
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -stack 10000 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/VMK180-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xcvm1802-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6394.473 ; gain = 24.988 ; free physical = 69494 ; free virtual = 97304
INFO: [Netlist 29-17] Analyzing 53412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/design_1_wrapper/design_1_wrapper.ncr'
Reading Traffic File '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/nsln/design_1.nts' for cell 'design_1_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). Noc Frequency: 960 0 error slaves
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_1/constraints/usr_constraints.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_1/constraints/usr_constraints.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'design_1_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'design_1_i/clk_wizard_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'design_1_i/clk_wizard_0/inst'
WARNING: [Vivado 12-2489] -period contains time 10.000100 which will be rounded to 10.000 to ensure it is an integer multiple of 1 picosecond [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc:8]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc:9]
get_clocks: Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 11175.953 ; gain = 3067.723 ; free physical = 66534 ; free virtual = 94339
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'design_1_i/clk_wizard_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/fsm/dmabuf/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/fsm/dmabuf/fpga_bram64/inst'
INFO: [Project 1-1714] 31 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11175.961 ; gain = 0.000 ; free physical = 67860 ; free virtual = 95657
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53412 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 128 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 53228 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 56 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:32 . Memory (MB): peak = 11175.961 ; gain = 6169.020 ; free physical = 67861 ; free virtual = 95656
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 12054.898 ; gain = 781.285 ; free physical = 67621 ; free virtual = 95415

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 222350 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca327bca

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 12054.898 ; gain = 0.000 ; free physical = 67636 ; free virtual = 95416
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 102ea02ee

Time (s): cpu = 00:01:36 ; elapsed = 00:00:39 . Memory (MB): peak = 12054.898 ; gain = 0.000 ; free physical = 67490 ; free virtual = 95270
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 198297ba3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 12054.898 ; gain = 0.000 ; free physical = 67550 ; free virtual = 95320
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 113 cells
INFO: [Opt 31-1021] In phase Sweep, 666 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-388] Skipped BUFG insertion on the high fanout net design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Tightest setup path requirement on this net is 4.870 ns which is less than the minimum setup requirement of 5.000 ns. Resolution: To force BUFG insertion, set the property CLOCK_BUFFER_TYPE to BUFG on the net segment segment where the buffer will be inserted.
Phase 4 BUFG optimization | Checksum: 198297ba3

Time (s): cpu = 00:01:57 ; elapsed = 00:01:01 . Memory (MB): peak = 12054.898 ; gain = 0.000 ; free physical = 67736 ; free virtual = 95504
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 198297ba3

Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 12054.898 ; gain = 0.000 ; free physical = 67747 ; free virtual = 95514
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 12b1081f6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:37 . Memory (MB): peak = 13272.961 ; gain = 1218.062 ; free physical = 60985 ; free virtual = 89472
INFO: [Opt 31-389] Phase Remap created 177175 cells and removed 194299 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 MBUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with property based transformation
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with automatic transformation
INFO: [Opt 31-1092] Phase MBUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 7 MBUFG optimization | Checksum: 12b1081f6

Time (s): cpu = 00:03:30 ; elapsed = 00:02:37 . Memory (MB): peak = 13272.961 ; gain = 1218.062 ; free physical = 60985 ; free virtual = 89472
INFO: [Opt 31-389] Phase MBUFG optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 102f610ab

Time (s): cpu = 00:03:34 ; elapsed = 00:02:41 . Memory (MB): peak = 13272.961 ; gain = 1218.062 ; free physical = 61886 ; free virtual = 90373
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              30  |                                             10  |
|  Constant propagation         |               0  |               5  |                                             15  |
|  Sweep                        |               0  |             113  |                                            666  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |          177175  |          194299  |                                              1  |
|  MBUFG optimization           |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13272.961 ; gain = 0.000 ; free physical = 61633 ; free virtual = 90120
Ending Logic Optimization Task | Checksum: caacc312

Time (s): cpu = 00:03:52 ; elapsed = 00:02:53 . Memory (MB): peak = 13272.961 ; gain = 1218.062 ; free physical = 61632 ; free virtual = 90119

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13272.961 ; gain = 0.000 ; free physical = 61601 ; free virtual = 90088
Ending Netlist Obfuscation Task | Checksum: caacc312

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13272.961 ; gain = 0.000 ; free physical = 61596 ; free virtual = 90083
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:01 ; elapsed = 00:02:59 . Memory (MB): peak = 13272.961 ; gain = 2097.000 ; free physical = 61629 ; free virtual = 90116
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.12 . Memory (MB): peak = 13761.258 ; gain = 0.000 ; free physical = 61805 ; free virtual = 90311
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:42 ; elapsed = 00:01:10 . Memory (MB): peak = 13761.262 ; gain = 488.301 ; free physical = 61453 ; free virtual = 90105
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:27 ; elapsed = 00:01:15 . Memory (MB): peak = 15883.582 ; gain = 2122.320 ; free physical = 57871 ; free virtual = 86525
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
INFO: [Common 17-14] Message 'DRC AVALXA-272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 528 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 15883.586 ; gain = 0.000 ; free physical = 57847 ; free virtual = 86502
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8e7d7307

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 15883.586 ; gain = 0.000 ; free physical = 57847 ; free virtual = 86502
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 15883.586 ; gain = 0.000 ; free physical = 57847 ; free virtual = 86502

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc76ad27

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 15883.586 ; gain = 0.000 ; free physical = 56916 ; free virtual = 85571

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
Phase 1.3 Build Placer Netlist Model | Checksum: 1cf358cb0

Time (s): cpu = 00:05:57 ; elapsed = 00:02:05 . Memory (MB): peak = 17798.359 ; gain = 1914.773 ; free physical = 56732 ; free virtual = 85549

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cf358cb0

Time (s): cpu = 00:05:58 ; elapsed = 00:02:06 . Memory (MB): peak = 17798.359 ; gain = 1914.773 ; free physical = 56705 ; free virtual = 85522
Phase 1 Placer Initialization | Checksum: 1cf358cb0

Time (s): cpu = 00:06:00 ; elapsed = 00:02:08 . Memory (MB): peak = 17798.359 ; gain = 1914.773 ; free physical = 56562 ; free virtual = 85379

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 10d618f0d

Time (s): cpu = 00:11:19 ; elapsed = 00:04:42 . Memory (MB): peak = 19095.035 ; gain = 3211.449 ; free physical = 61756 ; free virtual = 90489

Phase 2.1.1.2 PBP: Clock Region Placement
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 19095.035 ; gain = 0.000 ; free physical = 61629 ; free virtual = 90362
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 11ba852a0

Time (s): cpu = 00:11:33 ; elapsed = 00:04:56 . Memory (MB): peak = 19095.035 ; gain = 3211.449 ; free physical = 61661 ; free virtual = 90395

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 18603b3e9

Time (s): cpu = 00:11:34 ; elapsed = 00:04:58 . Memory (MB): peak = 19095.035 ; gain = 3211.449 ; free physical = 61644 ; free virtual = 90378

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 18603b3e9

Time (s): cpu = 00:11:43 ; elapsed = 00:05:01 . Memory (MB): peak = 19095.035 ; gain = 3211.449 ; free physical = 61534 ; free virtual = 90268

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: ddd83c1d

Time (s): cpu = 00:11:45 ; elapsed = 00:05:02 . Memory (MB): peak = 19095.035 ; gain = 3211.449 ; free physical = 61558 ; free virtual = 90292

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: ea3007e2

Time (s): cpu = 00:12:38 ; elapsed = 00:05:19 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 61473 ; free virtual = 90207

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: ea3007e2

Time (s): cpu = 00:12:38 ; elapsed = 00:05:19 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 61470 ; free virtual = 90204
Phase 2.1.1 Partition Driven Placement | Checksum: ea3007e2

Time (s): cpu = 00:12:38 ; elapsed = 00:05:20 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 62007 ; free virtual = 90741
Phase 2.1 Floorplanning | Checksum: d37d8150

Time (s): cpu = 00:12:39 ; elapsed = 00:05:20 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 62061 ; free virtual = 90795

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d37d8150

Time (s): cpu = 00:12:39 ; elapsed = 00:05:21 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 62096 ; free virtual = 90830

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c74a8413

Time (s): cpu = 00:12:41 ; elapsed = 00:05:22 . Memory (MB): peak = 19179.914 ; gain = 3296.328 ; free physical = 62382 ; free virtual = 91116

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 43281 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11018 nets or LUTs. Breaked 0 LUT, combined 11018 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1439 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 77 nets.  Re-placed 437 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 77 nets or cells. Created 4 new cells, deleted 32 existing cells and moved 437 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 20017.332 ; gain = 0.000 ; free physical = 69936 ; free virtual = 96845
INFO: [Physopt 32-76] Pass 1. Identified 63 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 80 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/p_0_in17_in. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/cmd_reg[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/cmd_reg[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/cmd_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/cmd_reg[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/cmd_reg[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/cmd_reg[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/cmd_reg[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/cmd_reg[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/p_0_in17_in. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/p_0_in17_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/p_0_in17_in. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 63 nets. Created 547 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 547 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 20017.332 ; gain = 0.000 ; free physical = 68590 ; free virtual = 95499
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 20017.332 ; gain = 0.000 ; free physical = 68611 ; free virtual = 95520

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |          11018  |                 11018  |           0  |           1  |  00:00:21  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            4  |             32  |                    77  |           0  |           1  |  00:00:20  |
|  Very High Fanout                                 |          547  |              0  |                    63  |           0  |           1  |  00:00:41  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          551  |          11050  |                 11158  |           0  |          10  |  00:01:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1ef66a0eb

Time (s): cpu = 00:36:39 ; elapsed = 00:15:49 . Memory (MB): peak = 20017.332 ; gain = 4133.746 ; free physical = 71032 ; free virtual = 98551
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 20017.332 ; gain = 0.000 ; free physical = 70882 ; free virtual = 98579
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 20017.332 ; gain = 0.000 ; free physical = 71342 ; free virtual = 98411
Phase 2.4 Global Placement Core | Checksum: 1aac847de

Time (s): cpu = 00:40:33 ; elapsed = 00:17:28 . Memory (MB): peak = 20017.332 ; gain = 4133.746 ; free physical = 70285 ; free virtual = 97355
Phase 2 Global Placement | Checksum: 18896dd70

Time (s): cpu = 00:40:46 ; elapsed = 00:17:40 . Memory (MB): peak = 20017.332 ; gain = 4133.746 ; free physical = 71261 ; free virtual = 98330

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f63bfd8d

Time (s): cpu = 00:41:50 ; elapsed = 00:17:59 . Memory (MB): peak = 20017.332 ; gain = 4133.746 ; free physical = 70275 ; free virtual = 97345

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20b0cea3a

Time (s): cpu = 00:43:56 ; elapsed = 00:18:32 . Memory (MB): peak = 20017.332 ; gain = 4133.746 ; free physical = 69285 ; free virtual = 96354

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1de1280ce

Time (s): cpu = 00:46:20 ; elapsed = 00:19:55 . Memory (MB): peak = 20025.551 ; gain = 4141.965 ; free physical = 69038 ; free virtual = 96107

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1c98c0a50

Time (s): cpu = 00:46:22 ; elapsed = 00:19:57 . Memory (MB): peak = 20025.551 ; gain = 4141.965 ; free physical = 69101 ; free virtual = 96170

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1ffebddb9

Time (s): cpu = 00:49:36 ; elapsed = 00:22:05 . Memory (MB): peak = 20025.551 ; gain = 4141.965 ; free physical = 68765 ; free virtual = 95834
Phase 3.3 Small Shape DP | Checksum: 2310f183e

Time (s): cpu = 00:56:35 ; elapsed = 00:24:02 . Memory (MB): peak = 20025.551 ; gain = 4141.965 ; free physical = 67170 ; free virtual = 94239

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 25b746067

Time (s): cpu = 01:04:19 ; elapsed = 00:27:56 . Memory (MB): peak = 20131.207 ; gain = 4247.621 ; free physical = 67924 ; free virtual = 95287

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 24169ee43

Time (s): cpu = 01:04:24 ; elapsed = 00:28:02 . Memory (MB): peak = 20131.207 ; gain = 4247.621 ; free physical = 67925 ; free virtual = 95291

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2214a350d

Time (s): cpu = 01:11:18 ; elapsed = 00:29:28 . Memory (MB): peak = 20765.863 ; gain = 4882.277 ; free physical = 67432 ; free virtual = 94855
Phase 3 Detail Placement | Checksum: 2214a350d

Time (s): cpu = 01:11:22 ; elapsed = 00:29:33 . Memory (MB): peak = 20765.863 ; gain = 4882.277 ; free physical = 67449 ; free virtual = 94875

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 20876.285 ; gain = 0.000 ; free physical = 67997 ; free virtual = 95461

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2401e2bc1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.219 | TNS=-35072.757 |
Phase 1 Physical Synthesis Initialization | Checksum: 237651080

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 20876.285 ; gain = 0.000 ; free physical = 68159 ; free virtual = 95531
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25b0fadf4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 20876.285 ; gain = 0.000 ; free physical = 68049 ; free virtual = 95421
Phase 4.1.1.1 BUFG Insertion | Checksum: 2401e2bc1

Time (s): cpu = 01:17:45 ; elapsed = 00:31:27 . Memory (MB): peak = 20876.285 ; gain = 4992.699 ; free physical = 68054 ; free virtual = 95426

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.654. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2137c0038

Time (s): cpu = 01:20:57 ; elapsed = 00:33:36 . Memory (MB): peak = 20876.285 ; gain = 4992.699 ; free physical = 60566 ; free virtual = 88077

Time (s): cpu = 01:20:57 ; elapsed = 00:33:36 . Memory (MB): peak = 20876.285 ; gain = 4992.699 ; free physical = 60583 ; free virtual = 88094
Phase 4.1 Post Commit Optimization | Checksum: 2137c0038

Time (s): cpu = 01:21:02 ; elapsed = 00:33:41 . Memory (MB): peak = 20876.285 ; gain = 4992.699 ; free physical = 61006 ; free virtual = 88517
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 63472 ; free virtual = 90983

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21a2f2740

Time (s): cpu = 01:21:25 ; elapsed = 00:33:59 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 63095 ; free virtual = 90607

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                8x8|              64x64|
|___________|___________________|___________________|___________________|
|      South|              32x32|                8x8|              64x64|
|___________|___________________|___________________|___________________|
|       East|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       West|                8x8|              16x16|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21a2f2740

Time (s): cpu = 01:21:32 ; elapsed = 00:34:05 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 63325 ; free virtual = 90836
Phase 4.3 Placer Reporting | Checksum: 21a2f2740

Time (s): cpu = 01:21:37 ; elapsed = 00:34:10 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 63223 ; free virtual = 90734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 63373 ; free virtual = 90885

Time (s): cpu = 01:21:37 ; elapsed = 00:34:11 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 63373 ; free virtual = 90885
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1638ded90

Time (s): cpu = 01:21:43 ; elapsed = 00:34:16 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 63391 ; free virtual = 90902
Ending Placer Task | Checksum: 12e062c79

Time (s): cpu = 01:21:43 ; elapsed = 00:34:16 . Memory (MB): peak = 21155.285 ; gain = 5271.699 ; free physical = 62347 ; free virtual = 89859
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:22:09 ; elapsed = 00:34:33 . Memory (MB): peak = 21155.285 ; gain = 5271.703 ; free physical = 63995 ; free virtual = 91507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:59 ; elapsed = 00:00:43 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56743 ; free virtual = 86106
report_design_analysis: Time (s): cpu = 00:02:02 ; elapsed = 00:00:41 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 57150 ; free virtual = 86544
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:50 ; elapsed = 00:02:14 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 59431 ; free virtual = 87346
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.69 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 59349 ; free virtual = 87264
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 59297 ; free virtual = 87213
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 58812 ; free virtual = 86731
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 316.23s |  WALL: 57.91s
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56578 ; free virtual = 84498

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.654 | TNS=-33494.838 |
Phase 1 Physical Synthesis Initialization | Checksum: 1918453ca

Time (s): cpu = 00:02:28 ; elapsed = 00:01:36 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 57013 ; free virtual = 84933
Disable Laguna SLR crossing optimization on Versal deviceINFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.654 | TNS=-33494.838 |

Phase 2 Clock Skew Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 52599 ; free virtual = 80518
Phase 2 Clock Skew Optimization | Checksum: 1918453ca

Time (s): cpu = 00:03:26 ; elapsed = 00:01:56 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 52586 ; free virtual = 80505

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[4]. Replicated 5 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/cycle[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_3. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][341]_0[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/stage4_exec_reg. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_403__14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__12_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/stage4_exec_reg. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue_reg[0][341]_0[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_3. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 15 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.646 | TNS=-33104.876 |
Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.98 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54518 ; free virtual = 82438
Phase 3 Fanout Optimization | Checksum: 1599504f6

Time (s): cpu = 00:05:06 ; elapsed = 00:02:48 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54524 ; free virtual = 82444

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_exp_r/exd[50]_i_9__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[17].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[12].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[5]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_2__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n_15.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_124.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_124.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1047__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1047__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_265__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_265__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_47__15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_47__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[2]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[32]_i_2__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[32]_i_3__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[32]_i_3__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1053__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1053__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_exp_r/exd[50]_i_9__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11/O_n_9.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11_LOPT_REMAP_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1041__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_1041__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_262__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_262__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd[18]_i_9__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[25].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_42__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_42__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_497__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_18__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_18__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_38
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_38.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_38
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_403__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_403__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/fpga_bram64_i_322__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_936__14_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_936__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/lmring_ful1_i_9__14_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/lmring_ful1_i_3__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr[348]_i_2__14_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/tr[348]_i_2__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_br/queue[0][341]_i_3__11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/lmranger_ok1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/tr[349]_i_4__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmranger_ok[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_ful1_i_8__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf0_reg_n_0_[178].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf0_reg[178]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_231__14_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_231__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/p_1_in5_in.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/tr[349]_i_7__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[35]_i_9__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[35]_i_9__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram64_i_1203__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx1_reg[2].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_877__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[1]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1233__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1344__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1344__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]_6.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[54]_i_8__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_106
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_106.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_106
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd[18]_i_9__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_497__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_16__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_16__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_44__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_44__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_9
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_69__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_69__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1410__12_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1410__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/cycle[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/cycle_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/ex3passr1_reg[7]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/exd[2]_i_19__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/q_reg[6]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/tx0[3]_i_2__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/q_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1379__10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1415__6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1415__6
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_875__12_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_875__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1390__12_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1390__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/spu3/nc1[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/tx0[6]_i_15__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/spu3/oc0[3].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_1231__8
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_5_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_114
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_114.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_114
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[19]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[49]_i_2__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[49]_i_4__15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[49]_i_4__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_119
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_119.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_119
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_99
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_99.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_99
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[3]_i_3__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_506__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_506__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1327__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1327__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1225__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1225__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_73__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_73__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_403__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_403__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram64_i_322__16
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/D[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].mux_top_buf/queue_reg[0][4]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr[345]_i_2__15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/tr[345]_i_2__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/fpga_bram64_i_1132__15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i_0_LOPT_REMAP_3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/ftag_0[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i___1_i_1__32
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i_3/O_n_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i_5/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/i_5_LOPT_REMAP
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_121
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_76.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4_LOPT_REMAP_76
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmranger_ok[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/lmring/lmring_ful1_i_6__14
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[53]_i_3__15
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[1].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[1]_i_4__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_879__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_879__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1332__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1332__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1237__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1237__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[53]_i_7__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[53]_i_7__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_123
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_123.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_123
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_123.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_123
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_98
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_98.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_98
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[25].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[3]_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[33]_i_2__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_3__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_3__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_15_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_509__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_509__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_75__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_75__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/ex3passr1_reg[7][0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/exd[4]_i_17__12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__3
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_49__3_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_49__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_8__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[21]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_12
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[25].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_16__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_16__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_10/O_n_7.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_10_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_9_LOPT_REMAP_8
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_186
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3/O_n_122.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3_LOPT_REMAP_122
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_51.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/fpga_bram64_i_313__30
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue_reg[0][341]_0[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/lmring/lmring_br/queue_reg[0][4]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_3__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/fpga_bram64_i_1150__29_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/fpga_bram64_i_1150__29
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][0]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_3__29
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/ftag_0[6].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/i___5_i_8__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_233__29_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_233__29
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__21
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_exp_r/q_reg[7]_1.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_exp_r/exd[50]_i_9__21
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[12].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__21
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__21_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11/O_n_9.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11_LOPT_REMAP_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP_10
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_10_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_10
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_1041__21_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_1041__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_262__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_262__21
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[14]_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11/O_n_4.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_11_LOPT_REMAP_4
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_13/O_n_2.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_13_LOPT_REMAP_2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_136
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_136.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_136
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_403__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_403__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/fpga_bram64_i_322__23
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][341]_0[4].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][5]
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_936__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_936__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/stage4_exec_reg.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_3__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/lmring_ful1_i_9__22_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/lmring_ful1_i_3__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr[347]_i_2__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr[347]_i_2__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/ftag[5].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___1_i_1__46
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmranger_ok[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_ful1_i_7__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__2_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_233__22_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_233__22
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_46__2_n_0.  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_46__2
INFO: [Physopt 32-663] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[0].  Re-placed instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[0]_i_3__3
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_881__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_881__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1240__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1240__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_104
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[22]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_10/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_10_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8/O_n_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_8_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_122.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_122
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1393__19_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1393__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1415__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1415__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1391__19_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1391__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1409__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1409__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/q_reg[20][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/exd[4]_i_18__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_694__13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_694__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_74
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_74.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_74
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram64_i_322__25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/stage4_exec_reg_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_3__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[22]_i_4__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_ful1_i_17__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3/O_n_129.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3_LOPT_REMAP_129
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_3__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_14__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_14__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_14__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_14__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[8].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_10__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[344]_i_2__24.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_13
INFO: [Physopt 32-661] Optimized 128 nets.  Re-placed 128 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 128 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 128 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.614 | TNS=-32512.427 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56074 ; free virtual = 83993
Phase 4 Single Cell Placement Optimization | Checksum: 1e486c945

Time (s): cpu = 00:07:17 ; elapsed = 00:03:32 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56090 ; free virtual = 84010

Phase 5 LUT Restructuring
INFO: [Physopt 32-1033] Pass 1. Identified 500 candidate nets for LUT restructuring.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n_15. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4_LOPT_REMAP_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_124. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_124_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx3_reg[7]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_497__9_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_8. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_8_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_38_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64_i_1393__13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64_i_1393__13_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64_i_881__16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64_i_881__16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/spu3/pc1[7]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/tx0[6]_i_12__16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_104_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][0]_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/lmring_ful1_i_2__9_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1393__21_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1393__21_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_70_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[3]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[3]_i_3__9_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1331__8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1331__8_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_100_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/opo_reg[2]_21. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/i_0_LOPT_REMAP_1_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_71_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/fpga_bram64_i_1131__7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/i_0_LOPT_REMAP_3_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[27]_i_27__24_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1331__19_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1331__19_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_15_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_2. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/fpga_bram64_i_313__0_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[1]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_124_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_124. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_124_comp_1.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/fpga_bram64_i_322__17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/lmring_ful1_i_11__16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/lmring_ful1_i_11__16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_9_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_9_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/stage4_exec_reg. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue[0][341]_i_3__9_comp_1.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/fpga_bram64_i_322__1_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64_i_936__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64_i_936__0_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/lmring_ful1_i_16__0_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/tr[22]_i_4__0_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[11]_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_12_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_39. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__21_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64_i_1411__2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64_i_1411__2_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_12_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_12_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1/O_n_17. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_1_LOPT_REMAP_17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/fpga_bram64_i_322__14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/stage4_exec_reg. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/lmring/lmring_br/queue[0][341]_i_3__10_comp_1.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_36_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmranger_ok[3]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/fpga_bram64_i_1270__8_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_2__24_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_7__24_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_7__24_comp_2.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3/O_n_129. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_3_LOPT_REMAP_129_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__24_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__24_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_10. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_10_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3/O_n_8. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_3_LOPT_REMAP_8_comp_1.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_51_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_51. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_51_comp_1.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_35_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/spu3/nc1[7]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/tx0[6]_i_15__16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/i_2/O_n_5. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/i_2_LOPT_REMAP_5_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_10_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_403__26_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_403__26_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_16_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_13_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/cycle_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64_i_321__27_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_199_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_13__27_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_13__27_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[0]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[0]_i_3__17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_176_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_580__12_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64_i_580__12_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[9]_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/lmring_ful1_i_12__17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/lmring_ful1_i_12__17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[54]_i_4__15_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[54]_i_4__15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_129. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4_LOPT_REMAP_129_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3/O_n_15. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_3_LOPT_REMAP_15_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmranger_ok[6]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_ful1_i_18__14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_18_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_18_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_36_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_19_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[27]_i_27__12_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_8. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram64_i_1202__12_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_57_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[5]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_ful1_i_19__19_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_8. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram64_i_1202__17_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_97_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_178_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/ex3passr1_reg[5][0]. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/exd[4]_i_20__28_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_12_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_14_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_507__22_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_507__22_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64_i_506__9_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64_i_506__9_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_163_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/stage4_exec_reg_repN. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_321__24_replica_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_1. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_10__3_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_873__3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64_i_873__3_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/fpga_bram64_i_1131__14_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/i_0_LOPT_REMAP_3_comp.
INFO: [Physopt 32-710] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[4]_i_5__3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx0[4]_i_5__3_comp.
INFO: [Common 17-14] Message 'Physopt 32-710' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-1032] Optimized 100 nets.  Removed 52 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 0 new cell, deleted 52 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.576 | TNS=-31650.827 |
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56874 ; free virtual = 84794
Phase 5 LUT Restructuring | Checksum: 12c88df9e

Time (s): cpu = 00:08:39 ; elapsed = 00:04:51 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56862 ; free virtual = 84782

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_36__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[9]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_31__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[54]_i_2__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_4/O_n_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_30. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/Q[5]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___129_i_23__21_n_0. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___129_i_23__21 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[16]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_exp_r/fadd_w_exp_diff0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[21]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/l_fpd[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64_i_881__9_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__9_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1239__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/Q[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_35__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_30__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_28__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_56__15_n_0. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_56__15 was replaced.
INFO: [Physopt 32-232] Optimized 12 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.561 | TNS=-31656.302 |
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56469 ; free virtual = 84389
Phase 6 Critical Cell Optimization | Checksum: f05fc04f

Time (s): cpu = 00:10:37 ; elapsed = 00:05:56 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56360 ; free virtual = 84280

Phase 7 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Shift Register Optimization | Checksum: f05fc04f

Time (s): cpu = 00:10:39 ; elapsed = 00:05:58 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 56794 ; free virtual = 84714

Phase 8 Clock Skew Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55757 ; free virtual = 83677
Phase 8 Clock Skew Optimization | Checksum: f05fc04f

Time (s): cpu = 00:10:50 ; elapsed = 00:06:06 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55757 ; free virtual = 83677

Phase 9 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_3_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/stage4_exec_reg_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/stage4_exec_reg_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/stage4_exec_reg_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/conf0_reg[3]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 7 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.561 | TNS=-31629.454 |
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55113 ; free virtual = 83034
Phase 9 Fanout Optimization | Checksum: 19f87f8de

Time (s): cpu = 00:11:28 ; elapsed = 00:06:28 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55070 ; free virtual = 82990

Phase 10 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[54]_i_2__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[54]_i_2__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_22__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[1]_repN_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_17_comp_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_124.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_124
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_0_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_12__15_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_35__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_35__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_30__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_30__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_13__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_152.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_152
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_403__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_403__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/fpga_bram64_i_322__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_936__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_936__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/lmring_ful1_i_16__8_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/tr[22]_i_4__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_br/queue[0][341]_i_3__6
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmranger_ok[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/lmring_ful1_i_17__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr[346]_i_3__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/lmring/tr[346]_i_3__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_16_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_236__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_236__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/fpga_bram64_i_322__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_936__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_936__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/fpga_bram64_i_1151__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/fpga_bram64_i_1151__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/fpga_bram64_i_1131__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i_3/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i_3_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i_4/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i_4_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_49__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_49__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/stage4_exec_reg_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][233]_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[349]_i_4__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[349]_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/tr[344]_i_2__2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_16__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_3__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_231__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_231__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_403__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram64_i_322__25
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][4]_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/stage4_exec_reg_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[1][341]_i_3__17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[22]_i_4__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[344]_i_2__24.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_186
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_186.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_186
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_47__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_47__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][341]_0[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_ful1_i_17__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___1_i_1__50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_229__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_229__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_49__26_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_49__26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1327__26_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1327__26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_2_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_73__26_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_73__26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ltag_1[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i__i_1__50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_875__26_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_875__26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[348]_i_2__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[348]_i_2__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_3__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_14__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_14__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_51.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/fpga_bram64_i_313__30
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/i_3/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/i_3_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/i_5/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/i_5_LOPT_REMAP
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_236__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_236__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[19].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_3__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_3__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_18__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_693__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_693__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_1048__26_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64_i_1048__26
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64_i_403__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64_i_403__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram64_i_322__12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/queue_reg[0][0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_3__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_12__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_12__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_8__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/fpga_bram64_i_322__10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue[0][341]_i_3__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/queue_reg[0][0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/lmring_ful1_i_2__9_comp
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/lmring_ful1_i_11__9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/lmring_ful1_i_11__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_120
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_120.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_120
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[18]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_11__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_32__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_32__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_28__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_28__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_56__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_56__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/lmring/lmring_br/fpga_bram64_i_322__19
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_105__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_105__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_9_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_229__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_229__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[17].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[18]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___132_i_4__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_58__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_58__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[13]_i_1__214
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[15]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_0_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[25]_7.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[54]_i_9__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_12/O_n_3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_12_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_15/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_15_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_16/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_16_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_137.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_137
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_15__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_0[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[23]_i_1__214
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/exd_reg[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1408__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1409__11_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1409__11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/q_reg[20][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/exd[4]_i_18__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/cycle_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64_i_1294__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx2_reg[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_690__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/tr[344]_i_2__9.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/lmring/lmring_br/lmring_ful1_i_16__9
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/regv_ear0[143].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/regv_ear0_reg[143]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_321__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[345]_i_2__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[345]_i_2__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_22.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_15__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_15__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_36__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_36__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_12
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_104__8_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_104__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_ful1_i_19__19_comp
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram64_i_1203__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[1]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1233__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__7
INFO: [Physopt 32-661] Optimized 103 nets.  Re-placed 103 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 103 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 103 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.534 | TNS=-30923.758 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55342 ; free virtual = 83263
Phase 10 Single Cell Placement Optimization | Checksum: 14729cc58

Time (s): cpu = 00:13:51 ; elapsed = 00:07:20 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55158 ; free virtual = 83078

Phase 11 LUT Restructuring
INFO: [Physopt 32-1033] Pass 1. Identified 500 candidate nets for LUT restructuring.
INFO: [Physopt 32-1032] Optimized 96 nets.  Removed 52 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 96 nets or cells. Created 0 new cell, deleted 52 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-30655.985 |
Netlist sorting complete. Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.76 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55334 ; free virtual = 83255
Phase 11 LUT Restructuring | Checksum: 12eb7e2b1

Time (s): cpu = 00:15:36 ; elapsed = 00:08:59 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55299 ; free virtual = 83219

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/stage4_exec_reg_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmring_ful1_i_16__24_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[348]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ltag_1[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[344]_i_2__24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[346]_i_3__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[155][5]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_21__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[187][4]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___3_i_12__24 was replaced.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[342]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[12]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_14__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[21]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___6_i_6__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ltag_1[12]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___3_i_14__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[155][0]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_12__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[155][4]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_20__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[187][5]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___3_i_13__24 was replaced.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[343]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[11]_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_34__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_54__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[345]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 11 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-30656.087 |
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 53707 ; free virtual = 81628
Phase 12 Critical Cell Optimization | Checksum: 1b22e3089

Time (s): cpu = 00:17:45 ; elapsed = 00:10:18 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 53698 ; free virtual = 81619

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1_repN_2. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[4]_repN_5. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[25]_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-30657.407 |
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54900 ; free virtual = 82820
Phase 13 Fanout Optimization | Checksum: 100f47c90

Time (s): cpu = 00:18:03 ; elapsed = 00:10:31 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54914 ; free virtual = 82835

Phase 14 LUT Restructuring
INFO: [Physopt 32-1033] Pass 1. Identified 500 candidate nets for LUT restructuring.
INFO: [Physopt 32-1032] Optimized 77 nets.  Removed 28 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 77 nets or cells. Created 0 new cell, deleted 28 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-30613.730 |
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54312 ; free virtual = 82233
Phase 14 LUT Restructuring | Checksum: 11e0f9547

Time (s): cpu = 00:19:43 ; elapsed = 00:12:05 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54267 ; free virtual = 82188

Phase 15 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[348]_i_2__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue_reg[0][0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_3__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/tr[344]_i_2__24 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/tr[346]_i_3__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/opo_reg[2]_10. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_1225__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_1389__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/exd_reg[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/q_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_1416__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_1391__12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/spu3/nc1[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/conf3[44]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ranger_ok1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/fpga_bram64_i_1160__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/lmranger_ok[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ltag_1[20]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___4_i_5__24 was replaced.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/fpga_bram64_i_1156__24_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[28]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___2_i_3__24 was replaced.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ftag_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[155][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/ltag_1[17]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___3_i_19__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[187][6]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___3_i_16__24 was replaced.
INFO: [Physopt 32-601] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/regv_ear1_reg[155][7]. Net driver design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/lmring/i___6_i_8__24 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[21]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/h_fpd[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-30610.536 |
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54444 ; free virtual = 82364
Phase 15 Critical Cell Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:57 ; elapsed = 00:13:35 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54444 ; free virtual = 82364

Phase 16 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 DSP Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:57 ; elapsed = 00:13:35 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54438 ; free virtual = 82359

Phase 17 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 BRAM Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:57 ; elapsed = 00:13:35 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54435 ; free virtual = 82355

Phase 18 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 URAM Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:57 ; elapsed = 00:13:36 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54433 ; free virtual = 82354

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:58 ; elapsed = 00:13:36 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54432 ; free virtual = 82353

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:58 ; elapsed = 00:13:36 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54413 ; free virtual = 82334

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:21:58 ; elapsed = 00:13:37 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54429 ; free virtual = 82350

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 119095d8c

Time (s): cpu = 00:22:00 ; elapsed = 00:13:38 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54503 ; free virtual = 82424

Phase 23 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 35 nets.  Swapped 3306 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3306 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-30544.110 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54727 ; free virtual = 82648
Phase 23 Critical Pin Optimization | Checksum: 119095d8c

Time (s): cpu = 00:22:12 ; elapsed = 00:13:48 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54727 ; free virtual = 82647

Phase 24 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/emax6_0/inst/fsm/axi_busy was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54440 ; free virtual = 82361
Phase 24 Very High Fanout Optimization | Checksum: 1393334cb

Time (s): cpu = 00:23:01 ; elapsed = 00:14:04 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54433 ; free virtual = 82354

Phase 25 Clock Skew Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54381 ; free virtual = 82302
Phase 25 Clock Skew Optimization | Checksum: 1393334cb

Time (s): cpu = 00:23:14 ; elapsed = 00:14:13 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54372 ; free virtual = 82292

Phase 26 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__21.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/q_reg[19]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_frac_r/i___583_i_2__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_0[17].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[19]_i_1__296
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_exp_r/fadd_w_exp_diff0[0]_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/ex1_d_exp_r/i___154_i_5__21_replica
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_403__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64_i_403__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram64_i_322__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/queue_reg[0][0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_ful1_i_2__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_ful1_i_7__15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/lmring/lmring_ful1_i_7__15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_122
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_122.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_122
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_39.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___146_i_3__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___127_i_6__16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___154_i_3__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_25.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___134_i_1__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/q_reg[20]_2.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/ex1_d_csa_s_r/i___134_i_4__16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_0[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[23]_i_1__214
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[53]_i_7__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[53]_i_7__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1/O_n_81.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_1_LOPT_REMAP_81
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]_40.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___82_i_2__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___63_i_6__3.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___90_i_3__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q_reg[0]_0[21].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/q[23]_i_1__57
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q_reg[0]_0[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/q[13]_i_1__214
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_12/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_12_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9/O_n_11.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2h/ex2_d_frac_r/i_9_LOPT_REMAP_11
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/s_i_26__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/s_i_26__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/d_0[16].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_42
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_5/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_5_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_6/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_6_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_7/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/i_7_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_403__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_51.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/fpga_bram64_i_313__30
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue[0][341]_i_3__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64_i_936__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/fpga_bram64_i_1150__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/fpga_bram64_i_1150__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_3__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/lmring_ful1_i_12__29
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_15
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]_0[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/s_i_22__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_11__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_30__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_30__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__24_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_4__24
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_10__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[50]_i_12__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[33]_i_8__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_23__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[35]_i_4__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_505__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_505__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_73__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64_i_73__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__48
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/s_i_27__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/s_i_27__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_24__96
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__23
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/d_0[11].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_1__292
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_27__71_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_27__71
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__143_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[11]_i_4__143
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/ex3passr1_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/exd[2]_i_21__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1393__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1393__21_comp
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1415__14_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1415__14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1391__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1391__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/spu3/oc0[4].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64_i_1223__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/spu3/pc1[7].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/tx0[6]_i_12__28
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_73
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__4_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_42
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i_12/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i_12_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i_21/O_n_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/i_21_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[18]_i_12__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[0]_8.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_exp_r/fpga_bram64_i_1202__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/tx2_reg[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_700__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__13_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1343__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[1]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2l/ex2_d_frac_r/fpga_bram64_i_1232__13
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_64
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/d_0[14].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_1__289
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_12__95_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_12__95
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_26__47_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[14]_i_26__47
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_33__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_26__7_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_26__7
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/d_0[22].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_17/O_n_16.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/i_17_LOPT_REMAP_16
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[54].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/q_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__42
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/B[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_8__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_21__41_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_21__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__84
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__20
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/d[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__256
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_14__84_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_14__84
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_4__126_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_4__126
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/B[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/s_i_7__8
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_45__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[63]_i_20__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/B[2].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_7__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_22__41_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/s_i_22__41
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__56
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_34__27
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_20__83_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q[6]_i_20__83
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/q[31]_i_20__86
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/d_0[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_52
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_15/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_15_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_18/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_18_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_19/O_n_14.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/i_19_LOPT_REMAP_14
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[35].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/ex2d_r/q_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__44
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/cycle_reg[1]_0[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/cycle_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q[13]_i_1__266
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__2_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_40__2
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/s_i_21__1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/s_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__4
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/d[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_38
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_38
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_38
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_36__22_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[8]_i_36__22
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/s_i_22__21_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/s_i_22__21
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__44
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/d[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q[12]_i_1__136
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/ex2d_r/q_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__96
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[6]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_8__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[9]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_0_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/q_reg[7]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_exp_r/exd[18]_i_9__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_21__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_46__3_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/exd[31]_i_46__3
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1/O_n_10.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/fpu2l/ex2_d_frac_r/i_1_LOPT_REMAP_10
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_0_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_17.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_17
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/B[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/s_i_8__43
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__50
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/B[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/s_i_9__50_comp
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/s_i_27__49_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/s_i_27__49
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__49_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__49
INFO: [Physopt 32-661] Optimized 94 nets.  Re-placed 94 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 94 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 94 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.425 | TNS=-30253.566 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54421 ; free virtual = 82342
Phase 26 Single Cell Placement Optimization | Checksum: 1091243ad

Time (s): cpu = 00:25:22 ; elapsed = 00:14:54 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54420 ; free virtual = 82341

Phase 27 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__50/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/s_i_27__49_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/s_i_27__49/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__49_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[15]_i_56__49/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage_forstat[1]_i_6__24/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__24/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/conf2[1].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/conf2_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/d_0[10].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_1__303/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__99_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_11__99/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_24__74_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_24__74/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__149_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_4__149/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/fpga_bram64_i_322__11/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/queue_reg[0][0]_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/lmring/lmring_br/i_0_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64_i_168__10_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64_i_168__10/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/s_i_21__49_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/s_i_21__49/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/d[26].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_37/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_37.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_37/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_37.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_37/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/lmring_br/fpga_bram64_i_322__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[6].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/q[31]_i_5__0/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr[347]_i_2__12_n_0.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/tr[347]_i_2__12/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/d_0[29].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_34/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_34.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_34/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_34.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_34/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/i_7/O_n.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/lmring/i_7_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__34/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/spu1/sfma_sfmapc7_r/stage_forstat[1]_i_3__16/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/conf1_reg[3].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/q[24]_i_11__52/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/d_0[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/fpga_bram64_i_322__18/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/cycle_reg[1]_0[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/cycle_reg[0]/Q
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/stage4_exec_reg.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/queue[0][341]_i_3__13_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/lmring_ful1_i_16__17_0_repN.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/lmring/lmring_br/tr[22]_i_4__17_comp/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/d[25].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/i_0_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/i_1/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/i_1_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/i_4/O_n_38.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/ex2d_r/i_4_LOPT_REMAP_38/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/d_0[30].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_0_LOPT_REMAP_33/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1/O_n_33.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_1_LOPT_REMAP_33/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_2/O_n_33.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_2_LOPT_REMAP_33/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4/O_n_33.  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/i_4_LOPT_REMAP_33/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-662] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0].  Did not re-place instance design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__6/O
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 58 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 58 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-30132.112 |
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54165 ; free virtual = 82086
Phase 27 Multi Cell Placement Optimization | Checksum: 130358c3c

Time (s): cpu = 00:28:16 ; elapsed = 00:15:42 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54109 ; free virtual = 82029

Phase 28 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-30132.112 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/conf2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-30129.462 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/stage4_exec_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-30124.032 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-30122.503 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[240]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-30082.963 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/conf0_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.417 | TNS=-30082.469 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.416 | TNS=-30082.036 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/cycle_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.416 | TNS=-30079.183 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64_i_201__14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.415 | TNS=-30079.002 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64_i_71__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-30078.772 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-30077.617 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_2/O_n_117. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.414 | TNS=-30077.408 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_172__21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30076.950 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_266. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30070.552 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/unit_rstn_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30051.820 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/unit_rstn_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30034.531 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_350. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30029.003 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/unit_rstn_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30028.890 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/cycle_reg[1]_336. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30026.931 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/unit_rstn_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30023.177 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/unit_rstn_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-30023.099 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.410 | TNS=-30022.411 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/conf2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.410 | TNS=-30019.628 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]_0[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-30018.469 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/conf2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-30016.063 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64_i_203__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.408 | TNS=-30015.783 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64_i_263__21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.408 | TNS=-30015.493 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___130_i_1__8/O51. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/fpu1l/ex1_d_exp_r/q_reg[8]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.408 | TNS=-30014.808 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/conf2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30012.487 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30011.002 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/conf0_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30010.882 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30010.882 |
Phase 28 Critical Path Optimization | Checksum: 16d4afff8

Time (s): cpu = 00:29:16 ; elapsed = 00:16:05 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54518 ; free virtual = 82439

Phase 29 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30010.882 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64_i_204__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-30010.722 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.406 | TNS=-30010.335 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[23]_1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.406 | TNS=-30009.514 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_202__24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.406 | TNS=-30009.151 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/cycle_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 103 pins.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/d[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.405 | TNS=-30009.078 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.404 | TNS=-30007.608 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64_i_229__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.403 | TNS=-30007.452 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/cycle_reg[1]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/d_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/P[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<18>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_ALUMUX.Y<18>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<18>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_MULTIPLIER58.V<18>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_PREADD_DATA58.B2B1<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/B[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/DSP58C<0>_INST/DSP_A_B_DATA58.B2_DATA<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 88 pins.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/spu1/sfma_sfmapc7_r/cycle_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.402 | TNS=-30003.052 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr[348]_i_2__22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.400 | TNS=-29952.085 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[208]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/lmring/lmring_br/queue_reg[0][341]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-29855.686 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/conf2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-29854.054 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/stage4_exec_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-29852.852 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64_i_1__24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.397 | TNS=-29852.612 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]_0[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.397 | TNS=-29851.964 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.396 | TNS=-29850.244 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/conf2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.396 | TNS=-29845.925 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64_i_198__23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.396 | TNS=-29845.636 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/cycle_reg[1]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-29838.808 |
INFO: [Physopt 32-702] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/conf0_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.951 |
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64_i_200__9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.591 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.591 |
Phase 29 Critical Path Optimization | Checksum: 1d7880396

Time (s): cpu = 00:29:51 ; elapsed = 00:16:25 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54414 ; free virtual = 82335

Phase 30 BRAM Enable Optimization
Phase 30 BRAM Enable Optimization | Checksum: 1d7880396

Time (s): cpu = 00:29:51 ; elapsed = 00:16:25 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54444 ; free virtual = 82365

Phase 31 LUT Cascade Breaking on Clock Domain Crossing Paths
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.591 |
Phase 31 LUT Cascade Breaking on Clock Domain Crossing Paths | Checksum: 1d7880396

Time (s): cpu = 00:29:56 ; elapsed = 00:16:29 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54186 ; free virtual = 82107

Phase 32 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.591 | WHS=-0.127 | THS=-3.942 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=-1.395 | TNS=-29837.591 | WHS=-0.127 | THS=-3.942 |
Phase 32 Hold Fix Optimization | Checksum: 1d7880396

Time (s): cpu = 00:31:32 ; elapsed = 00:16:45 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 53932 ; free virtual = 81853
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54076 ; free virtual = 81997
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54070 ; free virtual = 81991
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.395 | TNS=-29837.591 | WHS=-0.127 | THS=-3.942 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Clock Skew              |          0.007  |        371.998  |            0  |              0  |                  4121  |           0  |           3  |  00:00:32  |
|  Fanout                  |          0.000  |        116.568  |            3  |              0  |                    25  |           0  |           3  |  00:01:25  |
|  Single Cell Placement   |          0.083  |       1515.629  |            0  |              0  |                   325  |           0  |           3  |  00:02:16  |
|  LUT Restructuring       |          0.040  |       1173.052  |            0  |              0  |                   273  |           0  |           3  |  00:04:29  |
|  Critical Cell           |          0.015  |         -2.383  |           27  |              0  |                    32  |           0  |           3  |  00:03:53  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:03  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.084  |         66.426  |            0  |              0  |                    35  |           0  |           1  |  00:00:09  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:16  |
|  Multi Cell Placement    |         -0.009  |        121.454  |            0  |              0  |                    25  |           0  |           1  |  00:00:48  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.039  |        294.522  |            4  |              0  |                    50  |           0  |           2  |  00:00:42  |
|  Total                   |          0.259  |       3657.266  |           34  |              0  |                  4886  |           0  |          29  |  00:14:34  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 53622 ; free virtual = 81544
Ending Physical Synthesis Task | Checksum: 1e5d54a1b

Time (s): cpu = 00:31:38 ; elapsed = 00:16:50 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 54179 ; free virtual = 82100
INFO: [Common 17-83] Releasing license: Implementation
1208 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:36:56 ; elapsed = 00:17:55 . Memory (MB): peak = 21155.285 ; gain = 0.000 ; free physical = 55164 ; free virtual = 83085
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:04 ; elapsed = 00:00:44 . Memory (MB): peak = 21158.387 ; gain = 0.004 ; free physical = 52738 ; free virtual = 82509
report_design_analysis: Time (s): cpu = 00:01:20 ; elapsed = 00:00:30 . Memory (MB): peak = 21353.703 ; gain = 195.316 ; free physical = 53038 ; free virtual = 82842
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:14 ; elapsed = 00:02:06 . Memory (MB): peak = 21353.703 ; gain = 198.418 ; free physical = 54497 ; free virtual = 82821
Command: route_design -directive AggressiveExplore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 34276168 ConstDB: 0 ShapeSum: 496af5aa RouteDB: aa4893ca
Post Restoration Checksum: NetGraph: 837ba825 NumContArr: b537588a Constraints: 4139404f Timing: 0
Phase 1 Build RT Design | Checksum: 179ec40fe

Time (s): cpu = 00:16:10 ; elapsed = 00:08:42 . Memory (MB): peak = 21451.367 ; gain = 0.000 ; free physical = 52092 ; free virtual = 80427
INFO: [DRC 23-27] Running DRC with 8 threads

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 179ec40fe

Time (s): cpu = 00:22:34 ; elapsed = 00:09:42 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 69435 ; free virtual = 97468

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 179ec40fe

Time (s): cpu = 00:22:37 ; elapsed = 00:09:45 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 70945 ; free virtual = 98979

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 123710150

Time (s): cpu = 00:22:49 ; elapsed = 00:09:54 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 69952 ; free virtual = 97986

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24a4b8b97

Time (s): cpu = 00:28:15 ; elapsed = 00:11:18 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 66476 ; free virtual = 94510
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.181 | TNS=-13641.995| WHS=-0.103 | THS=-6.365 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20db2778f

Time (s): cpu = 00:41:00 ; elapsed = 00:14:07 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 73818 ; free virtual = 100876
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.181 | TNS=-18252.924| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1880befc6

Time (s): cpu = 00:41:02 ; elapsed = 00:14:10 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 73808 ; free virtual = 100867

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 865977
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 334312
  Number of Partially Routed Nets     = 531665
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d9db7800

Time (s): cpu = 00:41:13 ; elapsed = 00:14:18 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 73404 ; free virtual = 100462

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1d9db7800

Time (s): cpu = 00:41:14 ; elapsed = 00:14:19 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 73418 ; free virtual = 100476
Phase 3.1 Global Routing | Checksum: 1d9db7800

Time (s): cpu = 00:41:15 ; elapsed = 00:14:20 . Memory (MB): peak = 21452.367 ; gain = 1.000 ; free physical = 73464 ; free virtual = 100523
Phase 3 Initial Routing | Checksum: 1dad70c87

Time (s): cpu = 00:56:28 ; elapsed = 00:18:44 . Memory (MB): peak = 21452.371 ; gain = 1.004 ; free physical = 73120 ; free virtual = 100178

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      8.91|   32x32|      5.24|   32x32|     23.63|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      6.38|   32x32|      3.81|   64x64|     19.46|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      6.59|   32x32|      6.03|   32x32|     14.48|
|___________|________|__________|________|__________|________|__________|
|       WEST|   32x32|      7.29|   32x32|      5.24|   64x64|     18.95|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X96Y48->INT_X111Y111 (CLE_E_CORE_X96Y48->CLE_W_CORE_X111Y111)
	INT_X96Y80->INT_X111Y95 (CLE_E_CORE_X96Y80->CLE_W_CORE_X111Y95)
	INT_X96Y64->INT_X111Y79 (CLE_E_CORE_X96Y64->CLE_W_CORE_X111Y79)
	INT_X96Y48->INT_X111Y63 (CLE_E_CORE_X96Y48->CLE_W_CORE_X111Y63)
	INT_X96Y79->INT_X111Y94 (CLE_E_CORE_X96Y79->CLE_W_CORE_X111Y94)
SOUTH
	INT_X20Y110->INT_X35Y157 (CLE_E_CORE_X20Y110->INTF_ROCF_TR_TILE_X35Y157)
	INT_X17Y128->INT_X32Y143 (CLE_E_CORE_X17Y128->CLE_W_CORE_X32Y143)
	INT_X17Y127->INT_X32Y142 (CLE_E_CORE_X17Y127->CLE_W_CORE_X32Y142)
	INT_X17Y138->INT_X32Y153 (CLE_E_CORE_X17Y138->CLE_W_CORE_X32Y153)
	INT_X17Y137->INT_X32Y152 (CLE_E_CORE_X17Y137->CLE_W_CORE_X32Y152)
EAST
	INT_X11Y195->INT_X26Y234 (CLE_E_CORE_X11Y195->CLE_W_CORE_X26Y234)
	INT_X16Y304->INT_X31Y319 (CLE_E_CORE_X16Y304->CLE_W_CORE_X31Y319)
	INT_X16Y303->INT_X31Y318 (CLE_E_CORE_X16Y303->CLE_W_CORE_X31Y318)
	INT_X16Y302->INT_X31Y317 (CLE_E_CORE_X16Y302->CLE_W_CORE_X31Y317)
	INT_X16Y301->INT_X31Y316 (CLE_E_CORE_X16Y301->CLE_W_CORE_X31Y316)
WEST
	INT_X12Y196->INT_X51Y227 (CLE_E_CORE_X12Y196->CLE_W_CORE_X51Y227)
	INT_X16Y272->INT_X31Y287 (CLE_E_CORE_X16Y272->CLE_W_CORE_X31Y287)
	INT_X32Y204->INT_X47Y219 (CLE_E_CORE_X32Y204->CLE_W_CORE_X47Y219)
	INT_X32Y203->INT_X47Y218 (CLE_E_CORE_X32Y203->CLE_W_CORE_X47Y218)
	INT_X32Y202->INT_X47Y217 (CLE_E_CORE_X32Y202->CLE_W_CORE_X47Y217)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X96Y64->INT_X111Y111 (CLE_E_CORE_X96Y64->CLE_W_CORE_X111Y111)
	INT_X112Y96->INT_X112Y111 (CLE_E_CORE_X112Y96->INTF_GT_BR_TILE_X112Y111)
	INT_X96Y80->INT_X111Y95 (CLE_E_CORE_X96Y80->CLE_W_CORE_X111Y95)
	INT_X112Y80->INT_X112Y95 (CLE_E_CORE_X112Y80->INTF_GT_TR_TILE_X112Y95)
	INT_X96Y64->INT_X111Y79 (CLE_E_CORE_X96Y64->CLE_W_CORE_X111Y79)
SOUTH
	INT_X20Y112->INT_X35Y143 (CLE_E_CORE_X20Y112->INTF_ROCF_BR_TILE_X35Y143)
	INT_X19Y128->INT_X34Y143 (INTF_ROCF_BL_TILE_X19Y128->CLE_W_CORE_X34Y143)
	INT_X19Y127->INT_X34Y142 (INTF_ROCF_BL_TILE_X19Y127->CLE_W_CORE_X34Y142)
	INT_X19Y126->INT_X34Y141 (INTF_ROCF_BL_TILE_X19Y126->CLE_W_CORE_X34Y141)
	INT_X19Y119->INT_X34Y134 (INTF_ROCF_BL_TILE_X19Y119->CLE_W_CORE_X34Y134)
EAST
	INT_X10Y304->INT_X41Y319 (CLE_E_CORE_X10Y304->INTF_ROCF_TR_TILE_X41Y319)
	INT_X16Y304->INT_X31Y319 (CLE_E_CORE_X16Y304->CLE_W_CORE_X31Y319)
	INT_X16Y303->INT_X31Y318 (CLE_E_CORE_X16Y303->CLE_W_CORE_X31Y318)
	INT_X16Y302->INT_X31Y317 (CLE_E_CORE_X16Y302->CLE_W_CORE_X31Y317)
	INT_X16Y301->INT_X31Y316 (CLE_E_CORE_X16Y301->CLE_W_CORE_X31Y316)
WEST
	INT_X16Y203->INT_X47Y218 (CLE_E_CORE_X16Y203->CLE_W_CORE_X47Y218)
	INT_X16Y192->INT_X31Y207 (CLE_E_CORE_X16Y192->CLE_W_CORE_X31Y207)
	INT_X16Y191->INT_X31Y206 (CLE_E_CORE_X16Y191->CLE_W_CORE_X31Y206)
	INT_X16Y203->INT_X31Y218 (CLE_E_CORE_X16Y203->CLE_W_CORE_X31Y218)
	INT_X16Y202->INT_X31Y217 (CLE_E_CORE_X16Y202->CLE_W_CORE_X31Y217)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X71Y39->INT_X102Y70 (CLE_E_CORE_X71Y39->CLE_W_CORE_X102Y70)
	NULL_X72Y142->INT_X38Y139 (NULL_X72Y142->INTF_ROCF_BR_TILE_X38Y139)
	NULL_X72Y140->INT_X38Y138 (NULL_X72Y140->INTF_ROCF_BR_TILE_X38Y138)
	NULL_X72Y139->INT_X38Y137 (NULL_X72Y139->INTF_ROCF_BR_TILE_X38Y137)
	NULL_X72Y138->INT_X38Y136 (NULL_X72Y138->INTF_ROCF_BR_TILE_X38Y136)
SOUTH
	INT_X16Y109->INT_X47Y172 (CLE_E_CORE_X16Y109->CLE_W_CORE_X47Y172)
	INT_X71Y173->INT_X102Y204 (CLE_E_CORE_X71Y173->CLE_W_CORE_X102Y204)
	INT_X71Y172->INT_X102Y203 (CLE_E_CORE_X71Y172->CLE_W_CORE_X102Y203)
	INT_X72Y173->INT_X103Y204 (CLE_E_CORE_X72Y173->INTF_ROCF_BR_TILE_X103Y204)
	INT_X72Y172->INT_X103Y203 (CLE_E_CORE_X72Y172->INTF_ROCF_BR_TILE_X103Y203)
EAST
	INT_X26Y275->INT_X105Y322 (CLE_E_CORE_X26Y275->CLE_W_CORE_X105Y322)
	INT_X69Y275->INT_X100Y306 (CLE_E_CORE_X69Y275->CLE_W_CORE_X100Y306)
	INT_X70Y277->INT_X101Y308 (INTF_ROCF_TL_TILE_X70Y277->CLE_W_CORE_X101Y308)
	INT_X70Y276->INT_X101Y307 (INTF_ROCF_TL_TILE_X70Y276->CLE_W_CORE_X101Y307)
	INT_X70Y275->INT_X101Y306 (INTF_ROCF_TL_TILE_X70Y275->CLE_W_CORE_X101Y306)
WEST
	INT_X32Y200->INT_X95Y231 (CLE_E_CORE_X32Y200->CLE_W_CORE_X95Y231)
	INT_X32Y200->INT_X63Y231 (CLE_E_CORE_X32Y200->CLE_W_CORE_X63Y231)
	INT_X32Y199->INT_X63Y230 (CLE_E_CORE_X32Y199->CLE_W_CORE_X63Y230)
	INT_X32Y198->INT_X63Y229 (CLE_E_CORE_X32Y198->CLE_W_CORE_X63Y229)
	INT_X32Y197->INT_X63Y228 (CLE_E_CORE_X32Y197->CLE_W_CORE_X63Y228)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 39 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================+===================+=======================================================================================+
| Launch Clock      | Capture Clock     | Pin                                                                                   |
+===================+===================+=======================================================================================+
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]/D      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[25]/D      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]/D      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/ex2d_r/q_reg[27]/D      |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[26]/D |
+-------------------+-------------------+---------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 486047
 Number of Nodes with overlaps = 44412
 Number of Nodes with overlaps = 7747
 Number of Nodes with overlaps = 1668
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.139 | TNS=-80976.220| WHS=-0.097 | THS=-2.163 |

Phase 4.1 Global Iteration 0 | Checksum: 1cba6736a

Time (s): cpu = 01:55:11 ; elapsed = 00:40:50 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 72322 ; free virtual = 99381

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1129
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.990 | TNS=-79771.518| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 290614a4a

Time (s): cpu = 02:01:27 ; elapsed = 00:45:10 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 73962 ; free virtual = 101249

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1132
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.929 | TNS=-77832.025| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 175e71635

Time (s): cpu = 02:08:08 ; elapsed = 00:49:55 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 72128 ; free virtual = 99429

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1046
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.895 | TNS=-77497.425| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1feccdd87

Time (s): cpu = 02:15:03 ; elapsed = 00:55:12 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 72074 ; free virtual = 99375

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.857 | TNS=-77349.854| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 11f4a18b9

Time (s): cpu = 02:20:02 ; elapsed = 00:58:43 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 81452 ; free virtual = 109016

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.805 | TNS=-76520.453| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1c240fa4c

Time (s): cpu = 02:25:34 ; elapsed = 01:02:54 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82784 ; free virtual = 110347

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 601
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.786 | TNS=-76112.323| WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 19deba00a

Time (s): cpu = 02:30:13 ; elapsed = 01:06:12 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82776 ; free virtual = 110340

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 466
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.759 | TNS=-75210.992| WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 18e1da7f2

Time (s): cpu = 02:35:47 ; elapsed = 01:10:25 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82767 ; free virtual = 110330

Phase 4.9 Global Iteration 8
 Number of Nodes with overlaps = 886
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.740 | TNS=-74491.189| WHS=N/A    | THS=N/A    |

Phase 4.9 Global Iteration 8 | Checksum: 2a0202cb3

Time (s): cpu = 02:40:59 ; elapsed = 01:14:04 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82768 ; free virtual = 110332

Phase 4.10 Global Iteration 9
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.720 | TNS=-74193.878| WHS=N/A    | THS=N/A    |

Phase 4.10 Global Iteration 9 | Checksum: 24ce63feb

Time (s): cpu = 02:45:54 ; elapsed = 01:17:18 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82759 ; free virtual = 110323

Phase 4.11 Global Iteration 10
 Number of Nodes with overlaps = 534
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.717 | TNS=-74066.033| WHS=N/A    | THS=N/A    |

Phase 4.11 Global Iteration 10 | Checksum: 2072ef211

Time (s): cpu = 02:51:58 ; elapsed = 01:21:45 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82753 ; free virtual = 110317

Phase 4.12 Global Iteration 11
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.704 | TNS=-73794.065| WHS=N/A    | THS=N/A    |

Phase 4.12 Global Iteration 11 | Checksum: 1dde9c28e

Time (s): cpu = 02:56:07 ; elapsed = 01:24:43 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82748 ; free virtual = 110311

Phase 4.13 Global Iteration 12
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.690 | TNS=-73088.253| WHS=N/A    | THS=N/A    |

Phase 4.13 Global Iteration 12 | Checksum: 21d4be7e5

Time (s): cpu = 03:00:49 ; elapsed = 01:28:04 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82739 ; free virtual = 110302

Phase 4.14 Global Iteration 13
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.668 | TNS=-72886.280| WHS=N/A    | THS=N/A    |

Phase 4.14 Global Iteration 13 | Checksum: f6c3ff8e

Time (s): cpu = 03:07:09 ; elapsed = 01:32:48 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82728 ; free virtual = 110292

Phase 4.15 Global Iteration 14
 Number of Nodes with overlaps = 1051
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.647 | TNS=-72366.885| WHS=N/A    | THS=N/A    |

Phase 4.15 Global Iteration 14 | Checksum: 28c469ff3

Time (s): cpu = 03:11:50 ; elapsed = 01:35:57 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82717 ; free virtual = 110281
Phase 4 Rip-up And Reroute | Checksum: 28c469ff3

Time (s): cpu = 03:11:52 ; elapsed = 01:35:59 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82717 ; free virtual = 110281

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 26939e9de

Time (s): cpu = 03:15:22 ; elapsed = 01:36:56 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82542 ; free virtual = 110106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.647 | TNS=-72366.885| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 24aaa2b0e

Time (s): cpu = 03:18:09 ; elapsed = 01:37:35 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82448 ; free virtual = 110012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-71089.751| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 225647d94

Time (s): cpu = 03:20:48 ; elapsed = 01:38:12 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82437 ; free virtual = 110000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-70580.427| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1fb2bc0aa

Time (s): cpu = 03:23:22 ; elapsed = 01:38:49 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82427 ; free virtual = 109991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-70075.068| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 1915f5bf8

Time (s): cpu = 03:25:54 ; elapsed = 01:39:25 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82428 ; free virtual = 109991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-69684.058| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 1946bc0c2

Time (s): cpu = 03:28:26 ; elapsed = 01:40:01 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82427 ; free virtual = 109991
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-69336.078| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: f709cf1d

Time (s): cpu = 03:31:02 ; elapsed = 01:40:39 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82389 ; free virtual = 109953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-69262.147| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 25a04bd9d

Time (s): cpu = 03:33:35 ; elapsed = 01:41:15 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82376 ; free virtual = 109939
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-68928.326| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 192c37c96

Time (s): cpu = 03:36:05 ; elapsed = 01:41:52 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82335 ; free virtual = 109898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-68774.301| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 146d72301

Time (s): cpu = 03:38:37 ; elapsed = 01:42:28 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82339 ; free virtual = 109903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-68731.148| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 17f16ccfd

Time (s): cpu = 03:39:05 ; elapsed = 01:42:39 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82523 ; free virtual = 110087
Phase 5.1 TNS Cleanup | Checksum: 17f16ccfd

Time (s): cpu = 03:39:07 ; elapsed = 01:42:41 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82523 ; free virtual = 110087

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f16ccfd

Time (s): cpu = 03:39:10 ; elapsed = 01:42:44 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82523 ; free virtual = 110087
Phase 5 Delay and Skew Optimization | Checksum: 17f16ccfd

Time (s): cpu = 03:39:12 ; elapsed = 01:42:46 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82523 ; free virtual = 110087

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e6768e2e

Time (s): cpu = 03:41:33 ; elapsed = 01:43:26 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82503 ; free virtual = 110067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-68522.662| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1627c396c

Time (s): cpu = 03:41:38 ; elapsed = 01:43:31 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82514 ; free virtual = 110078
Phase 6 Post Hold Fix | Checksum: 1627c396c

Time (s): cpu = 03:41:41 ; elapsed = 01:43:33 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82514 ; free virtual = 110078

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 109d57a1b

Time (s): cpu = 03:48:23 ; elapsed = 01:45:01 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82471 ; free virtual = 110034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.645 | TNS=-68522.662| WHS=0.010  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 109d57a1b

Time (s): cpu = 03:48:26 ; elapsed = 01:45:05 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82692 ; free virtual = 110256

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 37.0809 %
  Global Horizontal Routing Utilization  = 40.0303 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 86.7857%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X112Y88 -> INT_X112Y91
   INT_X108Y84 -> INT_X111Y87
South Dir 2x2 Area, Max Cong = 94.8214%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X96Y194 -> INT_X97Y195
   INT_X98Y192 -> INT_X99Y193
   INT_X94Y190 -> INT_X95Y191
   INT_X96Y190 -> INT_X97Y191
   INT_X96Y188 -> INT_X97Y189
East Dir 2x2 Area, Max Cong = 88.6719%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X24Y316 -> INT_X25Y317
   INT_X24Y314 -> INT_X25Y315
   INT_X28Y314 -> INT_X29Y315
   INT_X24Y312 -> INT_X25Y313
   INT_X28Y310 -> INT_X29Y311
West Dir 2x2 Area, Max Cong = 89.0625%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y204 -> INT_X33Y205
   INT_X28Y196 -> INT_X29Y197
   INT_X34Y134 -> INT_X35Y135
   INT_X34Y132 -> INT_X35Y133

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.75 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.7 Sparse Ratio: 1.8125
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.285714 Sparse Ratio: 2.0625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.307692 Sparse Ratio: 1.5

Phase 8 Route finalize | Checksum: 109d57a1b

Time (s): cpu = 03:48:35 ; elapsed = 01:45:09 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82688 ; free virtual = 110252

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 109d57a1b

Time (s): cpu = 03:48:38 ; elapsed = 01:45:12 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82676 ; free virtual = 110240

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c538c1c3

Time (s): cpu = 03:50:07 ; elapsed = 01:46:21 . Memory (MB): peak = 22233.648 ; gain = 782.281 ; free physical = 82495 ; free virtual = 110058

Phase 11 Leaf Clock Prog Delay Opt
Phase 11 Leaf Clock Prog Delay Opt | Checksum: 1d9a8ee7d

Time (s): cpu = 04:20:22 ; elapsed = 01:52:15 . Memory (MB): peak = 27218.191 ; gain = 5766.824 ; free physical = 80792 ; free virtual = 108356

Phase 12 Additional Timing Iterations

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1d9a8ee7d

Time (s): cpu = 04:22:49 ; elapsed = 01:52:52 . Memory (MB): peak = 27218.191 ; gain = 5766.824 ; free physical = 80782 ; free virtual = 108345
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.236 | TNS=-63035.601| WHS=0.004  | THS=0.000  |


Phase 12.2 Additional Timing Iteration 0
 Number of Nodes with overlaps = 2589
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.268 | TNS=-58872.251| WHS=N/A    | THS=N/A    |

Phase 12.2 Additional Timing Iteration 0 | Checksum: 1e92b3a1a

Time (s): cpu = 04:31:43 ; elapsed = 01:57:21 . Memory (MB): peak = 27278.270 ; gain = 5826.902 ; free physical = 80772 ; free virtual = 108336
Phase 12 Additional Timing Iterations | Checksum: 1e92b3a1a

Time (s): cpu = 04:31:45 ; elapsed = 01:57:23 . Memory (MB): peak = 27278.270 ; gain = 5826.902 ; free physical = 80772 ; free virtual = 108336

Phase 13 Depositing Routes
Phase 13 Depositing Routes | Checksum: 1e92b3a1a

Time (s): cpu = 04:33:11 ; elapsed = 01:58:32 . Memory (MB): peak = 27864.230 ; gain = 6412.863 ; free physical = 80777 ; free virtual = 108340

Phase 14 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.315 | TNS=-66251.344| WHS=0.004  | THS=0.000  |

Phase 14 Post Router Timing | Checksum: 1de80133e

Time (s): cpu = 04:38:39 ; elapsed = 01:59:38 . Memory (MB): peak = 27864.230 ; gain = 6412.863 ; free physical = 80779 ; free virtual = 108342
Time taken to check if laguna hold fix is required (in secs): 0

Phase 15 Physical Synthesis in Router

Phase 15.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.315 | TNS=-66251.341 | WHS=0.004 | THS=0.000 |
Phase 15.1 Physical Synthesis Initialization | Checksum: 1de80133e

Time (s): cpu = 04:39:49 ; elapsed = 02:00:04 . Memory (MB): peak = 27864.230 ; gain = 6412.863 ; free physical = 80785 ; free virtual = 108348
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 15.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.315 | TNS=-66251.341 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.305. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.305. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[192].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.298. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/stage4_exec_reg.
INFO: [Physopt 32-952] Improved path group WNS = -1.296. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.295. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.291. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[240].
INFO: [Physopt 32-952] Improved path group WNS = -1.291. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.290. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-952] Improved path group WNS = -1.290. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25].
INFO: [Physopt 32-952] Improved path group WNS = -1.289. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.289. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].
INFO: [Physopt 32-952] Improved path group WNS = -1.289. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -1.288. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[46].
INFO: [Physopt 32-952] Improved path group WNS = -1.286. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.284. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[112].
INFO: [Physopt 32-952] Improved path group WNS = -1.284. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].
INFO: [Physopt 32-952] Improved path group WNS = -0.020. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/exe2h/ex3d_r/stage3_ex3d[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/fsm/axi_busy.
INFO: [Physopt 32-952] Improved path group WNS = -0.006. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/fsm/axi_busy.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.002. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_s_r/stage3_h_ex2_d_s.
INFO: [Physopt 32-952] Improved path group WNS = -0.001. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/exe2l/ex3d_r/stage3_ex3d[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.001. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage3_inst/fpu2h/ex2_d_inf_r/stage3_h_ex2_d_inf.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[18].
INFO: [Physopt 32-735] Processed net design_1_i/emax6_0/inst/fsm/axi_busy. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.284 | TNS=-66254.506 | WHS=0.003 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.283. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[16].
INFO: [Physopt 32-952] Improved path group WNS = -1.282. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.282. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[208].
INFO: [Physopt 32-952] Improved path group WNS = -1.282. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.281. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.281. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].
INFO: [Physopt 32-952] Improved path group WNS = -1.280. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[176].
INFO: [Physopt 32-952] Improved path group WNS = -1.280. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.279. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.279. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.279. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[16].
INFO: [Physopt 32-952] Improved path group WNS = -1.279. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.279. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.278. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[192].
INFO: [Physopt 32-952] Improved path group WNS = -1.278. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.278. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].
INFO: [Physopt 32-952] Improved path group WNS = -1.278. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[21].
INFO: [Physopt 32-952] Improved path group WNS = -1.277. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[17].
INFO: [Physopt 32-952] Improved path group WNS = -1.277. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[44].
INFO: [Physopt 32-952] Improved path group WNS = -1.277. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.276. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.276. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[20].
INFO: [Physopt 32-952] Improved path group WNS = -1.276. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[59].
INFO: [Physopt 32-952] Improved path group WNS = -1.276. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.275. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[176].
INFO: [Physopt 32-952] Improved path group WNS = -1.274. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[48].
INFO: [Physopt 32-952] Improved path group WNS = -1.274. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[11].
INFO: [Physopt 32-952] Improved path group WNS = -1.274. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[19].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[28].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[58].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[63].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[43].
INFO: [Physopt 32-952] Improved path group WNS = -1.273. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].
INFO: [Physopt 32-952] Improved path group WNS = -1.272. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[64].
INFO: [Physopt 32-952] Improved path group WNS = -1.272. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[208].
INFO: [Physopt 32-952] Improved path group WNS = -1.272. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[41].
INFO: [Physopt 32-952] Improved path group WNS = -1.272. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[15].
INFO: [Physopt 32-952] Improved path group WNS = -1.272. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[9].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[11].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[63].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[45].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.271. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[144].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[64].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[192].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[16].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[62].
INFO: [Physopt 32-952] Improved path group WNS = -1.270. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[25].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[51].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[61].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[128].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[55].
INFO: [Physopt 32-952] Improved path group WNS = -1.269. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[55].
INFO: [Physopt 32-952] Improved path group WNS = -1.268. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[80].
INFO: [Physopt 32-952] Improved path group WNS = -1.268. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/queue_reg[0][341]_0[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.268. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[48].
INFO: [Physopt 32-952] Improved path group WNS = -1.268. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[16].
INFO: [Physopt 32-952] Improved path group WNS = -1.268. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[57].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[12].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[112].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[30].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/stage2_ex2d[18].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[240].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2l/ex2_d_frac_r/q_reg[23]_2[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.267. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[96].
INFO: [Physopt 32-952] Improved path group WNS = -1.266. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/ex2d_r/stage2_ex2d[60].
INFO: [Physopt 32-952] Improved path group WNS = -1.266. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[160].
INFO: [Physopt 32-952] Improved path group WNS = -1.266. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[208].
INFO: [Common 17-14] Message 'Physopt 32-952' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage3_inst/fpu2l/ex2_d_frac_r/stage3_l_ex2_d_frac[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ranger_ok2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___8_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ftag[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/stage4_exec_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_88.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.269 | TNS=-65977.067 | WHS=0.003 | THS=0.000 |
Phase 15.2 Critical Path Optimization | Checksum: 18aed02fa

Time (s): cpu = 04:46:42 ; elapsed = 02:04:38 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 80819 ; free virtual = 108383
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 27992.227 ; gain = 0.000 ; free physical = 80817 ; free virtual = 108381
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.269 | TNS=-65977.067 | WHS=0.003 | THS=0.000 |
Phase 15 Physical Synthesis in Router | Checksum: 1a43a6917

Time (s): cpu = 04:47:00 ; elapsed = 02:04:53 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 80843 ; free virtual = 108407

Phase 16 Build RT Design
Checksum: PlaceDB: e6b58f48 ConstDB: 0 ShapeSum: 496af5aa RouteDB: 249b0665
Post Restoration Checksum: NetGraph: c73015d6 NumContArr: f601828f Constraints: ed3875b5 Timing: 0
Phase 16 Build RT Design | Checksum: 2aa6a0e1a

Time (s): cpu = 04:56:59 ; elapsed = 02:07:46 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 80233 ; free virtual = 107797
INFO: [DRC 23-27] Running DRC with 8 threads

Phase 17 Router Initialization

Phase 17.1 Fix Topology Constraints
Phase 17.1 Fix Topology Constraints | Checksum: 2aa6a0e1a

Time (s): cpu = 05:02:53 ; elapsed = 02:08:46 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 79779 ; free virtual = 107343

Phase 17.2 Pre Route Cleanup
Phase 17.2 Pre Route Cleanup | Checksum: 2aa6a0e1a

Time (s): cpu = 05:02:57 ; elapsed = 02:08:50 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 79720 ; free virtual = 107284

Phase 17.3 Timing Verification

Phase 17.3.1 Update Timing
Phase 17.3.1 Update Timing | Checksum: 1bfa6f54a

Time (s): cpu = 05:11:06 ; elapsed = 02:10:32 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 79412 ; free virtual = 106976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.260 | TNS=-65536.646| WHS=0.003  | THS=0.000  |

Phase 17.3 Timing Verification | Checksum: 1bfa6f54a

Time (s): cpu = 05:11:09 ; elapsed = 02:10:36 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 79744 ; free virtual = 107308

Phase 17.4 Global Clock Net Routing
Phase 17.4 Global Clock Net Routing | Checksum: 1bfa6f54a

Time (s): cpu = 05:11:13 ; elapsed = 02:10:40 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 79743 ; free virtual = 107306

Phase 17.5 Update Timing
Phase 17.5 Update Timing | Checksum: 1ba0f6a65

Time (s): cpu = 05:19:48 ; elapsed = 02:12:33 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78623 ; free virtual = 106186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.268 | TNS=-65927.539| WHS=-0.126 | THS=-5.401 |


Phase 17.6 Update Timing for Bus Skew

Phase 17.6.1 Update Timing
Phase 17.6.1 Update Timing | Checksum: 1c2ec18a4

Time (s): cpu = 05:28:16 ; elapsed = 02:14:50 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78703 ; free virtual = 106266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.268 | TNS=-64193.526| WHS=N/A    | THS=N/A    |

Phase 17.6 Update Timing for Bus Skew | Checksum: 185332f14

Time (s): cpu = 05:28:19 ; elapsed = 02:14:54 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78685 ; free virtual = 106249

Router Utilization Summary
  Global Vertical Routing Utilization    = 37.0826 %
  Global Horizontal Routing Utilization  = 40.0318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 17 Router Initialization | Checksum: 15e9e0b1e

Time (s): cpu = 05:28:34 ; elapsed = 02:15:04 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78993 ; free virtual = 106557

Phase 18 Initial Routing

Phase 18.1 Global Routing

Phase 18.1.1 SLL Assignment
Phase 18.1.1 SLL Assignment | Checksum: 15e9e0b1e

Time (s): cpu = 05:28:36 ; elapsed = 02:15:06 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78993 ; free virtual = 106557
Phase 18.1 Global Routing | Checksum: 15e9e0b1e

Time (s): cpu = 05:28:38 ; elapsed = 02:15:08 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 78993 ; free virtual = 106557
Phase 18 Initial Routing | Checksum: 275c7f4b2

Time (s): cpu = 05:30:53 ; elapsed = 02:15:59 . Memory (MB): peak = 27992.227 ; gain = 6540.859 ; free physical = 77353 ; free virtual = 104922
INFO: [Route 35-580] Design has 46 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================+===================+==================================================================================+
| Launch Clock      | Capture Clock     | Pin                                                                              |
+===================+===================+==================================================================================+
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[25]/D |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[26]/D |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/ex2d_r/q_reg[29]/D |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage2_inst/exe1l/ex2d_r/q_reg[15]/D  |
| clkout2_primitive | clkout2_primitive | design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/ex2d_r/q_reg[11]/D |
+-------------------+-------------------+----------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 19 Rip-up And Reroute

Phase 19.1 Global Iteration 0
 Number of Nodes with overlaps = 23727
 Number of Nodes with overlaps = 3912
 Number of Nodes with overlaps = 1008
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.473 | TNS=-62170.373| WHS=-0.050 | THS=-0.106 |

Phase 19.1 Global Iteration 0 | Checksum: 1c0585903

Time (s): cpu = 05:51:46 ; elapsed = 02:26:23 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 78764 ; free virtual = 106333

Phase 19.2 Global Iteration 1
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.363 | TNS=-62064.631| WHS=N/A    | THS=N/A    |

Phase 19.2 Global Iteration 1 | Checksum: 2b71cb8de

Time (s): cpu = 05:56:17 ; elapsed = 02:29:59 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 78763 ; free virtual = 106332

Phase 19.3 Global Iteration 2
 Number of Nodes with overlaps = 476
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.313 | TNS=-60790.509| WHS=N/A    | THS=N/A    |

Phase 19.3 Global Iteration 2 | Checksum: 28a065690

Time (s): cpu = 06:01:55 ; elapsed = 02:34:13 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 78755 ; free virtual = 106324

Phase 19.4 Global Iteration 3
 Number of Nodes with overlaps = 508
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.283 | TNS=-60727.329| WHS=N/A    | THS=N/A    |

Phase 19.4 Global Iteration 3 | Checksum: 2b6d95054

Time (s): cpu = 06:09:27 ; elapsed = 02:40:24 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 78751 ; free virtual = 106320

Phase 19.5 Global Iteration 4
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.269 | TNS=-60504.084| WHS=N/A    | THS=N/A    |

Phase 19.5 Global Iteration 4 | Checksum: 25857cc36

Time (s): cpu = 06:14:31 ; elapsed = 02:44:30 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 78744 ; free virtual = 106313

Phase 19.6 Global Iteration 5
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-60250.728| WHS=N/A    | THS=N/A    |

Phase 19.6 Global Iteration 5 | Checksum: 25eba7db6

Time (s): cpu = 06:19:01 ; elapsed = 02:48:01 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 76365 ; free virtual = 104548

Phase 19.7 Global Iteration 6
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.256 | TNS=-59803.973| WHS=N/A    | THS=N/A    |

Phase 19.7 Global Iteration 6 | Checksum: 2b749a400

Time (s): cpu = 06:24:06 ; elapsed = 02:52:00 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 74112 ; free virtual = 102501
Phase 19 Rip-up And Reroute | Checksum: 2b749a400

Time (s): cpu = 06:24:08 ; elapsed = 02:52:03 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 74111 ; free virtual = 102500

Phase 20 Delay and Skew Optimization

Phase 20.1 TNS Cleanup

Phase 20.1.1 Delay CleanUp

Phase 20.1.1.1 Update Timing
Phase 20.1.1.1 Update Timing | Checksum: 246074c12

Time (s): cpu = 06:28:02 ; elapsed = 02:53:02 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73629 ; free virtual = 102062
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-60250.728| WHS=0.009  | THS=0.000  |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.2 Update Timing
Phase 20.1.1.2 Update Timing | Checksum: 2622fde17

Time (s): cpu = 06:30:58 ; elapsed = 02:53:42 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73619 ; free virtual = 102052
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-60072.831| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.3 Update Timing
Phase 20.1.1.3 Update Timing | Checksum: 1cba68be2

Time (s): cpu = 06:33:41 ; elapsed = 02:54:18 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73541 ; free virtual = 101948
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-60046.037| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 20.1.1.4 Update Timing
Phase 20.1.1.4 Update Timing | Checksum: 2ab4752e0

Time (s): cpu = 06:36:26 ; elapsed = 02:54:55 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73142 ; free virtual = 101577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-60006.052| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.5 Update Timing
Phase 20.1.1.5 Update Timing | Checksum: 1acfce0e6

Time (s): cpu = 06:39:13 ; elapsed = 02:55:33 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73220 ; free virtual = 101655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59964.932| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.6 Update Timing
Phase 20.1.1.6 Update Timing | Checksum: 2b6a456c4

Time (s): cpu = 06:42:00 ; elapsed = 02:56:11 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 73117 ; free virtual = 101555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59804.770| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.7 Update Timing
Phase 20.1.1.7 Update Timing | Checksum: 25b791787

Time (s): cpu = 06:44:49 ; elapsed = 02:56:49 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 71813 ; free virtual = 100434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59720.722| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.8 Update Timing
Phase 20.1.1.8 Update Timing | Checksum: 3b58a3bd1

Time (s): cpu = 06:47:39 ; elapsed = 02:57:27 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 70212 ; free virtual = 98845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59637.558| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 20.1.1.9 Update Timing
Phase 20.1.1.9 Update Timing | Checksum: 2d1148ce4

Time (s): cpu = 06:50:25 ; elapsed = 02:58:06 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 71493 ; free virtual = 99936
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59637.099| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0

Phase 20.1.1.10 Update Timing
Phase 20.1.1.10 Update Timing | Checksum: 24c6acd5c

Time (s): cpu = 06:53:18 ; elapsed = 02:58:44 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69415 ; free virtual = 97862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59458.118| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 20.1.1 Delay CleanUp | Checksum: 2475f402c

Time (s): cpu = 06:53:43 ; elapsed = 02:58:54 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69429 ; free virtual = 97875
Phase 20.1 TNS Cleanup | Checksum: 2475f402c

Time (s): cpu = 06:53:45 ; elapsed = 02:58:57 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69429 ; free virtual = 97875

Phase 20.2 Clock Skew Optimization
Phase 20.2 Clock Skew Optimization | Checksum: 2475f402c

Time (s): cpu = 06:53:47 ; elapsed = 02:58:59 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69428 ; free virtual = 97875
Phase 20 Delay and Skew Optimization | Checksum: 2475f402c

Time (s): cpu = 06:53:50 ; elapsed = 02:59:01 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69428 ; free virtual = 97875

Phase 21 Post Hold Fix

Phase 21.1 Hold Fix Iter

Phase 21.1.1 Update Timing
Phase 21.1.1 Update Timing | Checksum: 27c44ce5a

Time (s): cpu = 06:56:35 ; elapsed = 02:59:44 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69362 ; free virtual = 97817
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59458.063| WHS=0.009  | THS=0.000  |

Phase 21.1 Hold Fix Iter | Checksum: 2bd2e664c

Time (s): cpu = 06:56:41 ; elapsed = 02:59:49 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69123 ; free virtual = 97578
Phase 21 Post Hold Fix | Checksum: 2bd2e664c

Time (s): cpu = 06:56:43 ; elapsed = 02:59:52 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69116 ; free virtual = 97571

Phase 22 Timing Verification

Phase 22.1 Update Timing
Phase 22.1 Update Timing | Checksum: 2a410b7fc

Time (s): cpu = 07:05:31 ; elapsed = 03:01:37 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69025 ; free virtual = 97480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.254 | TNS=-59458.063| WHS=0.010  | THS=0.000  |

Phase 22 Timing Verification | Checksum: 2a410b7fc

Time (s): cpu = 07:05:35 ; elapsed = 03:01:41 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69288 ; free virtual = 97743

Phase 23 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 37.1145 %
  Global Horizontal Routing Utilization  = 40.0747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 86.7188%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X112Y88 -> INT_X112Y91
   INT_X108Y84 -> INT_X111Y87
   INT_X112Y84 -> INT_X112Y87
South Dir 2x2 Area, Max Cong = 94.2857%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X96Y194 -> INT_X97Y195
   INT_X94Y190 -> INT_X95Y191
   INT_X96Y190 -> INT_X97Y191
   INT_X96Y188 -> INT_X97Y189
   INT_X26Y142 -> INT_X27Y143
East Dir 2x2 Area, Max Cong = 89.2578%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X24Y318 -> INT_X25Y319
   INT_X24Y316 -> INT_X25Y317
   INT_X24Y314 -> INT_X25Y315
   INT_X28Y314 -> INT_X29Y315
   INT_X24Y312 -> INT_X25Y313
West Dir 2x2 Area, Max Cong = 89.4531%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X28Y198 -> INT_X29Y199
   INT_X34Y134 -> INT_X35Y135

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.7 Sparse Ratio: 2.0625
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.8 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.285714 Sparse Ratio: 1.5625

Phase 23 Route finalize | Checksum: 2a410b7fc

Time (s): cpu = 07:05:44 ; elapsed = 03:01:45 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69290 ; free virtual = 97745

Phase 24 Verifying routed nets

 Verification completed successfully
Phase 24 Verifying routed nets | Checksum: 2a410b7fc

Time (s): cpu = 07:05:47 ; elapsed = 03:01:48 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 69279 ; free virtual = 97734

Phase 25 Depositing Routes
Phase 25 Depositing Routes | Checksum: 28e52412c

Time (s): cpu = 07:07:47 ; elapsed = 03:03:30 . Memory (MB): peak = 28492.594 ; gain = 7041.227 ; free physical = 68257 ; free virtual = 96712

Phase 26 Leaf Clock Prog Delay Opt
Phase 26 Leaf Clock Prog Delay Opt | Checksum: 2a1e50da1

Time (s): cpu = 07:46:17 ; elapsed = 03:10:53 . Memory (MB): peak = 30701.215 ; gain = 9249.848 ; free physical = 72305 ; free virtual = 100766

Phase 27 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.276 | TNS=-59802.293| WHS=0.010  | THS=0.000  |

Phase 27 Post Router Timing | Checksum: 30a324165

Time (s): cpu = 07:51:45 ; elapsed = 03:11:59 . Memory (MB): peak = 30701.215 ; gain = 9249.848 ; free physical = 72274 ; free virtual = 100735
Time taken to check if laguna hold fix is required (in secs): 0

Phase 28 Physical Synthesis in Router

Phase 28.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.276 | TNS=-59802.293 | WHS=0.010 | THS=0.000 |
Phase 28.1 Physical Synthesis Initialization | Checksum: 30a324165

Time (s): cpu = 07:52:56 ; elapsed = 03:12:25 . Memory (MB): peak = 30701.215 ; gain = 9249.848 ; free physical = 72284 ; free virtual = 100745
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 28.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.276 | TNS=-59802.293 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ranger_ok2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_88.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/stage4_exec_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ftag[28].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.238 | TNS=-59617.563 | WHS=0.010 | THS=0.000 |
Phase 28.2 Critical Path Optimization | Checksum: 2321e9415

Time (s): cpu = 07:54:10 ; elapsed = 03:12:52 . Memory (MB): peak = 31287.172 ; gain = 9835.805 ; free physical = 72270 ; free virtual = 100731
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 72265 ; free virtual = 100727
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.238 | TNS=-59617.563 | WHS=0.010 | THS=0.000 |
Phase 28 Physical Synthesis in Router | Checksum: 2af72bae6

Time (s): cpu = 07:54:22 ; elapsed = 03:13:00 . Memory (MB): peak = 31287.172 ; gain = 9835.805 ; free physical = 72288 ; free virtual = 100749
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+------------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS   |    TNS     |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+--------+------------+-------+-------+--------+--------------+-------------------+
|  1   | -1.269 | -58872.250 | 0.003 |   -   |  Pass  |   01:55:15   |                   |
+------+--------+------------+-------+-------+--------+--------------+-------------------+
|  2   | -1.238 | -59458.840 | 0.010 | 0.000 |  Pass  |   01:04:19   |         x         |
+------+--------+------------+-------+-------+--------+--------------+-------------------+


Phase 29 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.230 | TNS=-59613.297| WHS=0.010  | THS=0.000  |

Phase 29 Post Router Timing | Checksum: 2ec7f92b3

Time (s): cpu = 08:00:04 ; elapsed = 03:14:10 . Memory (MB): peak = 31287.172 ; gain = 9835.805 ; free physical = 73837 ; free virtual = 102299
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 08:00:07 ; elapsed = 03:14:12 . Memory (MB): peak = 31287.172 ; gain = 9835.805 ; free physical = 77369 ; free virtual = 105830

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1430 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 08:03:45 ; elapsed = 03:16:22 . Memory (MB): peak = 31287.172 ; gain = 9933.469 ; free physical = 77369 ; free virtual = 105830
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:00 ; elapsed = 00:00:46 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 74907 ; free virtual = 105732
report_design_analysis: Time (s): cpu = 00:02:02 ; elapsed = 00:00:58 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 74895 ; free virtual = 105751
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:50 ; elapsed = 00:02:33 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76754 ; free virtual = 105774
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:42 ; elapsed = 00:01:50 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76532 ; free virtual = 105554
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:45 ; elapsed = 00:01:03 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76943 ; free virtual = 105969
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1442 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:48 ; elapsed = 00:01:05 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76093 ; free virtual = 105143
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 78143 ; free virtual = 107194
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 78067 ; free virtual = 107119
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive ExploreWithAggressiveHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithAggressiveHoldFix
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 52.93s |  WALL: 35.75s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76819 ; free virtual = 105916

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.230 | TNS=-59613.296 | WHS=0.010 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24968e93b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 75685 ; free virtual = 104822
Disable Laguna SLR crossing optimization on Versal deviceWARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.230 | TNS=-59613.296 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][341]_0[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_403__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ranger_ok2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_n_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/i___9_i_8/PROP.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_4/O_n_88.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/FSM_onehot_cmd_reg[0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/stage4_exec_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/lmring_ful1_i_13__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue_reg[0][0]_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr[342]_i_2__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/ftag[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/doutb[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/conf3[44].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1390__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/tx0_reg[6]_i_11__2/PROP.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/spu3/nc1[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/q_reg[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1388__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/exd_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1225__2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/i_5/O_n_40.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/opo_reg[2]_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clkout2_primitive. Processed net: design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64_i_1415__1_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.265 | TNS=-59622.223 | WHS=0.010 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 24968e93b

Time (s): cpu = 00:18:39 ; elapsed = 00:13:00 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 75954 ; free virtual = 105249

Phase 3 Hold Fix Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.265 | TNS=-59622.223 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-66] No high hold slack nets found for hold slack optimization.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.265 | TNS=-59622.223 | WHS=0.010 | THS=0.000 |
Phase 3 Hold Fix Optimization | Checksum: 24968e93b

Time (s): cpu = 00:18:42 ; elapsed = 00:13:02 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 75946 ; free virtual = 105240
INFO: [Physopt 32-715] Performed route finalization on the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 75919 ; free virtual = 105214
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.265 | TNS=-59622.223 | WHS=0.010 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |         -0.035  |         -8.928  |            0  |              0  |                     0  |           0  |           1  |  00:11:57  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
|  Total                      |          0.000  |          0.000  |           0  |          0  |               0  |           0  |           0  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 75908 ; free virtual = 105202
Ending Physical Synthesis Task | Checksum: 24968e93b

Time (s): cpu = 00:19:00 ; elapsed = 00:13:17 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 76026 ; free virtual = 105321
INFO: [Common 17-83] Releasing license: Implementation
1498 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:20:43 ; elapsed = 00:14:43 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 78421 ; free virtual = 107715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:00 ; elapsed = 00:00:45 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 77514 ; free virtual = 109172
report_design_analysis: Time (s): cpu = 00:02:02 ; elapsed = 00:00:57 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 77551 ; free virtual = 109239
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:48 ; elapsed = 00:02:31 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 79418 ; free virtual = 109271
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:37 ; elapsed = 00:00:21 . Memory (MB): peak = 31287.172 ; gain = 0.000 ; free physical = 79599 ; free virtual = 109453
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_device_image -force -file design_1_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-272] CLK_DOM_COM_WF: Cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
INFO: [Common 17-14] Message 'DRC AVALXA-272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s/CLK should be connected to active signal.
WARNING: [DRC DPBU-4] CLK pin needs to be connected to active signal: Invalid connection used for DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0, CLK pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0/CLK should be connected to active signal.
INFO: [Common 17-14] Message 'DRC DPBU-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s input design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/A[33:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-3] Input pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 input design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/B[23:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s output design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s output design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-5] PREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0 output design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-5' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-6] MREG Output pipelining: DSP design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0 multiplier stage design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1l/s__0/P[57:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A2*A5)+(A4*(~A3)*(~A2)*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__12/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__12/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5)+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*A5)+((~A4)*A2*(~A3)*(~A5))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__12/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__12/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A2*A3*A5)+(A4*(~A2)*(~A3)*A5)+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__14/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__14/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5)+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*A5)+((~A4)*A2*(~A3)*(~A5))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__14/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__14/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A2*A3*A5)+(A4*(~A2)*(~A3)*A5)+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__15/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__15/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A4*A3*(~A5))+(A2*A4*(~A3)*A5)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*A5)+((~A2)*A4*(~A3)*(~A5))+((~A2)*(~A4)*A3*(~A5))+((~A2)*(~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__15/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__15/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A4*A3*A5)+(A2*(~A4)*(~A3)*A5)+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__16/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__16/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*A5)+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__16/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__16/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__16/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__16/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5)+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*A5)+((~A4)*A2*(~A3)*(~A5))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__16/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__16/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A2*A3*A5)+(A4*(~A2)*(~A3)*A5)+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__18/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__18/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*A5)+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__18/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__18/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__18/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__18/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*A5)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*(~A5))+((~A2)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__18/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__18/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A3*A4*A5)+(A2*(~A3)*(~A4)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__19/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__19/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A4*A3*(~A5))+(A2*A4*(~A3)*A5)+(A2*(~A4)*A3*A5)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*A5)+((~A2)*A4*(~A3)*(~A5))+((~A2)*(~A4)*A3*(~A5))+((~A2)*(~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__19/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__19/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A4*A3*A5)+(A2*(~A4)*(~A3)*A5)+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__21/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__21/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*A5)+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__21/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__21/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__23/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__23/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__23/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__23/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A2*A5)+(A4*(~A3)*(~A2)*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__25/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__25/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*A5)+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__25/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__25/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__26/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__26/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__26/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__26/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A2*A5)+(A4*(~A3)*(~A2)*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__27/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__27/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A2*(~A5))+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__27/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__27/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A2*A5)+(A4*(~A3)*(~A2)*A5)+((~A4)*A3*(~A2)*A5)+((~A4)*(~A3)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__1/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__1/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A2*A4*(~A5))+(A3*A2*(~A4)*A5)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*(~A5))+((~A3)*A2*A4*A5)+((~A3)*A2*(~A4)*(~A5))+((~A3)*(~A2)*A4*(~A5))+((~A3)*(~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__1/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__1/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A2*A4*A5)+(A3*(~A2)*(~A4)*A5)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__1/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__1/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*A5)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*(~A5))+((~A2)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__1/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__1/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A3*A4*A5)+(A2*(~A3)*(~A4)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__30/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__30/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*A5)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*(~A5))+((~A2)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__30/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__30/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A3*A4*A5)+(A2*(~A3)*(~A4)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__2/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__2/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A3*A4*A5)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A4*(~A5))+((~A2)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__2/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__2/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A3*A4*A5)+(A2*(~A3)*(~A4)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__6/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__6/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*(~A5))+((~A3)*A4*A2*A5)+((~A3)*A4*(~A2)*(~A5))+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__6/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__6/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__7/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__7/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A2*A4*(~A5))+(A3*A2*(~A4)*A5)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*(~A5))+((~A3)*A2*A4*A5)+((~A3)*A2*(~A4)*(~A5))+((~A3)*(~A2)*A4*(~A5))+((~A3)*(~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__7/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__7/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A2*A4*A5)+(A3*(~A2)*(~A4)*A5)+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__10/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__10/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A1*A4*(~A5))+(A3*A1*(~A4)*A5)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4)*(~A5))+((~A3)*(~A1)*A4*(~A5))+((~A3)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__10/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__10/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A1*A4*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*(~A4)*A5)+((~A3)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__11/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__11/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A3*(~A5))+(A4*A1*(~A3)*A5)+(A4*(~A1)*A3*A5)+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*A5)+((~A4)*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*(~A5))+((~A4)*(~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__11/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__11/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A3*A5)+(A4*(~A1)*(~A3)*A5)+((~A4)*A1*(~A3)*A5)+((~A4)*(~A1)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__13/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__13/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A4*A3*(~A5))+(A1*A4*(~A3)*A5)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*(~A5))+((~A1)*A4*A3*A5)+((~A1)*A4*(~A3)*(~A5))+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__13/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__13/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A4*A3*A5)+(A1*(~A4)*(~A3)*A5)+((~A1)*A4*(~A3)*A5)+((~A1)*(~A4)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__13/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__13/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A5)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)*A4*(~A5))+((~A1)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__13/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__13/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A3*A4*A5)+(A1*(~A3)*(~A4)*A5)+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__17/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__17/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A5)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)*A4*(~A5))+((~A1)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__17/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__17/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A3*A4*A5)+(A1*(~A3)*(~A4)*A5)+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__0/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__0/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A1*(~A5))+(A4*A3*(~A1)*A5)+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A3*A1*A5)+((~A4)*A3*(~A1)*(~A5))+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__0/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__0/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A1*A5)+(A4*(~A3)*(~A1)*A5)+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__0/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__0/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A5)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)*A4*(~A5))+((~A1)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__0/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__0/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A3*A4*A5)+(A1*(~A3)*(~A4)*A5)+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__19/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__19/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A1*(~A5))+(A4*A3*(~A1)*A5)+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A3*A1*A5)+((~A4)*A3*(~A1)*(~A5))+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__19/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__19/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A1*A5)+(A4*(~A3)*(~A1)*A5)+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__21/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__21/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A3*(~A5))+(A4*A1*(~A3)*A5)+(A4*(~A1)*A3*A5)+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*A5)+((~A4)*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*(~A5))+((~A4)*(~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__21/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__21/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A3*A5)+(A4*(~A1)*(~A3)*A5)+((~A4)*A1*(~A3)*A5)+((~A4)*(~A1)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__26/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__26/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A1*A4*(~A5))+(A3*A1*(~A4)*A5)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4)*(~A5))+((~A3)*(~A1)*A4*(~A5))+((~A3)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__26/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__26/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A1*A4*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*(~A4)*A5)+((~A3)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__27/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__27/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A3*A1*A4*(~A5))+(A3*A1*(~A4)*A5)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A1*A4*A5)+((~A3)*A1*(~A4)*(~A5))+((~A3)*(~A1)*A4*(~A5))+((~A3)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__27/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__27/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A3*A1*A4*A5)+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*(~A4)*A5)+((~A3)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__28/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__28/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A3*(~A5))+(A4*A1*(~A3)*A5)+(A4*(~A1)*A3*A5)+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*A5)+((~A4)*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*(~A5))+((~A4)*(~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__28/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__28/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A3*A5)+(A4*(~A1)*(~A3)*A5)+((~A4)*A1*(~A3)*A5)+((~A4)*(~A1)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__30/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__30/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A5)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)*A4*(~A5))+((~A1)*(~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__30/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__30/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A3*A4*A5)+(A1*(~A3)*(~A4)*A5)+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__3/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__3/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A4*A3*(~A5))+(A1*A4*(~A3)*A5)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*(~A5))+((~A1)*A4*A3*A5)+((~A1)*A4*(~A3)*(~A5))+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__3/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__3/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A4*A3*A5)+(A1*(~A4)*(~A3)*A5)+((~A1)*A4*(~A3)*A5)+((~A1)*(~A4)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__4/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__4/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A3*A1*(~A5))+(A4*A3*(~A1)*A5)+(A4*(~A3)*A1*A5)+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A3*A1*A5)+((~A4)*A3*(~A1)*(~A5))+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__4/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__4/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A3*A1*A5)+(A4*(~A3)*(~A1)*A5)+((~A4)*A3*(~A1)*A5)+((~A4)*(~A3)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__6/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__6/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A4*A3*(~A5))+(A1*A4*(~A3)*A5)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*(~A5))+((~A1)*A4*A3*A5)+((~A1)*A4*(~A3)*(~A5))+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__6/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__6/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A4*A3*A5)+(A1*(~A4)*(~A3)*A5)+((~A1)*A4*(~A3)*A5)+((~A1)*(~A4)*A3*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A2*A1*(~A5))+(A4*A2*(~A1)*A5)+(A4*(~A2)*A1*A5)+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A2*A1*A5)+((~A4)*A2*(~A1)*(~A5))+((~A4)*(~A2)*A1*(~A5))+((~A4)*(~A2)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A2*A1*A5)+(A4*(~A2)*(~A1)*A5)+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__9/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__9/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A4*A2*(~A5))+(A1*A4*(~A2)*A5)+(A1*(~A4)*A2*A5)+(A1*(~A4)*(~A2)*(~A5))+((~A1)*A4*A2*A5)+((~A1)*A4*(~A2)*(~A5))+((~A1)*(~A4)*A2*(~A5))+((~A1)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__9/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__9/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A4*A2*A5)+(A1*(~A4)*(~A2)*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__10/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__10/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A1*A4*(~A5))+(A2*A1*(~A4)*A5)+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*A5)+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)*A4*(~A5))+((~A2)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__10/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__10/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A1*A4*A5)+(A2*(~A1)*(~A4)*A5)+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__11/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__11/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A4*A2*(~A5))+(A1*A4*(~A2)*A5)+(A1*(~A4)*A2*A5)+(A1*(~A4)*(~A2)*(~A5))+((~A1)*A4*A2*A5)+((~A1)*A4*(~A2)*(~A5))+((~A1)*(~A4)*A2*(~A5))+((~A1)*(~A4)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__11/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__11/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A4*A2*A5)+(A1*(~A4)*(~A2)*A5)+((~A1)*A4*(~A2)*A5)+((~A1)*(~A4)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__12/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__12/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A2*(~A5))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*(~A5))+((~A4)*A1*A2*A5)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*A2*(~A5))+((~A4)*(~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__12/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__12/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A2*A5)+(A4*(~A1)*(~A2)*A5)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__15/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__15/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A2*(~A5))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*(~A5))+((~A4)*A1*A2*A5)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*A2*(~A5))+((~A4)*(~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__15/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__15/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A2*A5)+(A4*(~A1)*(~A2)*A5)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__20/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__20/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A1*A4*(~A5))+(A2*A1*(~A4)*A5)+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*A5)+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)*A4*(~A5))+((~A2)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__20/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__20/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A1*A4*A5)+(A2*(~A1)*(~A4)*A5)+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__22/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__22/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A4*A1*(~A5))+(A2*A4*(~A1)*A5)+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*A5)+((~A2)*A4*(~A1)*(~A5))+((~A2)*(~A4)*A1*(~A5))+((~A2)*(~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__22/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__22/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A4*A1*A5)+(A2*(~A4)*(~A1)*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__22/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__22/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A2*(~A5))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*(~A5))+((~A4)*A1*A2*A5)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*A2*(~A5))+((~A4)*(~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__22/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__22/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A2*A5)+(A4*(~A1)*(~A2)*A5)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__23/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__23/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A1*A4*(~A5))+(A2*A1*(~A4)*A5)+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*A5)+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)*A4*(~A5))+((~A2)*(~A1)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__23/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__23/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A1*A4*A5)+(A2*(~A1)*(~A4)*A5)+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__24/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__24/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A2*A4*(~A5))+(A1*A2*(~A4)*A5)+(A1*(~A2)*A4*A5)+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*A4*A5)+((~A1)*A2*(~A4)*(~A5))+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__24/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__24/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A2*A4*A5)+(A1*(~A2)*(~A4)*A5)+((~A1)*A2*(~A4)*A5)+((~A1)*(~A2)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__25/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__25/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A4*A1*A2*(~A5))+(A4*A1*(~A2)*A5)+(A4*(~A1)*A2*A5)+(A4*(~A1)*(~A2)*(~A5))+((~A4)*A1*A2*A5)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*A2*(~A5))+((~A4)*(~A1)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__25/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage2_inst/fpu1l/fadd_s1_exp_r/i___616_i_1__25/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A4*A1*A2*A5)+(A4*(~A1)*(~A2)*A5)+((~A4)*A1*(~A2)*A5)+((~A4)*(~A1)*A2*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__29/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__29/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A2*A4*A1*(~A5))+(A2*A4*(~A1)*A5)+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*A5)+((~A2)*A4*(~A1)*(~A5))+((~A2)*(~A4)*A1*(~A5))+((~A2)*(~A4)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__29/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__29/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A2*A4*A1*A5)+(A2*(~A4)*(~A1)*A5)+((~A2)*A4*(~A1)*A5)+((~A2)*(~A4)*A1*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__4/LUTCY1_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__4/LUTCY1_INST/I0) is not included in the LUT equation: 'O5=(A1*A2*A4*(~A5))+(A1*A2*(~A4)*A5)+(A1*(~A2)*A4*A5)+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*A4*A5)+((~A1)*A2*(~A4)*(~A5))+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__4/LUTCY2_INST (pin design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/fpu1h/fadd_s1_exp_r/i___604_i_1__4/LUTCY2_INST/I0) is not included in the LUT equation: 'O6=(A1*A2*A4*A5)+(A1*(~A2)*(~A4)*A5)+((~A1)*A2*(~A4)*A5)+((~A1)*(~A2)*A4*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'DRC PDCN-1569' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 8 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage2_inst/exe1h/ex2d_r/conf1_reg[1]_1, and design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/conf3_reg[1]_0.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1297 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 283640192 bits
Writing CDO partition ./design_1_wrapper.rcdo...
Writing NPI partition ./design_1_wrapper.rnpi...
Generating bif file design_1_wrapper.bif for base design.

Generating CIPS Files... 
INFO: [Hsi 55-2053] elapsed time for repository (/opt/xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
WARNING : No interface that uses file system is available 

/opt/xilinx/Vivado/2021.2/gnu/microblaze/lin
WARNING: CONFIG.C_PSS_REF_CLK_FREQ not found. Using default value for XPAR_PSU_PSS_REF_CLK_FREQ_HZ.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_5/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_10/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v2_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_12/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_4/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_4/src
Compiling Xilpdi Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_5/src
Compiling XilPLMI Library
xplmi_debug.c:70:6: warning: "XPAR_XUARTPSV_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   70 | #if (XPAR_XUARTPSV_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:76:6: warning: "XPAR_XUARTPSV_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
   76 | #if (XPAR_XUARTPSV_NUM_INSTANCES > 1U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_InitUart':
xplmi_debug.c:105:6: warning: "XPAR_XUARTPSV_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  105 | #if (XPAR_XUARTPSV_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c: In function 'XPlmi_ConfigUart':
xplmi_debug.c:177:6: warning: "XPAR_XUARTPSV_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  177 | #if (XPAR_XUARTPSV_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~
xplmi_debug.c:173:25: warning: unused parameter 'UartSelect' [-Wunused-parameter]
  173 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                      ~~~^~~~~~~~~~
xplmi_debug.c:173:40: warning: unused parameter 'UartEnable' [-Wunused-parameter]
  173 | int XPlmi_ConfigUart(u8 UartSelect, u8 UartEnable)
      |                                     ~~~^~~~~~~~~~
xplmi_debug.c: In function 'outbyte':
xplmi_debug.c:227:6: warning: "XPAR_XUARTPSV_NUM_INSTANCES" is not defined, evaluates to 0 [-Wundef]
  227 | #if (XPAR_XUARTPSV_NUM_INSTANCES > 0U)
      |      ^~~~~~~~~~~~~~~~~~~~~~~~~~~
At top level:
xplmi_debug.c:85:12: warning: 'UartBaseAddr' defined but not used [-Wunused-variable]
   85 | static u32 UartBaseAddr = XPLMI_INVALID_UART_BASE_ADDR; /**< Base address of Uart */
      |            ^~~~~~~~~~~~
xplmi_debug.c:68: warning: macro "XPLMI_UART_SELECT_CURRENT" is not used [-Wunused-macros]
   68 | #define XPLMI_UART_SELECT_CURRENT (0U) /**< Flag indicates current uart is selected */
      | 
xplmi_debug.c:65: warning: macro "UART_PRINT_INITIALIZED" is not used [-Wunused-macros]
   65 | #define UART_PRINT_INITIALIZED (UART_INITIALIZED | UART_PRINT_ENABLED)
      | 
xplmi_debug.c:63: warning: macro "XPLMI_SPP_INPUT_CLK_FREQ" is not used [-Wunused-macros]
   63 | #define XPLMI_SPP_INPUT_CLK_FREQ (25000000U) /**< SPP Input Clk Freq
      | 
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_5/src
Compiling XilLoader Library
In file included from xloader_cfi.c:41:
../../../include/xplmi_hw.h:182: warning: "PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_MASK" redefined
  182 | #define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_MASK   (0X00000800U)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:40:
../../../include/xpm_regs.h:66: note: this is the location of the previous definition
   66 | #define PMC_GLOBAL_DOMAIN_ISO_CNTRL_PMC_PL_TEST_MASK  (0x00000800U)
      | 
In file included from xloader_cfi.c:41:
../../../include/xplmi_hw.h:522: warning: "PMC_TAP_VERSION_PMC_VERSION_MASK" redefined
  522 | #define PMC_TAP_VERSION_PMC_VERSION_MASK  (0X000000FFU)
      | 
In file included from ../../../include/xpm_pldomain.h:11,
                 from xloader_cfi.c:40:
../../../include/xpm_regs.h:638: note: this is the location of the previous definition
  638 | #define PMC_TAP_VERSION_PMC_VERSION_MASK   (0x000000FFU)
      | 
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_5/src
Compiling XilPM Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_6/src
Compiling XilSecure Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_4/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_4/src
Compiling XilPuf Library
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v2_4/src
Compiling XilNvm Library
Finished building libraries sequentially.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_14/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v4_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v3_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_10/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v2_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_3/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_3/src
Include files for this library have already been copied.
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_0/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_5/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_12/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_13/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_4/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make include in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
Include files for this library have already been copied.
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_14/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v2_3/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_10/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_6/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/standalone_v7_6/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_1/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_3/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_3/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_0/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_12/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_13/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_6/src
Running Make libs in versal_cips_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_11/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:876:67: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
  876 | #define XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                                   ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:3: note: in expansion of macro 'XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |   XPAR_VERSAL_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
microblaze_sleep.c:73:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   73 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/opt/xilinx/Vivado/2021.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating versal_cips_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
APU IPIs are not enabled. Linux boot would not work.
INFO: [Project 1-1179] Generating design_1_wrapper.bif file ...
Running bootgen.
Found bootgen at /opt/xilinx/Vivado/2021.2/bin/bootgen
Running '/opt/xilinx/Vivado/2021.2/bin/bootgen -arch versal -image design_1_wrapper.bif -w -o ./design_1_wrapper.pdi'


****** Xilinx Bootgen v2021.2
  **** Build date : Oct 19 2021-03:13:00
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
1533 Infos, 712 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:16:07 ; elapsed = 00:14:18 . Memory (MB): peak = 31384.832 ; gain = 0.000 ; free physical = 6345 ; free virtual = 108556
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 14:57:52 2023...
