#### A brief survey : deep learning compiler Optimization for different hardwares

-------------

- [DLVM: A MODERN COMPILER INFRASTRUCTURE FOR
DEEP LEARNING SYSTEMS](https://arxiv.org/pdf/1711.03016.pdf)
- [TVM: An Automated End-to-End Optimizing Compiler for Deep Learning](https://arxiv.org/pdf/1802.04799v2.pdf)
- [TensorFlow w/XLA:
TensorFlow, Compiled!
Expressiveness with performance](https://autodiff-workshop.github.io/slides/JeffDean.pdf)
- [OPTIMIZING, PROFILING, AND TUNING
TENSORFLOW + GPUS](http://on-demand.gputechconf.com/gtc-eu/2017/presentation/23363-chris-fregly-optimizing-profiling-and-deploying-tensorflow-ai-models-in-production-with-gpus.pdf)
- [Deep Neural Networks Benchmark Suite for FPGAs Utilizing a
TensorFlow to Routing High-Level Synthesis](http://www.ece.ubc.ca/~ameer/publications/Abdelhadi-Poster-2018July-COHESA_AGM18-DeepLearningBenchmarksFPGAs.pdf)
- [Performance Analysis of Just-in-Time Compilation
for Training TensorFlow Multi-Layer Perceptrons](https://researcher.watson.ibm.com/researcher/files/us-ealtman/FASTPATH_2018_paper_2.pdf)
- [Amazon: Introducing NNVM Compiler: A New Open End-to-End Compiler for AI Frameworks](https://aws.amazon.com/blogs/machine-learning/introducing-nnvm-compiler-a-new-open-end-to-end-compiler-for-ai-frameworks/)
- [NNVM Compiler: Open Compiler for AI Frameworks](https://tvm.ai/2017/10/06/nnvm-compiler-announcement.html)
- [Automatic Code Generation
 TVM Stack](http://dlsys.cs.washington.edu/pdf/lecture7.pdf)
 - [End to End Optimization Stack
for Deep Learning](http://learningsys.org/nips17/assets/slides/TVM-MLSys-NIPS17.pdf)
- [TENSORRT
](https://docs.nvidia.com/deeplearning/sdk/pdf/TensorRT-Release-Notes.pdf)
- [TENSORRT
DU-08602-001_v5.0 RC | September 2018
Developer Guide](https://docs.nvidia.com/deeplearning/sdk/pdf/TensorRT-Developer-Guide.pdf)
- [TensorRT 3: Faster TensorFlow Inference and Volta Support](https://devblogs.nvidia.com/tensorrt-3-faster-tensorflow-inference/)
- [Berkeley EECS: Exploring Novel Architectures For Serving Machine
Learning Models](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2018/EECS-2018-73.pdf)
- [On Optimizing Operator Fusion Plans
for Large-Scale Machine Learning in SystemML](https://arxiv.org/pdf/1801.00829.pdf)
- [ Domain Specific Language and IR](https://pdfs.semanticscholar.org/presentation/f04a/0635498b2269b730619aacccb9257941c584.pdf)
- [HKG18-417
OpenCL Support by NNVM & TVM](http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-417.pdf)
- [Facebook : Glow: Graph Lowering Compiler Techniques for
Neural Networks
](https://arxiv.org/pdf/1805.00907.pdf)
- [Applied Machine Learning at Facebook:
A Datacenter Infrastructure Perspective
](https://research.fb.com/wp-content/uploads/2017/12/hpca-2018-facebook.pdf)
- [Intel Nervana Graph: A universal deep learning compiler](https://conferences.oreilly.com/artificial-intelligence/ai-ca-2017/public/schedule/detail/63428)
- [A Survey on Compiler Autotuning using Machine Learning](https://arxiv.org/pdf/1801.04405v5.pdf)
- [Tiramisu: A Code Optimization Framework for High
Performance Systems](https://arxiv.org/pdf/1804.10694v2.pdf)
- [Bridging the Gap Between Neural Networks and Neuromorphic
Hardware with A Neural Network Compiler](https://arxiv.org/pdf/1801.00746v3.pdf)
- [Intel nGraph: An Intermediate Representation, Compiler, and Executor for Deep Learning](https://arxiv.org/pdf/1801.08058v2.pdf)
- [Machine Learning in Compiler Optimisation](https://arxiv.org/pdf/1805.03441v1.pdf)
- [Compiling Deep Learning Models for Custom Hardware Accelerators](https://arxiv.org/pdf/1708.00117v2.pdf)
- [VTA: An Open Hardware-Software Stack for Deep Learning](https://arxiv.org/pdf/1807.04188v1.pdf)
- [Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions](https://arxiv.org/pdf/1802.04730v3.pdf)
- [Automatic Optimization of Hardware Accelerators for Image Processing](https://arxiv.org/ftp/arxiv/papers/1502/1502.07448.pdf)
- [MIT CSAIL: Halide: A Language and Compiler for Optimizing Parallelism,
Locality, and Recomputation in Image Processing Pipelines
](http://people.csail.mit.edu/jrk/halide-pldi13.pdf)


ONNX:

- [ONNX-workshop](http://learningsys.org/nips17/assets/slides/ONNX-workshop.pdf)
- [Open Neural Network Exchange format](http://on-demand.gputechconf.com/gtc/2018/presentation/s8818-onnx-interoperable-deep-learning-presented-by-facebook.pdf)




LLVM:

- [Introduction to the LLVM Compiler System](https://www.slideshare.net/zionsaint/introduction-to-the-llvm-compiler-system)
- [Clang & LLVM:
How they can improve your life as a
developer](http://events17.linuxfoundation.org/sites/events/files/slides/linuxcon-europe-2014-llvm.pdf)
- [LLVM: Intermediate Representation &
Optimization](http://hpac.rwth-aachen.de/teaching/sem-accg-16/slides/02.Emrich-LLVM_IR.pdf)
- [LLVM, Clang and Embedded
Linux Systems](https://elinux.org/images/d/d2/Elc2011_lopes.pdf)
- [Using LLVM For Program
Transformation](http://www.cs.umd.edu/~awruef/LLVM_Tutorial.pdf)
- [LLVM and Clang
Advancing Compilers and Tools](http://nondot.org/sabre/2013-10-23-SECR-LLVM.pdf)
- [The LLVM Compiler Framework
and Infrastructure](https://www.cs.cmu.edu/afs/cs/academic/class/15745-s12/public/lectures/L3-LLVM-Part1.pdf)
- [The LLVM Compiler
Framework and Infrastructure](https://llvm.org/pubs/2004-09-22-LCPCLLVMTutorial.pdf)
- [Tutorial: Creating an LLVM Backend for
the Cpu0 Architecture](http://jonathan2251.github.io/lbd/TutorialLLVMBackendCpu0.pdf)
- [Introduction to LLVM](http://www.cs.toronto.edu/~pekhimenko/courses/cscd70-w18/docs/Tutorial%201%20-%20Intro%20to%20LLVM.pdf)
- [Compiling with Continuations and LLVM](https://arxiv.org/pdf/1805.08842.pdf)
- [An LLVM Instrumentation Plug-in for Score-P](https://arxiv.org/pdf/1712.01718.pdf)
- [Compiling LLVM to Custom
Hardware (via Bluespec)](https://pdfs.semanticscholar.org/presentation/5cfc/76c639f9905e561cc1db00e546c7acac0bac.pdf)
- [Review of LLVM Compiler Architecture Enhancements for CUDA](https://www.researchgate.net/publication/301346139_Review_of_LLVM_Compiler_Architecture_Enhancements_for_CUDA)
- [LLVM: A Compilation Framework for
Lifelong Program Analysis & Transformation](http://llvm.org/pubs/2004-01-30-CGO-LLVM.pdf)
- [LLVM](https://en.wikipedia.org/wiki/LLVM)
- [The CUDA
Compiler Driver
NVCC ](http://moss.csc.ncsu.edu/~mueller/cluster/nvidia/2.0/nvcc_2.0.pdf)
- [HSA](http://www.mpsoc-forum.org/previous/2013/slides/8-Hegde.pdf)
- [Usable assembly language for GPUs](https://cryptojedi.org/papers/gpuasm-20120313.pdf)

-------

ASIC:

- [Machine Learning for Systems
and
Systems for Machine Learning
Jeff Dean
Google Brain team](http://learningsys.org/nips17/assets/slides/dean-nips17.pdf)
- [TPU](https://homes.cs.washington.edu/~cdel/presentations/TPUPaperISCA2017.pdf)
- [ASIC DESIGN](https://www.tce.edu/sites/default/files/PDF/14EC770-ASIC-DESIGN-K.Kalyani.pdf)
- [Modern ASIC design](https://www.utdallas.edu/~zhoud/EE6306/lecture%20slides/ASIC%202011%20Chapter%206%20%20Physical%20Design.pdf)
- [Introducion	to	Tensor	Processing	Unit](https://csap.snu.ac.kr/sites/default/files/su17/Lec5-tpu.pdf)
- [ASIC Computer-Aided Design Flow](https://pdfs.semanticscholar.org/presentation/7c0e/910a2c2ddd54b561cb4160397e9bbe144d87.pdf)
- [ASIC Design Flow](https://www.csee.umbc.edu/~tinoosh/cmpe641/slides/lect01_flow.pdf)
- [Digital System on Chip (SoC)
Computer-Aided Design Flow](http://www.eng.auburn.edu/~nelson/courses/elec4200/Slides/ELEC4200_SoC_Design.pdf)
- [ASICs](http://www.ni2designs.com/downloads/docs/Intro_to_ASICs.pdf)
- [Brainwave Compiler](https://www.slideshare.net/albertspijkers/brain-wave-hotchips2017)

-----------

Ref: 

- [Stanford: Efficient Methods and Hardware for
Deep Learning ](http://cs231n.stanford.edu/slides/2017/cs231n_2017_lecture15.pdf)
- [Benchmarking Hardware for CNN Inference in 2018](https://towardsdatascience.com/benchmarking-hardware-for-cnn-inference-in-2018-1d58268de12a)
- [A List of Chip/IP for Deep Learning](https://medium.com/@shan.tang.g/a-list-of-chip-ip-for-deep-learning-48d05f1759ae)
- [A Brief Guide of xPU for AI Accelerators](https://www.sigarch.org/a-brief-guide-of-xpu-for-ai-accelerators/)
- [In-Datacenter Performance Analysis of a Tensor Processing Unit](https://arxiv.org/ftp/arxiv/papers/1704/1704.04760.pdf)



---------
