;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB @127, 106
	CMP -7, <-20
	SUB @-127, 100
	SUB @-127, 100
	SLT -61, <-820
	SUB <0, @12
	JMP <80, -92
	MOV @-121, 103
	ADD #300, <285
	CMP <12, @10
	ADD 30, 9
	ADD #300, <285
	SPL 0, <402
	ADD #300, <285
	SLT -61, <-820
	ADD #300, <285
	ADD #300, <285
	JMZ <-121, 103
	DJN -1, @-126
	SPL <27, 106
	SUB 300, 96
	JMZ @12, <10
	SUB @121, 101
	DJN -1, @-126
	SUB 300, <96
	SUB @121, 101
	ADD 30, 9
	SUB 300, 96
	SUB #72, @76
	MOV @-121, 103
	SUB #72, @76
	ADD 3, 20
	SUB #72, @76
	SUB #72, @76
	SUB 300, 96
	JMN <0, <922
	JMN <0, <922
	JMN <0, <922
	DAT #0, <402
	SPL 0, <402
	SPL 0, <402
	SLT -61, <-820
	DJN -1, @-20
	MOV @-221, 103
	ADD 30, 9
	CMP -7, <-20
