
EEE3096S_2022_Prac_2_Delays_and_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f28  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005fe8  08005fe8  00015fe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080060d8  080060d8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080060d8  080060d8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060d8  080060d8  000160d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060dc  080060dc  000160dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080060e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  08006150  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08006150  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6aa  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001da5  00000000  00000000  0002c742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  0002e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000930  00000000  00000000  0002eed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011fd5  00000000  00000000  0002f800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6c4  00000000  00000000  000417d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a615  00000000  00000000  0004ee99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b94ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000282c  00000000  00000000  000b9500  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005fd0 	.word	0x08005fd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005fd0 	.word	0x08005fd0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0010      	movs	r0, r2
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	0019      	movs	r1, r3
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 ff2b 	bl	800108c <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fe7b 	bl	8000f3c <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 ff1d 	bl	800108c <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 ff13 	bl	800108c <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fea3 	bl	8000fc0 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fe99 	bl	8000fc0 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_d2uiz>:
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	2200      	movs	r2, #0
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002a2:	0004      	movs	r4, r0
 80002a4:	000d      	movs	r5, r1
 80002a6:	f7ff ffef 	bl	8000288 <__aeabi_dcmpge>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d104      	bne.n	80002b8 <__aeabi_d2uiz+0x1c>
 80002ae:	0020      	movs	r0, r4
 80002b0:	0029      	movs	r1, r5
 80002b2:	f001 fd6b 	bl	8001d8c <__aeabi_d2iz>
 80002b6:	bd70      	pop	{r4, r5, r6, pc}
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0020      	movs	r0, r4
 80002be:	0029      	movs	r1, r5
 80002c0:	f001 f9b4 	bl	800162c <__aeabi_dsub>
 80002c4:	f001 fd62 	bl	8001d8c <__aeabi_d2iz>
 80002c8:	2380      	movs	r3, #128	; 0x80
 80002ca:	061b      	lsls	r3, r3, #24
 80002cc:	469c      	mov	ip, r3
 80002ce:	4460      	add	r0, ip
 80002d0:	e7f1      	b.n	80002b6 <__aeabi_d2uiz+0x1a>
 80002d2:	46c0      	nop			; (mov r8, r8)
 80002d4:	41e00000 	.word	0x41e00000

080002d8 <__aeabi_dadd>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	464f      	mov	r7, r9
 80002dc:	4646      	mov	r6, r8
 80002de:	46d6      	mov	lr, sl
 80002e0:	000d      	movs	r5, r1
 80002e2:	0004      	movs	r4, r0
 80002e4:	b5c0      	push	{r6, r7, lr}
 80002e6:	001f      	movs	r7, r3
 80002e8:	0011      	movs	r1, r2
 80002ea:	0328      	lsls	r0, r5, #12
 80002ec:	0f62      	lsrs	r2, r4, #29
 80002ee:	0a40      	lsrs	r0, r0, #9
 80002f0:	4310      	orrs	r0, r2
 80002f2:	007a      	lsls	r2, r7, #1
 80002f4:	0d52      	lsrs	r2, r2, #21
 80002f6:	00e3      	lsls	r3, r4, #3
 80002f8:	033c      	lsls	r4, r7, #12
 80002fa:	4691      	mov	r9, r2
 80002fc:	0a64      	lsrs	r4, r4, #9
 80002fe:	0ffa      	lsrs	r2, r7, #31
 8000300:	0f4f      	lsrs	r7, r1, #29
 8000302:	006e      	lsls	r6, r5, #1
 8000304:	4327      	orrs	r7, r4
 8000306:	4692      	mov	sl, r2
 8000308:	46b8      	mov	r8, r7
 800030a:	0d76      	lsrs	r6, r6, #21
 800030c:	0fed      	lsrs	r5, r5, #31
 800030e:	00c9      	lsls	r1, r1, #3
 8000310:	4295      	cmp	r5, r2
 8000312:	d100      	bne.n	8000316 <__aeabi_dadd+0x3e>
 8000314:	e099      	b.n	800044a <__aeabi_dadd+0x172>
 8000316:	464c      	mov	r4, r9
 8000318:	1b34      	subs	r4, r6, r4
 800031a:	46a4      	mov	ip, r4
 800031c:	2c00      	cmp	r4, #0
 800031e:	dc00      	bgt.n	8000322 <__aeabi_dadd+0x4a>
 8000320:	e07c      	b.n	800041c <__aeabi_dadd+0x144>
 8000322:	464a      	mov	r2, r9
 8000324:	2a00      	cmp	r2, #0
 8000326:	d100      	bne.n	800032a <__aeabi_dadd+0x52>
 8000328:	e0b8      	b.n	800049c <__aeabi_dadd+0x1c4>
 800032a:	4ac5      	ldr	r2, [pc, #788]	; (8000640 <__aeabi_dadd+0x368>)
 800032c:	4296      	cmp	r6, r2
 800032e:	d100      	bne.n	8000332 <__aeabi_dadd+0x5a>
 8000330:	e11c      	b.n	800056c <__aeabi_dadd+0x294>
 8000332:	2280      	movs	r2, #128	; 0x80
 8000334:	003c      	movs	r4, r7
 8000336:	0412      	lsls	r2, r2, #16
 8000338:	4314      	orrs	r4, r2
 800033a:	46a0      	mov	r8, r4
 800033c:	4662      	mov	r2, ip
 800033e:	2a38      	cmp	r2, #56	; 0x38
 8000340:	dd00      	ble.n	8000344 <__aeabi_dadd+0x6c>
 8000342:	e161      	b.n	8000608 <__aeabi_dadd+0x330>
 8000344:	2a1f      	cmp	r2, #31
 8000346:	dd00      	ble.n	800034a <__aeabi_dadd+0x72>
 8000348:	e1cc      	b.n	80006e4 <__aeabi_dadd+0x40c>
 800034a:	4664      	mov	r4, ip
 800034c:	2220      	movs	r2, #32
 800034e:	1b12      	subs	r2, r2, r4
 8000350:	4644      	mov	r4, r8
 8000352:	4094      	lsls	r4, r2
 8000354:	000f      	movs	r7, r1
 8000356:	46a1      	mov	r9, r4
 8000358:	4664      	mov	r4, ip
 800035a:	4091      	lsls	r1, r2
 800035c:	40e7      	lsrs	r7, r4
 800035e:	464c      	mov	r4, r9
 8000360:	1e4a      	subs	r2, r1, #1
 8000362:	4191      	sbcs	r1, r2
 8000364:	433c      	orrs	r4, r7
 8000366:	4642      	mov	r2, r8
 8000368:	4321      	orrs	r1, r4
 800036a:	4664      	mov	r4, ip
 800036c:	40e2      	lsrs	r2, r4
 800036e:	1a80      	subs	r0, r0, r2
 8000370:	1a5c      	subs	r4, r3, r1
 8000372:	42a3      	cmp	r3, r4
 8000374:	419b      	sbcs	r3, r3
 8000376:	425f      	negs	r7, r3
 8000378:	1bc7      	subs	r7, r0, r7
 800037a:	023b      	lsls	r3, r7, #8
 800037c:	d400      	bmi.n	8000380 <__aeabi_dadd+0xa8>
 800037e:	e0d0      	b.n	8000522 <__aeabi_dadd+0x24a>
 8000380:	027f      	lsls	r7, r7, #9
 8000382:	0a7f      	lsrs	r7, r7, #9
 8000384:	2f00      	cmp	r7, #0
 8000386:	d100      	bne.n	800038a <__aeabi_dadd+0xb2>
 8000388:	e0ff      	b.n	800058a <__aeabi_dadd+0x2b2>
 800038a:	0038      	movs	r0, r7
 800038c:	f001 fd8a 	bl	8001ea4 <__clzsi2>
 8000390:	0001      	movs	r1, r0
 8000392:	3908      	subs	r1, #8
 8000394:	2320      	movs	r3, #32
 8000396:	0022      	movs	r2, r4
 8000398:	1a5b      	subs	r3, r3, r1
 800039a:	408f      	lsls	r7, r1
 800039c:	40da      	lsrs	r2, r3
 800039e:	408c      	lsls	r4, r1
 80003a0:	4317      	orrs	r7, r2
 80003a2:	42b1      	cmp	r1, r6
 80003a4:	da00      	bge.n	80003a8 <__aeabi_dadd+0xd0>
 80003a6:	e0ff      	b.n	80005a8 <__aeabi_dadd+0x2d0>
 80003a8:	1b89      	subs	r1, r1, r6
 80003aa:	1c4b      	adds	r3, r1, #1
 80003ac:	2b1f      	cmp	r3, #31
 80003ae:	dd00      	ble.n	80003b2 <__aeabi_dadd+0xda>
 80003b0:	e0a8      	b.n	8000504 <__aeabi_dadd+0x22c>
 80003b2:	2220      	movs	r2, #32
 80003b4:	0039      	movs	r1, r7
 80003b6:	1ad2      	subs	r2, r2, r3
 80003b8:	0020      	movs	r0, r4
 80003ba:	4094      	lsls	r4, r2
 80003bc:	4091      	lsls	r1, r2
 80003be:	40d8      	lsrs	r0, r3
 80003c0:	1e62      	subs	r2, r4, #1
 80003c2:	4194      	sbcs	r4, r2
 80003c4:	40df      	lsrs	r7, r3
 80003c6:	2600      	movs	r6, #0
 80003c8:	4301      	orrs	r1, r0
 80003ca:	430c      	orrs	r4, r1
 80003cc:	0763      	lsls	r3, r4, #29
 80003ce:	d009      	beq.n	80003e4 <__aeabi_dadd+0x10c>
 80003d0:	230f      	movs	r3, #15
 80003d2:	4023      	ands	r3, r4
 80003d4:	2b04      	cmp	r3, #4
 80003d6:	d005      	beq.n	80003e4 <__aeabi_dadd+0x10c>
 80003d8:	1d23      	adds	r3, r4, #4
 80003da:	42a3      	cmp	r3, r4
 80003dc:	41a4      	sbcs	r4, r4
 80003de:	4264      	negs	r4, r4
 80003e0:	193f      	adds	r7, r7, r4
 80003e2:	001c      	movs	r4, r3
 80003e4:	023b      	lsls	r3, r7, #8
 80003e6:	d400      	bmi.n	80003ea <__aeabi_dadd+0x112>
 80003e8:	e09e      	b.n	8000528 <__aeabi_dadd+0x250>
 80003ea:	4b95      	ldr	r3, [pc, #596]	; (8000640 <__aeabi_dadd+0x368>)
 80003ec:	3601      	adds	r6, #1
 80003ee:	429e      	cmp	r6, r3
 80003f0:	d100      	bne.n	80003f4 <__aeabi_dadd+0x11c>
 80003f2:	e0b7      	b.n	8000564 <__aeabi_dadd+0x28c>
 80003f4:	4a93      	ldr	r2, [pc, #588]	; (8000644 <__aeabi_dadd+0x36c>)
 80003f6:	08e4      	lsrs	r4, r4, #3
 80003f8:	4017      	ands	r7, r2
 80003fa:	077b      	lsls	r3, r7, #29
 80003fc:	0571      	lsls	r1, r6, #21
 80003fe:	027f      	lsls	r7, r7, #9
 8000400:	4323      	orrs	r3, r4
 8000402:	0b3f      	lsrs	r7, r7, #12
 8000404:	0d4a      	lsrs	r2, r1, #21
 8000406:	0512      	lsls	r2, r2, #20
 8000408:	433a      	orrs	r2, r7
 800040a:	07ed      	lsls	r5, r5, #31
 800040c:	432a      	orrs	r2, r5
 800040e:	0018      	movs	r0, r3
 8000410:	0011      	movs	r1, r2
 8000412:	bce0      	pop	{r5, r6, r7}
 8000414:	46ba      	mov	sl, r7
 8000416:	46b1      	mov	r9, r6
 8000418:	46a8      	mov	r8, r5
 800041a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800041c:	2c00      	cmp	r4, #0
 800041e:	d04b      	beq.n	80004b8 <__aeabi_dadd+0x1e0>
 8000420:	464c      	mov	r4, r9
 8000422:	1ba4      	subs	r4, r4, r6
 8000424:	46a4      	mov	ip, r4
 8000426:	2e00      	cmp	r6, #0
 8000428:	d000      	beq.n	800042c <__aeabi_dadd+0x154>
 800042a:	e123      	b.n	8000674 <__aeabi_dadd+0x39c>
 800042c:	0004      	movs	r4, r0
 800042e:	431c      	orrs	r4, r3
 8000430:	d100      	bne.n	8000434 <__aeabi_dadd+0x15c>
 8000432:	e1af      	b.n	8000794 <__aeabi_dadd+0x4bc>
 8000434:	4662      	mov	r2, ip
 8000436:	1e54      	subs	r4, r2, #1
 8000438:	2a01      	cmp	r2, #1
 800043a:	d100      	bne.n	800043e <__aeabi_dadd+0x166>
 800043c:	e215      	b.n	800086a <__aeabi_dadd+0x592>
 800043e:	4d80      	ldr	r5, [pc, #512]	; (8000640 <__aeabi_dadd+0x368>)
 8000440:	45ac      	cmp	ip, r5
 8000442:	d100      	bne.n	8000446 <__aeabi_dadd+0x16e>
 8000444:	e1c8      	b.n	80007d8 <__aeabi_dadd+0x500>
 8000446:	46a4      	mov	ip, r4
 8000448:	e11b      	b.n	8000682 <__aeabi_dadd+0x3aa>
 800044a:	464a      	mov	r2, r9
 800044c:	1ab2      	subs	r2, r6, r2
 800044e:	4694      	mov	ip, r2
 8000450:	2a00      	cmp	r2, #0
 8000452:	dc00      	bgt.n	8000456 <__aeabi_dadd+0x17e>
 8000454:	e0ac      	b.n	80005b0 <__aeabi_dadd+0x2d8>
 8000456:	464a      	mov	r2, r9
 8000458:	2a00      	cmp	r2, #0
 800045a:	d043      	beq.n	80004e4 <__aeabi_dadd+0x20c>
 800045c:	4a78      	ldr	r2, [pc, #480]	; (8000640 <__aeabi_dadd+0x368>)
 800045e:	4296      	cmp	r6, r2
 8000460:	d100      	bne.n	8000464 <__aeabi_dadd+0x18c>
 8000462:	e1af      	b.n	80007c4 <__aeabi_dadd+0x4ec>
 8000464:	2280      	movs	r2, #128	; 0x80
 8000466:	003c      	movs	r4, r7
 8000468:	0412      	lsls	r2, r2, #16
 800046a:	4314      	orrs	r4, r2
 800046c:	46a0      	mov	r8, r4
 800046e:	4662      	mov	r2, ip
 8000470:	2a38      	cmp	r2, #56	; 0x38
 8000472:	dc67      	bgt.n	8000544 <__aeabi_dadd+0x26c>
 8000474:	2a1f      	cmp	r2, #31
 8000476:	dc00      	bgt.n	800047a <__aeabi_dadd+0x1a2>
 8000478:	e15f      	b.n	800073a <__aeabi_dadd+0x462>
 800047a:	4647      	mov	r7, r8
 800047c:	3a20      	subs	r2, #32
 800047e:	40d7      	lsrs	r7, r2
 8000480:	4662      	mov	r2, ip
 8000482:	2a20      	cmp	r2, #32
 8000484:	d005      	beq.n	8000492 <__aeabi_dadd+0x1ba>
 8000486:	4664      	mov	r4, ip
 8000488:	2240      	movs	r2, #64	; 0x40
 800048a:	1b12      	subs	r2, r2, r4
 800048c:	4644      	mov	r4, r8
 800048e:	4094      	lsls	r4, r2
 8000490:	4321      	orrs	r1, r4
 8000492:	1e4a      	subs	r2, r1, #1
 8000494:	4191      	sbcs	r1, r2
 8000496:	000c      	movs	r4, r1
 8000498:	433c      	orrs	r4, r7
 800049a:	e057      	b.n	800054c <__aeabi_dadd+0x274>
 800049c:	003a      	movs	r2, r7
 800049e:	430a      	orrs	r2, r1
 80004a0:	d100      	bne.n	80004a4 <__aeabi_dadd+0x1cc>
 80004a2:	e105      	b.n	80006b0 <__aeabi_dadd+0x3d8>
 80004a4:	0022      	movs	r2, r4
 80004a6:	3a01      	subs	r2, #1
 80004a8:	2c01      	cmp	r4, #1
 80004aa:	d100      	bne.n	80004ae <__aeabi_dadd+0x1d6>
 80004ac:	e182      	b.n	80007b4 <__aeabi_dadd+0x4dc>
 80004ae:	4c64      	ldr	r4, [pc, #400]	; (8000640 <__aeabi_dadd+0x368>)
 80004b0:	45a4      	cmp	ip, r4
 80004b2:	d05b      	beq.n	800056c <__aeabi_dadd+0x294>
 80004b4:	4694      	mov	ip, r2
 80004b6:	e741      	b.n	800033c <__aeabi_dadd+0x64>
 80004b8:	4c63      	ldr	r4, [pc, #396]	; (8000648 <__aeabi_dadd+0x370>)
 80004ba:	1c77      	adds	r7, r6, #1
 80004bc:	4227      	tst	r7, r4
 80004be:	d000      	beq.n	80004c2 <__aeabi_dadd+0x1ea>
 80004c0:	e0c4      	b.n	800064c <__aeabi_dadd+0x374>
 80004c2:	0004      	movs	r4, r0
 80004c4:	431c      	orrs	r4, r3
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	d000      	beq.n	80004cc <__aeabi_dadd+0x1f4>
 80004ca:	e169      	b.n	80007a0 <__aeabi_dadd+0x4c8>
 80004cc:	2c00      	cmp	r4, #0
 80004ce:	d100      	bne.n	80004d2 <__aeabi_dadd+0x1fa>
 80004d0:	e1bf      	b.n	8000852 <__aeabi_dadd+0x57a>
 80004d2:	4644      	mov	r4, r8
 80004d4:	430c      	orrs	r4, r1
 80004d6:	d000      	beq.n	80004da <__aeabi_dadd+0x202>
 80004d8:	e1d0      	b.n	800087c <__aeabi_dadd+0x5a4>
 80004da:	0742      	lsls	r2, r0, #29
 80004dc:	08db      	lsrs	r3, r3, #3
 80004de:	4313      	orrs	r3, r2
 80004e0:	08c0      	lsrs	r0, r0, #3
 80004e2:	e029      	b.n	8000538 <__aeabi_dadd+0x260>
 80004e4:	003a      	movs	r2, r7
 80004e6:	430a      	orrs	r2, r1
 80004e8:	d100      	bne.n	80004ec <__aeabi_dadd+0x214>
 80004ea:	e170      	b.n	80007ce <__aeabi_dadd+0x4f6>
 80004ec:	4662      	mov	r2, ip
 80004ee:	4664      	mov	r4, ip
 80004f0:	3a01      	subs	r2, #1
 80004f2:	2c01      	cmp	r4, #1
 80004f4:	d100      	bne.n	80004f8 <__aeabi_dadd+0x220>
 80004f6:	e0e0      	b.n	80006ba <__aeabi_dadd+0x3e2>
 80004f8:	4c51      	ldr	r4, [pc, #324]	; (8000640 <__aeabi_dadd+0x368>)
 80004fa:	45a4      	cmp	ip, r4
 80004fc:	d100      	bne.n	8000500 <__aeabi_dadd+0x228>
 80004fe:	e161      	b.n	80007c4 <__aeabi_dadd+0x4ec>
 8000500:	4694      	mov	ip, r2
 8000502:	e7b4      	b.n	800046e <__aeabi_dadd+0x196>
 8000504:	003a      	movs	r2, r7
 8000506:	391f      	subs	r1, #31
 8000508:	40ca      	lsrs	r2, r1
 800050a:	0011      	movs	r1, r2
 800050c:	2b20      	cmp	r3, #32
 800050e:	d003      	beq.n	8000518 <__aeabi_dadd+0x240>
 8000510:	2240      	movs	r2, #64	; 0x40
 8000512:	1ad3      	subs	r3, r2, r3
 8000514:	409f      	lsls	r7, r3
 8000516:	433c      	orrs	r4, r7
 8000518:	1e63      	subs	r3, r4, #1
 800051a:	419c      	sbcs	r4, r3
 800051c:	2700      	movs	r7, #0
 800051e:	2600      	movs	r6, #0
 8000520:	430c      	orrs	r4, r1
 8000522:	0763      	lsls	r3, r4, #29
 8000524:	d000      	beq.n	8000528 <__aeabi_dadd+0x250>
 8000526:	e753      	b.n	80003d0 <__aeabi_dadd+0xf8>
 8000528:	46b4      	mov	ip, r6
 800052a:	08e4      	lsrs	r4, r4, #3
 800052c:	077b      	lsls	r3, r7, #29
 800052e:	4323      	orrs	r3, r4
 8000530:	08f8      	lsrs	r0, r7, #3
 8000532:	4a43      	ldr	r2, [pc, #268]	; (8000640 <__aeabi_dadd+0x368>)
 8000534:	4594      	cmp	ip, r2
 8000536:	d01d      	beq.n	8000574 <__aeabi_dadd+0x29c>
 8000538:	4662      	mov	r2, ip
 800053a:	0307      	lsls	r7, r0, #12
 800053c:	0552      	lsls	r2, r2, #21
 800053e:	0b3f      	lsrs	r7, r7, #12
 8000540:	0d52      	lsrs	r2, r2, #21
 8000542:	e760      	b.n	8000406 <__aeabi_dadd+0x12e>
 8000544:	4644      	mov	r4, r8
 8000546:	430c      	orrs	r4, r1
 8000548:	1e62      	subs	r2, r4, #1
 800054a:	4194      	sbcs	r4, r2
 800054c:	18e4      	adds	r4, r4, r3
 800054e:	429c      	cmp	r4, r3
 8000550:	419b      	sbcs	r3, r3
 8000552:	425f      	negs	r7, r3
 8000554:	183f      	adds	r7, r7, r0
 8000556:	023b      	lsls	r3, r7, #8
 8000558:	d5e3      	bpl.n	8000522 <__aeabi_dadd+0x24a>
 800055a:	4b39      	ldr	r3, [pc, #228]	; (8000640 <__aeabi_dadd+0x368>)
 800055c:	3601      	adds	r6, #1
 800055e:	429e      	cmp	r6, r3
 8000560:	d000      	beq.n	8000564 <__aeabi_dadd+0x28c>
 8000562:	e0b5      	b.n	80006d0 <__aeabi_dadd+0x3f8>
 8000564:	0032      	movs	r2, r6
 8000566:	2700      	movs	r7, #0
 8000568:	2300      	movs	r3, #0
 800056a:	e74c      	b.n	8000406 <__aeabi_dadd+0x12e>
 800056c:	0742      	lsls	r2, r0, #29
 800056e:	08db      	lsrs	r3, r3, #3
 8000570:	4313      	orrs	r3, r2
 8000572:	08c0      	lsrs	r0, r0, #3
 8000574:	001a      	movs	r2, r3
 8000576:	4302      	orrs	r2, r0
 8000578:	d100      	bne.n	800057c <__aeabi_dadd+0x2a4>
 800057a:	e1e1      	b.n	8000940 <__aeabi_dadd+0x668>
 800057c:	2780      	movs	r7, #128	; 0x80
 800057e:	033f      	lsls	r7, r7, #12
 8000580:	4307      	orrs	r7, r0
 8000582:	033f      	lsls	r7, r7, #12
 8000584:	4a2e      	ldr	r2, [pc, #184]	; (8000640 <__aeabi_dadd+0x368>)
 8000586:	0b3f      	lsrs	r7, r7, #12
 8000588:	e73d      	b.n	8000406 <__aeabi_dadd+0x12e>
 800058a:	0020      	movs	r0, r4
 800058c:	f001 fc8a 	bl	8001ea4 <__clzsi2>
 8000590:	0001      	movs	r1, r0
 8000592:	3118      	adds	r1, #24
 8000594:	291f      	cmp	r1, #31
 8000596:	dc00      	bgt.n	800059a <__aeabi_dadd+0x2c2>
 8000598:	e6fc      	b.n	8000394 <__aeabi_dadd+0xbc>
 800059a:	3808      	subs	r0, #8
 800059c:	4084      	lsls	r4, r0
 800059e:	0027      	movs	r7, r4
 80005a0:	2400      	movs	r4, #0
 80005a2:	42b1      	cmp	r1, r6
 80005a4:	db00      	blt.n	80005a8 <__aeabi_dadd+0x2d0>
 80005a6:	e6ff      	b.n	80003a8 <__aeabi_dadd+0xd0>
 80005a8:	4a26      	ldr	r2, [pc, #152]	; (8000644 <__aeabi_dadd+0x36c>)
 80005aa:	1a76      	subs	r6, r6, r1
 80005ac:	4017      	ands	r7, r2
 80005ae:	e70d      	b.n	80003cc <__aeabi_dadd+0xf4>
 80005b0:	2a00      	cmp	r2, #0
 80005b2:	d02f      	beq.n	8000614 <__aeabi_dadd+0x33c>
 80005b4:	464a      	mov	r2, r9
 80005b6:	1b92      	subs	r2, r2, r6
 80005b8:	4694      	mov	ip, r2
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d100      	bne.n	80005c0 <__aeabi_dadd+0x2e8>
 80005be:	e0ad      	b.n	800071c <__aeabi_dadd+0x444>
 80005c0:	4a1f      	ldr	r2, [pc, #124]	; (8000640 <__aeabi_dadd+0x368>)
 80005c2:	4591      	cmp	r9, r2
 80005c4:	d100      	bne.n	80005c8 <__aeabi_dadd+0x2f0>
 80005c6:	e10f      	b.n	80007e8 <__aeabi_dadd+0x510>
 80005c8:	2280      	movs	r2, #128	; 0x80
 80005ca:	0412      	lsls	r2, r2, #16
 80005cc:	4310      	orrs	r0, r2
 80005ce:	4662      	mov	r2, ip
 80005d0:	2a38      	cmp	r2, #56	; 0x38
 80005d2:	dd00      	ble.n	80005d6 <__aeabi_dadd+0x2fe>
 80005d4:	e10f      	b.n	80007f6 <__aeabi_dadd+0x51e>
 80005d6:	2a1f      	cmp	r2, #31
 80005d8:	dd00      	ble.n	80005dc <__aeabi_dadd+0x304>
 80005da:	e180      	b.n	80008de <__aeabi_dadd+0x606>
 80005dc:	4664      	mov	r4, ip
 80005de:	2220      	movs	r2, #32
 80005e0:	001e      	movs	r6, r3
 80005e2:	1b12      	subs	r2, r2, r4
 80005e4:	4667      	mov	r7, ip
 80005e6:	0004      	movs	r4, r0
 80005e8:	4093      	lsls	r3, r2
 80005ea:	4094      	lsls	r4, r2
 80005ec:	40fe      	lsrs	r6, r7
 80005ee:	1e5a      	subs	r2, r3, #1
 80005f0:	4193      	sbcs	r3, r2
 80005f2:	40f8      	lsrs	r0, r7
 80005f4:	4334      	orrs	r4, r6
 80005f6:	431c      	orrs	r4, r3
 80005f8:	4480      	add	r8, r0
 80005fa:	1864      	adds	r4, r4, r1
 80005fc:	428c      	cmp	r4, r1
 80005fe:	41bf      	sbcs	r7, r7
 8000600:	427f      	negs	r7, r7
 8000602:	464e      	mov	r6, r9
 8000604:	4447      	add	r7, r8
 8000606:	e7a6      	b.n	8000556 <__aeabi_dadd+0x27e>
 8000608:	4642      	mov	r2, r8
 800060a:	430a      	orrs	r2, r1
 800060c:	0011      	movs	r1, r2
 800060e:	1e4a      	subs	r2, r1, #1
 8000610:	4191      	sbcs	r1, r2
 8000612:	e6ad      	b.n	8000370 <__aeabi_dadd+0x98>
 8000614:	4c0c      	ldr	r4, [pc, #48]	; (8000648 <__aeabi_dadd+0x370>)
 8000616:	1c72      	adds	r2, r6, #1
 8000618:	4222      	tst	r2, r4
 800061a:	d000      	beq.n	800061e <__aeabi_dadd+0x346>
 800061c:	e0a1      	b.n	8000762 <__aeabi_dadd+0x48a>
 800061e:	0002      	movs	r2, r0
 8000620:	431a      	orrs	r2, r3
 8000622:	2e00      	cmp	r6, #0
 8000624:	d000      	beq.n	8000628 <__aeabi_dadd+0x350>
 8000626:	e0fa      	b.n	800081e <__aeabi_dadd+0x546>
 8000628:	2a00      	cmp	r2, #0
 800062a:	d100      	bne.n	800062e <__aeabi_dadd+0x356>
 800062c:	e145      	b.n	80008ba <__aeabi_dadd+0x5e2>
 800062e:	003a      	movs	r2, r7
 8000630:	430a      	orrs	r2, r1
 8000632:	d000      	beq.n	8000636 <__aeabi_dadd+0x35e>
 8000634:	e146      	b.n	80008c4 <__aeabi_dadd+0x5ec>
 8000636:	0742      	lsls	r2, r0, #29
 8000638:	08db      	lsrs	r3, r3, #3
 800063a:	4313      	orrs	r3, r2
 800063c:	08c0      	lsrs	r0, r0, #3
 800063e:	e77b      	b.n	8000538 <__aeabi_dadd+0x260>
 8000640:	000007ff 	.word	0x000007ff
 8000644:	ff7fffff 	.word	0xff7fffff
 8000648:	000007fe 	.word	0x000007fe
 800064c:	4647      	mov	r7, r8
 800064e:	1a5c      	subs	r4, r3, r1
 8000650:	1bc2      	subs	r2, r0, r7
 8000652:	42a3      	cmp	r3, r4
 8000654:	41bf      	sbcs	r7, r7
 8000656:	427f      	negs	r7, r7
 8000658:	46b9      	mov	r9, r7
 800065a:	0017      	movs	r7, r2
 800065c:	464a      	mov	r2, r9
 800065e:	1abf      	subs	r7, r7, r2
 8000660:	023a      	lsls	r2, r7, #8
 8000662:	d500      	bpl.n	8000666 <__aeabi_dadd+0x38e>
 8000664:	e08d      	b.n	8000782 <__aeabi_dadd+0x4aa>
 8000666:	0023      	movs	r3, r4
 8000668:	433b      	orrs	r3, r7
 800066a:	d000      	beq.n	800066e <__aeabi_dadd+0x396>
 800066c:	e68a      	b.n	8000384 <__aeabi_dadd+0xac>
 800066e:	2000      	movs	r0, #0
 8000670:	2500      	movs	r5, #0
 8000672:	e761      	b.n	8000538 <__aeabi_dadd+0x260>
 8000674:	4cb4      	ldr	r4, [pc, #720]	; (8000948 <__aeabi_dadd+0x670>)
 8000676:	45a1      	cmp	r9, r4
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x3a4>
 800067a:	e0ad      	b.n	80007d8 <__aeabi_dadd+0x500>
 800067c:	2480      	movs	r4, #128	; 0x80
 800067e:	0424      	lsls	r4, r4, #16
 8000680:	4320      	orrs	r0, r4
 8000682:	4664      	mov	r4, ip
 8000684:	2c38      	cmp	r4, #56	; 0x38
 8000686:	dc3d      	bgt.n	8000704 <__aeabi_dadd+0x42c>
 8000688:	4662      	mov	r2, ip
 800068a:	2c1f      	cmp	r4, #31
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x3b8>
 800068e:	e0b7      	b.n	8000800 <__aeabi_dadd+0x528>
 8000690:	2520      	movs	r5, #32
 8000692:	001e      	movs	r6, r3
 8000694:	1b2d      	subs	r5, r5, r4
 8000696:	0004      	movs	r4, r0
 8000698:	40ab      	lsls	r3, r5
 800069a:	40ac      	lsls	r4, r5
 800069c:	40d6      	lsrs	r6, r2
 800069e:	40d0      	lsrs	r0, r2
 80006a0:	4642      	mov	r2, r8
 80006a2:	1e5d      	subs	r5, r3, #1
 80006a4:	41ab      	sbcs	r3, r5
 80006a6:	4334      	orrs	r4, r6
 80006a8:	1a12      	subs	r2, r2, r0
 80006aa:	4690      	mov	r8, r2
 80006ac:	4323      	orrs	r3, r4
 80006ae:	e02c      	b.n	800070a <__aeabi_dadd+0x432>
 80006b0:	0742      	lsls	r2, r0, #29
 80006b2:	08db      	lsrs	r3, r3, #3
 80006b4:	4313      	orrs	r3, r2
 80006b6:	08c0      	lsrs	r0, r0, #3
 80006b8:	e73b      	b.n	8000532 <__aeabi_dadd+0x25a>
 80006ba:	185c      	adds	r4, r3, r1
 80006bc:	429c      	cmp	r4, r3
 80006be:	419b      	sbcs	r3, r3
 80006c0:	4440      	add	r0, r8
 80006c2:	425b      	negs	r3, r3
 80006c4:	18c7      	adds	r7, r0, r3
 80006c6:	2601      	movs	r6, #1
 80006c8:	023b      	lsls	r3, r7, #8
 80006ca:	d400      	bmi.n	80006ce <__aeabi_dadd+0x3f6>
 80006cc:	e729      	b.n	8000522 <__aeabi_dadd+0x24a>
 80006ce:	2602      	movs	r6, #2
 80006d0:	4a9e      	ldr	r2, [pc, #632]	; (800094c <__aeabi_dadd+0x674>)
 80006d2:	0863      	lsrs	r3, r4, #1
 80006d4:	4017      	ands	r7, r2
 80006d6:	2201      	movs	r2, #1
 80006d8:	4014      	ands	r4, r2
 80006da:	431c      	orrs	r4, r3
 80006dc:	07fb      	lsls	r3, r7, #31
 80006de:	431c      	orrs	r4, r3
 80006e0:	087f      	lsrs	r7, r7, #1
 80006e2:	e673      	b.n	80003cc <__aeabi_dadd+0xf4>
 80006e4:	4644      	mov	r4, r8
 80006e6:	3a20      	subs	r2, #32
 80006e8:	40d4      	lsrs	r4, r2
 80006ea:	4662      	mov	r2, ip
 80006ec:	2a20      	cmp	r2, #32
 80006ee:	d005      	beq.n	80006fc <__aeabi_dadd+0x424>
 80006f0:	4667      	mov	r7, ip
 80006f2:	2240      	movs	r2, #64	; 0x40
 80006f4:	1bd2      	subs	r2, r2, r7
 80006f6:	4647      	mov	r7, r8
 80006f8:	4097      	lsls	r7, r2
 80006fa:	4339      	orrs	r1, r7
 80006fc:	1e4a      	subs	r2, r1, #1
 80006fe:	4191      	sbcs	r1, r2
 8000700:	4321      	orrs	r1, r4
 8000702:	e635      	b.n	8000370 <__aeabi_dadd+0x98>
 8000704:	4303      	orrs	r3, r0
 8000706:	1e58      	subs	r0, r3, #1
 8000708:	4183      	sbcs	r3, r0
 800070a:	1acc      	subs	r4, r1, r3
 800070c:	42a1      	cmp	r1, r4
 800070e:	41bf      	sbcs	r7, r7
 8000710:	4643      	mov	r3, r8
 8000712:	427f      	negs	r7, r7
 8000714:	4655      	mov	r5, sl
 8000716:	464e      	mov	r6, r9
 8000718:	1bdf      	subs	r7, r3, r7
 800071a:	e62e      	b.n	800037a <__aeabi_dadd+0xa2>
 800071c:	0002      	movs	r2, r0
 800071e:	431a      	orrs	r2, r3
 8000720:	d100      	bne.n	8000724 <__aeabi_dadd+0x44c>
 8000722:	e0bd      	b.n	80008a0 <__aeabi_dadd+0x5c8>
 8000724:	4662      	mov	r2, ip
 8000726:	4664      	mov	r4, ip
 8000728:	3a01      	subs	r2, #1
 800072a:	2c01      	cmp	r4, #1
 800072c:	d100      	bne.n	8000730 <__aeabi_dadd+0x458>
 800072e:	e0e5      	b.n	80008fc <__aeabi_dadd+0x624>
 8000730:	4c85      	ldr	r4, [pc, #532]	; (8000948 <__aeabi_dadd+0x670>)
 8000732:	45a4      	cmp	ip, r4
 8000734:	d058      	beq.n	80007e8 <__aeabi_dadd+0x510>
 8000736:	4694      	mov	ip, r2
 8000738:	e749      	b.n	80005ce <__aeabi_dadd+0x2f6>
 800073a:	4664      	mov	r4, ip
 800073c:	2220      	movs	r2, #32
 800073e:	1b12      	subs	r2, r2, r4
 8000740:	4644      	mov	r4, r8
 8000742:	4094      	lsls	r4, r2
 8000744:	000f      	movs	r7, r1
 8000746:	46a1      	mov	r9, r4
 8000748:	4664      	mov	r4, ip
 800074a:	4091      	lsls	r1, r2
 800074c:	40e7      	lsrs	r7, r4
 800074e:	464c      	mov	r4, r9
 8000750:	1e4a      	subs	r2, r1, #1
 8000752:	4191      	sbcs	r1, r2
 8000754:	433c      	orrs	r4, r7
 8000756:	4642      	mov	r2, r8
 8000758:	430c      	orrs	r4, r1
 800075a:	4661      	mov	r1, ip
 800075c:	40ca      	lsrs	r2, r1
 800075e:	1880      	adds	r0, r0, r2
 8000760:	e6f4      	b.n	800054c <__aeabi_dadd+0x274>
 8000762:	4c79      	ldr	r4, [pc, #484]	; (8000948 <__aeabi_dadd+0x670>)
 8000764:	42a2      	cmp	r2, r4
 8000766:	d100      	bne.n	800076a <__aeabi_dadd+0x492>
 8000768:	e6fd      	b.n	8000566 <__aeabi_dadd+0x28e>
 800076a:	1859      	adds	r1, r3, r1
 800076c:	4299      	cmp	r1, r3
 800076e:	419b      	sbcs	r3, r3
 8000770:	4440      	add	r0, r8
 8000772:	425f      	negs	r7, r3
 8000774:	19c7      	adds	r7, r0, r7
 8000776:	07fc      	lsls	r4, r7, #31
 8000778:	0849      	lsrs	r1, r1, #1
 800077a:	0016      	movs	r6, r2
 800077c:	430c      	orrs	r4, r1
 800077e:	087f      	lsrs	r7, r7, #1
 8000780:	e6cf      	b.n	8000522 <__aeabi_dadd+0x24a>
 8000782:	1acc      	subs	r4, r1, r3
 8000784:	42a1      	cmp	r1, r4
 8000786:	41bf      	sbcs	r7, r7
 8000788:	4643      	mov	r3, r8
 800078a:	427f      	negs	r7, r7
 800078c:	1a18      	subs	r0, r3, r0
 800078e:	4655      	mov	r5, sl
 8000790:	1bc7      	subs	r7, r0, r7
 8000792:	e5f7      	b.n	8000384 <__aeabi_dadd+0xac>
 8000794:	08c9      	lsrs	r1, r1, #3
 8000796:	077b      	lsls	r3, r7, #29
 8000798:	4655      	mov	r5, sl
 800079a:	430b      	orrs	r3, r1
 800079c:	08f8      	lsrs	r0, r7, #3
 800079e:	e6c8      	b.n	8000532 <__aeabi_dadd+0x25a>
 80007a0:	2c00      	cmp	r4, #0
 80007a2:	d000      	beq.n	80007a6 <__aeabi_dadd+0x4ce>
 80007a4:	e081      	b.n	80008aa <__aeabi_dadd+0x5d2>
 80007a6:	4643      	mov	r3, r8
 80007a8:	430b      	orrs	r3, r1
 80007aa:	d115      	bne.n	80007d8 <__aeabi_dadd+0x500>
 80007ac:	2080      	movs	r0, #128	; 0x80
 80007ae:	2500      	movs	r5, #0
 80007b0:	0300      	lsls	r0, r0, #12
 80007b2:	e6e3      	b.n	800057c <__aeabi_dadd+0x2a4>
 80007b4:	1a5c      	subs	r4, r3, r1
 80007b6:	42a3      	cmp	r3, r4
 80007b8:	419b      	sbcs	r3, r3
 80007ba:	1bc7      	subs	r7, r0, r7
 80007bc:	425b      	negs	r3, r3
 80007be:	2601      	movs	r6, #1
 80007c0:	1aff      	subs	r7, r7, r3
 80007c2:	e5da      	b.n	800037a <__aeabi_dadd+0xa2>
 80007c4:	0742      	lsls	r2, r0, #29
 80007c6:	08db      	lsrs	r3, r3, #3
 80007c8:	4313      	orrs	r3, r2
 80007ca:	08c0      	lsrs	r0, r0, #3
 80007cc:	e6d2      	b.n	8000574 <__aeabi_dadd+0x29c>
 80007ce:	0742      	lsls	r2, r0, #29
 80007d0:	08db      	lsrs	r3, r3, #3
 80007d2:	4313      	orrs	r3, r2
 80007d4:	08c0      	lsrs	r0, r0, #3
 80007d6:	e6ac      	b.n	8000532 <__aeabi_dadd+0x25a>
 80007d8:	4643      	mov	r3, r8
 80007da:	4642      	mov	r2, r8
 80007dc:	08c9      	lsrs	r1, r1, #3
 80007de:	075b      	lsls	r3, r3, #29
 80007e0:	4655      	mov	r5, sl
 80007e2:	430b      	orrs	r3, r1
 80007e4:	08d0      	lsrs	r0, r2, #3
 80007e6:	e6c5      	b.n	8000574 <__aeabi_dadd+0x29c>
 80007e8:	4643      	mov	r3, r8
 80007ea:	4642      	mov	r2, r8
 80007ec:	075b      	lsls	r3, r3, #29
 80007ee:	08c9      	lsrs	r1, r1, #3
 80007f0:	430b      	orrs	r3, r1
 80007f2:	08d0      	lsrs	r0, r2, #3
 80007f4:	e6be      	b.n	8000574 <__aeabi_dadd+0x29c>
 80007f6:	4303      	orrs	r3, r0
 80007f8:	001c      	movs	r4, r3
 80007fa:	1e63      	subs	r3, r4, #1
 80007fc:	419c      	sbcs	r4, r3
 80007fe:	e6fc      	b.n	80005fa <__aeabi_dadd+0x322>
 8000800:	0002      	movs	r2, r0
 8000802:	3c20      	subs	r4, #32
 8000804:	40e2      	lsrs	r2, r4
 8000806:	0014      	movs	r4, r2
 8000808:	4662      	mov	r2, ip
 800080a:	2a20      	cmp	r2, #32
 800080c:	d003      	beq.n	8000816 <__aeabi_dadd+0x53e>
 800080e:	2540      	movs	r5, #64	; 0x40
 8000810:	1aad      	subs	r5, r5, r2
 8000812:	40a8      	lsls	r0, r5
 8000814:	4303      	orrs	r3, r0
 8000816:	1e58      	subs	r0, r3, #1
 8000818:	4183      	sbcs	r3, r0
 800081a:	4323      	orrs	r3, r4
 800081c:	e775      	b.n	800070a <__aeabi_dadd+0x432>
 800081e:	2a00      	cmp	r2, #0
 8000820:	d0e2      	beq.n	80007e8 <__aeabi_dadd+0x510>
 8000822:	003a      	movs	r2, r7
 8000824:	430a      	orrs	r2, r1
 8000826:	d0cd      	beq.n	80007c4 <__aeabi_dadd+0x4ec>
 8000828:	0742      	lsls	r2, r0, #29
 800082a:	08db      	lsrs	r3, r3, #3
 800082c:	4313      	orrs	r3, r2
 800082e:	2280      	movs	r2, #128	; 0x80
 8000830:	08c0      	lsrs	r0, r0, #3
 8000832:	0312      	lsls	r2, r2, #12
 8000834:	4210      	tst	r0, r2
 8000836:	d006      	beq.n	8000846 <__aeabi_dadd+0x56e>
 8000838:	08fc      	lsrs	r4, r7, #3
 800083a:	4214      	tst	r4, r2
 800083c:	d103      	bne.n	8000846 <__aeabi_dadd+0x56e>
 800083e:	0020      	movs	r0, r4
 8000840:	08cb      	lsrs	r3, r1, #3
 8000842:	077a      	lsls	r2, r7, #29
 8000844:	4313      	orrs	r3, r2
 8000846:	0f5a      	lsrs	r2, r3, #29
 8000848:	00db      	lsls	r3, r3, #3
 800084a:	0752      	lsls	r2, r2, #29
 800084c:	08db      	lsrs	r3, r3, #3
 800084e:	4313      	orrs	r3, r2
 8000850:	e690      	b.n	8000574 <__aeabi_dadd+0x29c>
 8000852:	4643      	mov	r3, r8
 8000854:	430b      	orrs	r3, r1
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x582>
 8000858:	e709      	b.n	800066e <__aeabi_dadd+0x396>
 800085a:	4643      	mov	r3, r8
 800085c:	4642      	mov	r2, r8
 800085e:	08c9      	lsrs	r1, r1, #3
 8000860:	075b      	lsls	r3, r3, #29
 8000862:	4655      	mov	r5, sl
 8000864:	430b      	orrs	r3, r1
 8000866:	08d0      	lsrs	r0, r2, #3
 8000868:	e666      	b.n	8000538 <__aeabi_dadd+0x260>
 800086a:	1acc      	subs	r4, r1, r3
 800086c:	42a1      	cmp	r1, r4
 800086e:	4189      	sbcs	r1, r1
 8000870:	1a3f      	subs	r7, r7, r0
 8000872:	4249      	negs	r1, r1
 8000874:	4655      	mov	r5, sl
 8000876:	2601      	movs	r6, #1
 8000878:	1a7f      	subs	r7, r7, r1
 800087a:	e57e      	b.n	800037a <__aeabi_dadd+0xa2>
 800087c:	4642      	mov	r2, r8
 800087e:	1a5c      	subs	r4, r3, r1
 8000880:	1a87      	subs	r7, r0, r2
 8000882:	42a3      	cmp	r3, r4
 8000884:	4192      	sbcs	r2, r2
 8000886:	4252      	negs	r2, r2
 8000888:	1abf      	subs	r7, r7, r2
 800088a:	023a      	lsls	r2, r7, #8
 800088c:	d53d      	bpl.n	800090a <__aeabi_dadd+0x632>
 800088e:	1acc      	subs	r4, r1, r3
 8000890:	42a1      	cmp	r1, r4
 8000892:	4189      	sbcs	r1, r1
 8000894:	4643      	mov	r3, r8
 8000896:	4249      	negs	r1, r1
 8000898:	1a1f      	subs	r7, r3, r0
 800089a:	4655      	mov	r5, sl
 800089c:	1a7f      	subs	r7, r7, r1
 800089e:	e595      	b.n	80003cc <__aeabi_dadd+0xf4>
 80008a0:	077b      	lsls	r3, r7, #29
 80008a2:	08c9      	lsrs	r1, r1, #3
 80008a4:	430b      	orrs	r3, r1
 80008a6:	08f8      	lsrs	r0, r7, #3
 80008a8:	e643      	b.n	8000532 <__aeabi_dadd+0x25a>
 80008aa:	4644      	mov	r4, r8
 80008ac:	08db      	lsrs	r3, r3, #3
 80008ae:	430c      	orrs	r4, r1
 80008b0:	d130      	bne.n	8000914 <__aeabi_dadd+0x63c>
 80008b2:	0742      	lsls	r2, r0, #29
 80008b4:	4313      	orrs	r3, r2
 80008b6:	08c0      	lsrs	r0, r0, #3
 80008b8:	e65c      	b.n	8000574 <__aeabi_dadd+0x29c>
 80008ba:	077b      	lsls	r3, r7, #29
 80008bc:	08c9      	lsrs	r1, r1, #3
 80008be:	430b      	orrs	r3, r1
 80008c0:	08f8      	lsrs	r0, r7, #3
 80008c2:	e639      	b.n	8000538 <__aeabi_dadd+0x260>
 80008c4:	185c      	adds	r4, r3, r1
 80008c6:	429c      	cmp	r4, r3
 80008c8:	419b      	sbcs	r3, r3
 80008ca:	4440      	add	r0, r8
 80008cc:	425b      	negs	r3, r3
 80008ce:	18c7      	adds	r7, r0, r3
 80008d0:	023b      	lsls	r3, r7, #8
 80008d2:	d400      	bmi.n	80008d6 <__aeabi_dadd+0x5fe>
 80008d4:	e625      	b.n	8000522 <__aeabi_dadd+0x24a>
 80008d6:	4b1d      	ldr	r3, [pc, #116]	; (800094c <__aeabi_dadd+0x674>)
 80008d8:	2601      	movs	r6, #1
 80008da:	401f      	ands	r7, r3
 80008dc:	e621      	b.n	8000522 <__aeabi_dadd+0x24a>
 80008de:	0004      	movs	r4, r0
 80008e0:	3a20      	subs	r2, #32
 80008e2:	40d4      	lsrs	r4, r2
 80008e4:	4662      	mov	r2, ip
 80008e6:	2a20      	cmp	r2, #32
 80008e8:	d004      	beq.n	80008f4 <__aeabi_dadd+0x61c>
 80008ea:	2240      	movs	r2, #64	; 0x40
 80008ec:	4666      	mov	r6, ip
 80008ee:	1b92      	subs	r2, r2, r6
 80008f0:	4090      	lsls	r0, r2
 80008f2:	4303      	orrs	r3, r0
 80008f4:	1e5a      	subs	r2, r3, #1
 80008f6:	4193      	sbcs	r3, r2
 80008f8:	431c      	orrs	r4, r3
 80008fa:	e67e      	b.n	80005fa <__aeabi_dadd+0x322>
 80008fc:	185c      	adds	r4, r3, r1
 80008fe:	428c      	cmp	r4, r1
 8000900:	4189      	sbcs	r1, r1
 8000902:	4440      	add	r0, r8
 8000904:	4249      	negs	r1, r1
 8000906:	1847      	adds	r7, r0, r1
 8000908:	e6dd      	b.n	80006c6 <__aeabi_dadd+0x3ee>
 800090a:	0023      	movs	r3, r4
 800090c:	433b      	orrs	r3, r7
 800090e:	d100      	bne.n	8000912 <__aeabi_dadd+0x63a>
 8000910:	e6ad      	b.n	800066e <__aeabi_dadd+0x396>
 8000912:	e606      	b.n	8000522 <__aeabi_dadd+0x24a>
 8000914:	0744      	lsls	r4, r0, #29
 8000916:	4323      	orrs	r3, r4
 8000918:	2480      	movs	r4, #128	; 0x80
 800091a:	08c0      	lsrs	r0, r0, #3
 800091c:	0324      	lsls	r4, r4, #12
 800091e:	4220      	tst	r0, r4
 8000920:	d008      	beq.n	8000934 <__aeabi_dadd+0x65c>
 8000922:	4642      	mov	r2, r8
 8000924:	08d6      	lsrs	r6, r2, #3
 8000926:	4226      	tst	r6, r4
 8000928:	d104      	bne.n	8000934 <__aeabi_dadd+0x65c>
 800092a:	4655      	mov	r5, sl
 800092c:	0030      	movs	r0, r6
 800092e:	08cb      	lsrs	r3, r1, #3
 8000930:	0751      	lsls	r1, r2, #29
 8000932:	430b      	orrs	r3, r1
 8000934:	0f5a      	lsrs	r2, r3, #29
 8000936:	00db      	lsls	r3, r3, #3
 8000938:	08db      	lsrs	r3, r3, #3
 800093a:	0752      	lsls	r2, r2, #29
 800093c:	4313      	orrs	r3, r2
 800093e:	e619      	b.n	8000574 <__aeabi_dadd+0x29c>
 8000940:	2300      	movs	r3, #0
 8000942:	4a01      	ldr	r2, [pc, #4]	; (8000948 <__aeabi_dadd+0x670>)
 8000944:	001f      	movs	r7, r3
 8000946:	e55e      	b.n	8000406 <__aeabi_dadd+0x12e>
 8000948:	000007ff 	.word	0x000007ff
 800094c:	ff7fffff 	.word	0xff7fffff

08000950 <__aeabi_ddiv>:
 8000950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000952:	4657      	mov	r7, sl
 8000954:	464e      	mov	r6, r9
 8000956:	4645      	mov	r5, r8
 8000958:	46de      	mov	lr, fp
 800095a:	b5e0      	push	{r5, r6, r7, lr}
 800095c:	4681      	mov	r9, r0
 800095e:	0005      	movs	r5, r0
 8000960:	030c      	lsls	r4, r1, #12
 8000962:	0048      	lsls	r0, r1, #1
 8000964:	4692      	mov	sl, r2
 8000966:	001f      	movs	r7, r3
 8000968:	b085      	sub	sp, #20
 800096a:	0b24      	lsrs	r4, r4, #12
 800096c:	0d40      	lsrs	r0, r0, #21
 800096e:	0fce      	lsrs	r6, r1, #31
 8000970:	2800      	cmp	r0, #0
 8000972:	d100      	bne.n	8000976 <__aeabi_ddiv+0x26>
 8000974:	e156      	b.n	8000c24 <__aeabi_ddiv+0x2d4>
 8000976:	4bd4      	ldr	r3, [pc, #848]	; (8000cc8 <__aeabi_ddiv+0x378>)
 8000978:	4298      	cmp	r0, r3
 800097a:	d100      	bne.n	800097e <__aeabi_ddiv+0x2e>
 800097c:	e172      	b.n	8000c64 <__aeabi_ddiv+0x314>
 800097e:	0f6b      	lsrs	r3, r5, #29
 8000980:	00e4      	lsls	r4, r4, #3
 8000982:	431c      	orrs	r4, r3
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	041b      	lsls	r3, r3, #16
 8000988:	4323      	orrs	r3, r4
 800098a:	4698      	mov	r8, r3
 800098c:	4bcf      	ldr	r3, [pc, #828]	; (8000ccc <__aeabi_ddiv+0x37c>)
 800098e:	00ed      	lsls	r5, r5, #3
 8000990:	469b      	mov	fp, r3
 8000992:	2300      	movs	r3, #0
 8000994:	4699      	mov	r9, r3
 8000996:	4483      	add	fp, r0
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	033c      	lsls	r4, r7, #12
 800099c:	007b      	lsls	r3, r7, #1
 800099e:	4650      	mov	r0, sl
 80009a0:	0b24      	lsrs	r4, r4, #12
 80009a2:	0d5b      	lsrs	r3, r3, #21
 80009a4:	0fff      	lsrs	r7, r7, #31
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d100      	bne.n	80009ac <__aeabi_ddiv+0x5c>
 80009aa:	e11f      	b.n	8000bec <__aeabi_ddiv+0x29c>
 80009ac:	4ac6      	ldr	r2, [pc, #792]	; (8000cc8 <__aeabi_ddiv+0x378>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d100      	bne.n	80009b4 <__aeabi_ddiv+0x64>
 80009b2:	e162      	b.n	8000c7a <__aeabi_ddiv+0x32a>
 80009b4:	49c5      	ldr	r1, [pc, #788]	; (8000ccc <__aeabi_ddiv+0x37c>)
 80009b6:	0f42      	lsrs	r2, r0, #29
 80009b8:	468c      	mov	ip, r1
 80009ba:	00e4      	lsls	r4, r4, #3
 80009bc:	4659      	mov	r1, fp
 80009be:	4314      	orrs	r4, r2
 80009c0:	2280      	movs	r2, #128	; 0x80
 80009c2:	4463      	add	r3, ip
 80009c4:	0412      	lsls	r2, r2, #16
 80009c6:	1acb      	subs	r3, r1, r3
 80009c8:	4314      	orrs	r4, r2
 80009ca:	469b      	mov	fp, r3
 80009cc:	00c2      	lsls	r2, r0, #3
 80009ce:	2000      	movs	r0, #0
 80009d0:	0033      	movs	r3, r6
 80009d2:	407b      	eors	r3, r7
 80009d4:	469a      	mov	sl, r3
 80009d6:	464b      	mov	r3, r9
 80009d8:	2b0f      	cmp	r3, #15
 80009da:	d827      	bhi.n	8000a2c <__aeabi_ddiv+0xdc>
 80009dc:	49bc      	ldr	r1, [pc, #752]	; (8000cd0 <__aeabi_ddiv+0x380>)
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	58cb      	ldr	r3, [r1, r3]
 80009e2:	469f      	mov	pc, r3
 80009e4:	46b2      	mov	sl, r6
 80009e6:	9b00      	ldr	r3, [sp, #0]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d016      	beq.n	8000a1a <__aeabi_ddiv+0xca>
 80009ec:	2b03      	cmp	r3, #3
 80009ee:	d100      	bne.n	80009f2 <__aeabi_ddiv+0xa2>
 80009f0:	e28e      	b.n	8000f10 <__aeabi_ddiv+0x5c0>
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d000      	beq.n	80009f8 <__aeabi_ddiv+0xa8>
 80009f6:	e0d9      	b.n	8000bac <__aeabi_ddiv+0x25c>
 80009f8:	2300      	movs	r3, #0
 80009fa:	2400      	movs	r4, #0
 80009fc:	2500      	movs	r5, #0
 80009fe:	4652      	mov	r2, sl
 8000a00:	051b      	lsls	r3, r3, #20
 8000a02:	4323      	orrs	r3, r4
 8000a04:	07d2      	lsls	r2, r2, #31
 8000a06:	4313      	orrs	r3, r2
 8000a08:	0028      	movs	r0, r5
 8000a0a:	0019      	movs	r1, r3
 8000a0c:	b005      	add	sp, #20
 8000a0e:	bcf0      	pop	{r4, r5, r6, r7}
 8000a10:	46bb      	mov	fp, r7
 8000a12:	46b2      	mov	sl, r6
 8000a14:	46a9      	mov	r9, r5
 8000a16:	46a0      	mov	r8, r4
 8000a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1a:	2400      	movs	r4, #0
 8000a1c:	2500      	movs	r5, #0
 8000a1e:	4baa      	ldr	r3, [pc, #680]	; (8000cc8 <__aeabi_ddiv+0x378>)
 8000a20:	e7ed      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000a22:	46ba      	mov	sl, r7
 8000a24:	46a0      	mov	r8, r4
 8000a26:	0015      	movs	r5, r2
 8000a28:	9000      	str	r0, [sp, #0]
 8000a2a:	e7dc      	b.n	80009e6 <__aeabi_ddiv+0x96>
 8000a2c:	4544      	cmp	r4, r8
 8000a2e:	d200      	bcs.n	8000a32 <__aeabi_ddiv+0xe2>
 8000a30:	e1c7      	b.n	8000dc2 <__aeabi_ddiv+0x472>
 8000a32:	d100      	bne.n	8000a36 <__aeabi_ddiv+0xe6>
 8000a34:	e1c2      	b.n	8000dbc <__aeabi_ddiv+0x46c>
 8000a36:	2301      	movs	r3, #1
 8000a38:	425b      	negs	r3, r3
 8000a3a:	469c      	mov	ip, r3
 8000a3c:	002e      	movs	r6, r5
 8000a3e:	4640      	mov	r0, r8
 8000a40:	2500      	movs	r5, #0
 8000a42:	44e3      	add	fp, ip
 8000a44:	0223      	lsls	r3, r4, #8
 8000a46:	0e14      	lsrs	r4, r2, #24
 8000a48:	431c      	orrs	r4, r3
 8000a4a:	0c1b      	lsrs	r3, r3, #16
 8000a4c:	4699      	mov	r9, r3
 8000a4e:	0423      	lsls	r3, r4, #16
 8000a50:	0c1f      	lsrs	r7, r3, #16
 8000a52:	0212      	lsls	r2, r2, #8
 8000a54:	4649      	mov	r1, r9
 8000a56:	9200      	str	r2, [sp, #0]
 8000a58:	9701      	str	r7, [sp, #4]
 8000a5a:	f7ff fbdb 	bl	8000214 <__aeabi_uidivmod>
 8000a5e:	0002      	movs	r2, r0
 8000a60:	437a      	muls	r2, r7
 8000a62:	040b      	lsls	r3, r1, #16
 8000a64:	0c31      	lsrs	r1, r6, #16
 8000a66:	4680      	mov	r8, r0
 8000a68:	4319      	orrs	r1, r3
 8000a6a:	428a      	cmp	r2, r1
 8000a6c:	d907      	bls.n	8000a7e <__aeabi_ddiv+0x12e>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	425b      	negs	r3, r3
 8000a72:	469c      	mov	ip, r3
 8000a74:	1909      	adds	r1, r1, r4
 8000a76:	44e0      	add	r8, ip
 8000a78:	428c      	cmp	r4, r1
 8000a7a:	d800      	bhi.n	8000a7e <__aeabi_ddiv+0x12e>
 8000a7c:	e207      	b.n	8000e8e <__aeabi_ddiv+0x53e>
 8000a7e:	1a88      	subs	r0, r1, r2
 8000a80:	4649      	mov	r1, r9
 8000a82:	f7ff fbc7 	bl	8000214 <__aeabi_uidivmod>
 8000a86:	0409      	lsls	r1, r1, #16
 8000a88:	468c      	mov	ip, r1
 8000a8a:	0431      	lsls	r1, r6, #16
 8000a8c:	4666      	mov	r6, ip
 8000a8e:	9a01      	ldr	r2, [sp, #4]
 8000a90:	0c09      	lsrs	r1, r1, #16
 8000a92:	4342      	muls	r2, r0
 8000a94:	0003      	movs	r3, r0
 8000a96:	4331      	orrs	r1, r6
 8000a98:	428a      	cmp	r2, r1
 8000a9a:	d904      	bls.n	8000aa6 <__aeabi_ddiv+0x156>
 8000a9c:	1909      	adds	r1, r1, r4
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	428c      	cmp	r4, r1
 8000aa2:	d800      	bhi.n	8000aa6 <__aeabi_ddiv+0x156>
 8000aa4:	e1ed      	b.n	8000e82 <__aeabi_ddiv+0x532>
 8000aa6:	1a88      	subs	r0, r1, r2
 8000aa8:	4642      	mov	r2, r8
 8000aaa:	0412      	lsls	r2, r2, #16
 8000aac:	431a      	orrs	r2, r3
 8000aae:	4690      	mov	r8, r2
 8000ab0:	4641      	mov	r1, r8
 8000ab2:	9b00      	ldr	r3, [sp, #0]
 8000ab4:	040e      	lsls	r6, r1, #16
 8000ab6:	0c1b      	lsrs	r3, r3, #16
 8000ab8:	001f      	movs	r7, r3
 8000aba:	9302      	str	r3, [sp, #8]
 8000abc:	9b00      	ldr	r3, [sp, #0]
 8000abe:	0c36      	lsrs	r6, r6, #16
 8000ac0:	041b      	lsls	r3, r3, #16
 8000ac2:	0c19      	lsrs	r1, r3, #16
 8000ac4:	000b      	movs	r3, r1
 8000ac6:	4373      	muls	r3, r6
 8000ac8:	0c12      	lsrs	r2, r2, #16
 8000aca:	437e      	muls	r6, r7
 8000acc:	9103      	str	r1, [sp, #12]
 8000ace:	4351      	muls	r1, r2
 8000ad0:	437a      	muls	r2, r7
 8000ad2:	0c1f      	lsrs	r7, r3, #16
 8000ad4:	46bc      	mov	ip, r7
 8000ad6:	1876      	adds	r6, r6, r1
 8000ad8:	4466      	add	r6, ip
 8000ada:	42b1      	cmp	r1, r6
 8000adc:	d903      	bls.n	8000ae6 <__aeabi_ddiv+0x196>
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	0249      	lsls	r1, r1, #9
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4462      	add	r2, ip
 8000ae6:	0c31      	lsrs	r1, r6, #16
 8000ae8:	188a      	adds	r2, r1, r2
 8000aea:	0431      	lsls	r1, r6, #16
 8000aec:	041e      	lsls	r6, r3, #16
 8000aee:	0c36      	lsrs	r6, r6, #16
 8000af0:	198e      	adds	r6, r1, r6
 8000af2:	4290      	cmp	r0, r2
 8000af4:	d302      	bcc.n	8000afc <__aeabi_ddiv+0x1ac>
 8000af6:	d112      	bne.n	8000b1e <__aeabi_ddiv+0x1ce>
 8000af8:	42b5      	cmp	r5, r6
 8000afa:	d210      	bcs.n	8000b1e <__aeabi_ddiv+0x1ce>
 8000afc:	4643      	mov	r3, r8
 8000afe:	1e59      	subs	r1, r3, #1
 8000b00:	9b00      	ldr	r3, [sp, #0]
 8000b02:	469c      	mov	ip, r3
 8000b04:	4465      	add	r5, ip
 8000b06:	001f      	movs	r7, r3
 8000b08:	429d      	cmp	r5, r3
 8000b0a:	419b      	sbcs	r3, r3
 8000b0c:	425b      	negs	r3, r3
 8000b0e:	191b      	adds	r3, r3, r4
 8000b10:	18c0      	adds	r0, r0, r3
 8000b12:	4284      	cmp	r4, r0
 8000b14:	d200      	bcs.n	8000b18 <__aeabi_ddiv+0x1c8>
 8000b16:	e1a0      	b.n	8000e5a <__aeabi_ddiv+0x50a>
 8000b18:	d100      	bne.n	8000b1c <__aeabi_ddiv+0x1cc>
 8000b1a:	e19b      	b.n	8000e54 <__aeabi_ddiv+0x504>
 8000b1c:	4688      	mov	r8, r1
 8000b1e:	1bae      	subs	r6, r5, r6
 8000b20:	42b5      	cmp	r5, r6
 8000b22:	41ad      	sbcs	r5, r5
 8000b24:	1a80      	subs	r0, r0, r2
 8000b26:	426d      	negs	r5, r5
 8000b28:	1b40      	subs	r0, r0, r5
 8000b2a:	4284      	cmp	r4, r0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_ddiv+0x1e0>
 8000b2e:	e1d5      	b.n	8000edc <__aeabi_ddiv+0x58c>
 8000b30:	4649      	mov	r1, r9
 8000b32:	f7ff fb6f 	bl	8000214 <__aeabi_uidivmod>
 8000b36:	9a01      	ldr	r2, [sp, #4]
 8000b38:	040b      	lsls	r3, r1, #16
 8000b3a:	4342      	muls	r2, r0
 8000b3c:	0c31      	lsrs	r1, r6, #16
 8000b3e:	0005      	movs	r5, r0
 8000b40:	4319      	orrs	r1, r3
 8000b42:	428a      	cmp	r2, r1
 8000b44:	d900      	bls.n	8000b48 <__aeabi_ddiv+0x1f8>
 8000b46:	e16c      	b.n	8000e22 <__aeabi_ddiv+0x4d2>
 8000b48:	1a88      	subs	r0, r1, r2
 8000b4a:	4649      	mov	r1, r9
 8000b4c:	f7ff fb62 	bl	8000214 <__aeabi_uidivmod>
 8000b50:	9a01      	ldr	r2, [sp, #4]
 8000b52:	0436      	lsls	r6, r6, #16
 8000b54:	4342      	muls	r2, r0
 8000b56:	0409      	lsls	r1, r1, #16
 8000b58:	0c36      	lsrs	r6, r6, #16
 8000b5a:	0003      	movs	r3, r0
 8000b5c:	430e      	orrs	r6, r1
 8000b5e:	42b2      	cmp	r2, r6
 8000b60:	d900      	bls.n	8000b64 <__aeabi_ddiv+0x214>
 8000b62:	e153      	b.n	8000e0c <__aeabi_ddiv+0x4bc>
 8000b64:	9803      	ldr	r0, [sp, #12]
 8000b66:	1ab6      	subs	r6, r6, r2
 8000b68:	0002      	movs	r2, r0
 8000b6a:	042d      	lsls	r5, r5, #16
 8000b6c:	431d      	orrs	r5, r3
 8000b6e:	9f02      	ldr	r7, [sp, #8]
 8000b70:	042b      	lsls	r3, r5, #16
 8000b72:	0c1b      	lsrs	r3, r3, #16
 8000b74:	435a      	muls	r2, r3
 8000b76:	437b      	muls	r3, r7
 8000b78:	469c      	mov	ip, r3
 8000b7a:	0c29      	lsrs	r1, r5, #16
 8000b7c:	4348      	muls	r0, r1
 8000b7e:	0c13      	lsrs	r3, r2, #16
 8000b80:	4484      	add	ip, r0
 8000b82:	4463      	add	r3, ip
 8000b84:	4379      	muls	r1, r7
 8000b86:	4298      	cmp	r0, r3
 8000b88:	d903      	bls.n	8000b92 <__aeabi_ddiv+0x242>
 8000b8a:	2080      	movs	r0, #128	; 0x80
 8000b8c:	0240      	lsls	r0, r0, #9
 8000b8e:	4684      	mov	ip, r0
 8000b90:	4461      	add	r1, ip
 8000b92:	0c18      	lsrs	r0, r3, #16
 8000b94:	0412      	lsls	r2, r2, #16
 8000b96:	041b      	lsls	r3, r3, #16
 8000b98:	0c12      	lsrs	r2, r2, #16
 8000b9a:	1841      	adds	r1, r0, r1
 8000b9c:	189b      	adds	r3, r3, r2
 8000b9e:	428e      	cmp	r6, r1
 8000ba0:	d200      	bcs.n	8000ba4 <__aeabi_ddiv+0x254>
 8000ba2:	e0ff      	b.n	8000da4 <__aeabi_ddiv+0x454>
 8000ba4:	d100      	bne.n	8000ba8 <__aeabi_ddiv+0x258>
 8000ba6:	e0fa      	b.n	8000d9e <__aeabi_ddiv+0x44e>
 8000ba8:	2301      	movs	r3, #1
 8000baa:	431d      	orrs	r5, r3
 8000bac:	4a49      	ldr	r2, [pc, #292]	; (8000cd4 <__aeabi_ddiv+0x384>)
 8000bae:	445a      	add	r2, fp
 8000bb0:	2a00      	cmp	r2, #0
 8000bb2:	dc00      	bgt.n	8000bb6 <__aeabi_ddiv+0x266>
 8000bb4:	e0aa      	b.n	8000d0c <__aeabi_ddiv+0x3bc>
 8000bb6:	076b      	lsls	r3, r5, #29
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_ddiv+0x26c>
 8000bba:	e13d      	b.n	8000e38 <__aeabi_ddiv+0x4e8>
 8000bbc:	08ed      	lsrs	r5, r5, #3
 8000bbe:	4643      	mov	r3, r8
 8000bc0:	01db      	lsls	r3, r3, #7
 8000bc2:	d506      	bpl.n	8000bd2 <__aeabi_ddiv+0x282>
 8000bc4:	4642      	mov	r2, r8
 8000bc6:	4b44      	ldr	r3, [pc, #272]	; (8000cd8 <__aeabi_ddiv+0x388>)
 8000bc8:	401a      	ands	r2, r3
 8000bca:	4690      	mov	r8, r2
 8000bcc:	2280      	movs	r2, #128	; 0x80
 8000bce:	00d2      	lsls	r2, r2, #3
 8000bd0:	445a      	add	r2, fp
 8000bd2:	4b42      	ldr	r3, [pc, #264]	; (8000cdc <__aeabi_ddiv+0x38c>)
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	dd00      	ble.n	8000bda <__aeabi_ddiv+0x28a>
 8000bd8:	e71f      	b.n	8000a1a <__aeabi_ddiv+0xca>
 8000bda:	4643      	mov	r3, r8
 8000bdc:	075b      	lsls	r3, r3, #29
 8000bde:	431d      	orrs	r5, r3
 8000be0:	4643      	mov	r3, r8
 8000be2:	0552      	lsls	r2, r2, #21
 8000be4:	025c      	lsls	r4, r3, #9
 8000be6:	0b24      	lsrs	r4, r4, #12
 8000be8:	0d53      	lsrs	r3, r2, #21
 8000bea:	e708      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000bec:	4652      	mov	r2, sl
 8000bee:	4322      	orrs	r2, r4
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_ddiv+0x2a4>
 8000bf2:	e07b      	b.n	8000cec <__aeabi_ddiv+0x39c>
 8000bf4:	2c00      	cmp	r4, #0
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_ddiv+0x2aa>
 8000bf8:	e0fa      	b.n	8000df0 <__aeabi_ddiv+0x4a0>
 8000bfa:	0020      	movs	r0, r4
 8000bfc:	f001 f952 	bl	8001ea4 <__clzsi2>
 8000c00:	0002      	movs	r2, r0
 8000c02:	3a0b      	subs	r2, #11
 8000c04:	231d      	movs	r3, #29
 8000c06:	0001      	movs	r1, r0
 8000c08:	1a9b      	subs	r3, r3, r2
 8000c0a:	4652      	mov	r2, sl
 8000c0c:	3908      	subs	r1, #8
 8000c0e:	40da      	lsrs	r2, r3
 8000c10:	408c      	lsls	r4, r1
 8000c12:	4314      	orrs	r4, r2
 8000c14:	4652      	mov	r2, sl
 8000c16:	408a      	lsls	r2, r1
 8000c18:	4b31      	ldr	r3, [pc, #196]	; (8000ce0 <__aeabi_ddiv+0x390>)
 8000c1a:	4458      	add	r0, fp
 8000c1c:	469b      	mov	fp, r3
 8000c1e:	4483      	add	fp, r0
 8000c20:	2000      	movs	r0, #0
 8000c22:	e6d5      	b.n	80009d0 <__aeabi_ddiv+0x80>
 8000c24:	464b      	mov	r3, r9
 8000c26:	4323      	orrs	r3, r4
 8000c28:	4698      	mov	r8, r3
 8000c2a:	d044      	beq.n	8000cb6 <__aeabi_ddiv+0x366>
 8000c2c:	2c00      	cmp	r4, #0
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_ddiv+0x2e2>
 8000c30:	e0ce      	b.n	8000dd0 <__aeabi_ddiv+0x480>
 8000c32:	0020      	movs	r0, r4
 8000c34:	f001 f936 	bl	8001ea4 <__clzsi2>
 8000c38:	0001      	movs	r1, r0
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	390b      	subs	r1, #11
 8000c3e:	231d      	movs	r3, #29
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	4649      	mov	r1, r9
 8000c44:	0010      	movs	r0, r2
 8000c46:	40d9      	lsrs	r1, r3
 8000c48:	3808      	subs	r0, #8
 8000c4a:	4084      	lsls	r4, r0
 8000c4c:	000b      	movs	r3, r1
 8000c4e:	464d      	mov	r5, r9
 8000c50:	4323      	orrs	r3, r4
 8000c52:	4698      	mov	r8, r3
 8000c54:	4085      	lsls	r5, r0
 8000c56:	4823      	ldr	r0, [pc, #140]	; (8000ce4 <__aeabi_ddiv+0x394>)
 8000c58:	1a83      	subs	r3, r0, r2
 8000c5a:	469b      	mov	fp, r3
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	4699      	mov	r9, r3
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	e69a      	b.n	800099a <__aeabi_ddiv+0x4a>
 8000c64:	464b      	mov	r3, r9
 8000c66:	4323      	orrs	r3, r4
 8000c68:	4698      	mov	r8, r3
 8000c6a:	d11d      	bne.n	8000ca8 <__aeabi_ddiv+0x358>
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	4699      	mov	r9, r3
 8000c70:	3b06      	subs	r3, #6
 8000c72:	2500      	movs	r5, #0
 8000c74:	4683      	mov	fp, r0
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	e68f      	b.n	800099a <__aeabi_ddiv+0x4a>
 8000c7a:	4652      	mov	r2, sl
 8000c7c:	4322      	orrs	r2, r4
 8000c7e:	d109      	bne.n	8000c94 <__aeabi_ddiv+0x344>
 8000c80:	2302      	movs	r3, #2
 8000c82:	4649      	mov	r1, r9
 8000c84:	4319      	orrs	r1, r3
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <__aeabi_ddiv+0x398>)
 8000c88:	4689      	mov	r9, r1
 8000c8a:	469c      	mov	ip, r3
 8000c8c:	2400      	movs	r4, #0
 8000c8e:	2002      	movs	r0, #2
 8000c90:	44e3      	add	fp, ip
 8000c92:	e69d      	b.n	80009d0 <__aeabi_ddiv+0x80>
 8000c94:	2303      	movs	r3, #3
 8000c96:	464a      	mov	r2, r9
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <__aeabi_ddiv+0x398>)
 8000c9c:	4691      	mov	r9, r2
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	4652      	mov	r2, sl
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	44e3      	add	fp, ip
 8000ca6:	e693      	b.n	80009d0 <__aeabi_ddiv+0x80>
 8000ca8:	230c      	movs	r3, #12
 8000caa:	4699      	mov	r9, r3
 8000cac:	3b09      	subs	r3, #9
 8000cae:	46a0      	mov	r8, r4
 8000cb0:	4683      	mov	fp, r0
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	e671      	b.n	800099a <__aeabi_ddiv+0x4a>
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	4699      	mov	r9, r3
 8000cba:	2300      	movs	r3, #0
 8000cbc:	469b      	mov	fp, r3
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	2500      	movs	r5, #0
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	e669      	b.n	800099a <__aeabi_ddiv+0x4a>
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	000007ff 	.word	0x000007ff
 8000ccc:	fffffc01 	.word	0xfffffc01
 8000cd0:	08006008 	.word	0x08006008
 8000cd4:	000003ff 	.word	0x000003ff
 8000cd8:	feffffff 	.word	0xfeffffff
 8000cdc:	000007fe 	.word	0x000007fe
 8000ce0:	000003f3 	.word	0x000003f3
 8000ce4:	fffffc0d 	.word	0xfffffc0d
 8000ce8:	fffff801 	.word	0xfffff801
 8000cec:	4649      	mov	r1, r9
 8000cee:	2301      	movs	r3, #1
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	4689      	mov	r9, r1
 8000cf4:	2400      	movs	r4, #0
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	e66a      	b.n	80009d0 <__aeabi_ddiv+0x80>
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	2480      	movs	r4, #128	; 0x80
 8000cfe:	469a      	mov	sl, r3
 8000d00:	2500      	movs	r5, #0
 8000d02:	4b8a      	ldr	r3, [pc, #552]	; (8000f2c <__aeabi_ddiv+0x5dc>)
 8000d04:	0324      	lsls	r4, r4, #12
 8000d06:	e67a      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000d08:	2501      	movs	r5, #1
 8000d0a:	426d      	negs	r5, r5
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	1a9b      	subs	r3, r3, r2
 8000d10:	2b38      	cmp	r3, #56	; 0x38
 8000d12:	dd00      	ble.n	8000d16 <__aeabi_ddiv+0x3c6>
 8000d14:	e670      	b.n	80009f8 <__aeabi_ddiv+0xa8>
 8000d16:	2b1f      	cmp	r3, #31
 8000d18:	dc00      	bgt.n	8000d1c <__aeabi_ddiv+0x3cc>
 8000d1a:	e0bf      	b.n	8000e9c <__aeabi_ddiv+0x54c>
 8000d1c:	211f      	movs	r1, #31
 8000d1e:	4249      	negs	r1, r1
 8000d20:	1a8a      	subs	r2, r1, r2
 8000d22:	4641      	mov	r1, r8
 8000d24:	40d1      	lsrs	r1, r2
 8000d26:	000a      	movs	r2, r1
 8000d28:	2b20      	cmp	r3, #32
 8000d2a:	d004      	beq.n	8000d36 <__aeabi_ddiv+0x3e6>
 8000d2c:	4641      	mov	r1, r8
 8000d2e:	4b80      	ldr	r3, [pc, #512]	; (8000f30 <__aeabi_ddiv+0x5e0>)
 8000d30:	445b      	add	r3, fp
 8000d32:	4099      	lsls	r1, r3
 8000d34:	430d      	orrs	r5, r1
 8000d36:	1e6b      	subs	r3, r5, #1
 8000d38:	419d      	sbcs	r5, r3
 8000d3a:	2307      	movs	r3, #7
 8000d3c:	432a      	orrs	r2, r5
 8000d3e:	001d      	movs	r5, r3
 8000d40:	2400      	movs	r4, #0
 8000d42:	4015      	ands	r5, r2
 8000d44:	4213      	tst	r3, r2
 8000d46:	d100      	bne.n	8000d4a <__aeabi_ddiv+0x3fa>
 8000d48:	e0d4      	b.n	8000ef4 <__aeabi_ddiv+0x5a4>
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	4011      	ands	r1, r2
 8000d50:	2904      	cmp	r1, #4
 8000d52:	d100      	bne.n	8000d56 <__aeabi_ddiv+0x406>
 8000d54:	e0cb      	b.n	8000eee <__aeabi_ddiv+0x59e>
 8000d56:	1d11      	adds	r1, r2, #4
 8000d58:	4291      	cmp	r1, r2
 8000d5a:	4192      	sbcs	r2, r2
 8000d5c:	4252      	negs	r2, r2
 8000d5e:	189b      	adds	r3, r3, r2
 8000d60:	000a      	movs	r2, r1
 8000d62:	0219      	lsls	r1, r3, #8
 8000d64:	d400      	bmi.n	8000d68 <__aeabi_ddiv+0x418>
 8000d66:	e0c2      	b.n	8000eee <__aeabi_ddiv+0x59e>
 8000d68:	2301      	movs	r3, #1
 8000d6a:	2400      	movs	r4, #0
 8000d6c:	2500      	movs	r5, #0
 8000d6e:	e646      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	4641      	mov	r1, r8
 8000d74:	031b      	lsls	r3, r3, #12
 8000d76:	4219      	tst	r1, r3
 8000d78:	d008      	beq.n	8000d8c <__aeabi_ddiv+0x43c>
 8000d7a:	421c      	tst	r4, r3
 8000d7c:	d106      	bne.n	8000d8c <__aeabi_ddiv+0x43c>
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	0324      	lsls	r4, r4, #12
 8000d82:	46ba      	mov	sl, r7
 8000d84:	0015      	movs	r5, r2
 8000d86:	4b69      	ldr	r3, [pc, #420]	; (8000f2c <__aeabi_ddiv+0x5dc>)
 8000d88:	0b24      	lsrs	r4, r4, #12
 8000d8a:	e638      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000d8c:	2480      	movs	r4, #128	; 0x80
 8000d8e:	4643      	mov	r3, r8
 8000d90:	0324      	lsls	r4, r4, #12
 8000d92:	431c      	orrs	r4, r3
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	46b2      	mov	sl, r6
 8000d98:	4b64      	ldr	r3, [pc, #400]	; (8000f2c <__aeabi_ddiv+0x5dc>)
 8000d9a:	0b24      	lsrs	r4, r4, #12
 8000d9c:	e62f      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d100      	bne.n	8000da4 <__aeabi_ddiv+0x454>
 8000da2:	e703      	b.n	8000bac <__aeabi_ddiv+0x25c>
 8000da4:	19a6      	adds	r6, r4, r6
 8000da6:	1e68      	subs	r0, r5, #1
 8000da8:	42a6      	cmp	r6, r4
 8000daa:	d200      	bcs.n	8000dae <__aeabi_ddiv+0x45e>
 8000dac:	e08d      	b.n	8000eca <__aeabi_ddiv+0x57a>
 8000dae:	428e      	cmp	r6, r1
 8000db0:	d200      	bcs.n	8000db4 <__aeabi_ddiv+0x464>
 8000db2:	e0a3      	b.n	8000efc <__aeabi_ddiv+0x5ac>
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x468>
 8000db6:	e0b3      	b.n	8000f20 <__aeabi_ddiv+0x5d0>
 8000db8:	0005      	movs	r5, r0
 8000dba:	e6f5      	b.n	8000ba8 <__aeabi_ddiv+0x258>
 8000dbc:	42aa      	cmp	r2, r5
 8000dbe:	d900      	bls.n	8000dc2 <__aeabi_ddiv+0x472>
 8000dc0:	e639      	b.n	8000a36 <__aeabi_ddiv+0xe6>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	07de      	lsls	r6, r3, #31
 8000dc6:	0858      	lsrs	r0, r3, #1
 8000dc8:	086b      	lsrs	r3, r5, #1
 8000dca:	431e      	orrs	r6, r3
 8000dcc:	07ed      	lsls	r5, r5, #31
 8000dce:	e639      	b.n	8000a44 <__aeabi_ddiv+0xf4>
 8000dd0:	4648      	mov	r0, r9
 8000dd2:	f001 f867 	bl	8001ea4 <__clzsi2>
 8000dd6:	0001      	movs	r1, r0
 8000dd8:	0002      	movs	r2, r0
 8000dda:	3115      	adds	r1, #21
 8000ddc:	3220      	adds	r2, #32
 8000dde:	291c      	cmp	r1, #28
 8000de0:	dc00      	bgt.n	8000de4 <__aeabi_ddiv+0x494>
 8000de2:	e72c      	b.n	8000c3e <__aeabi_ddiv+0x2ee>
 8000de4:	464b      	mov	r3, r9
 8000de6:	3808      	subs	r0, #8
 8000de8:	4083      	lsls	r3, r0
 8000dea:	2500      	movs	r5, #0
 8000dec:	4698      	mov	r8, r3
 8000dee:	e732      	b.n	8000c56 <__aeabi_ddiv+0x306>
 8000df0:	f001 f858 	bl	8001ea4 <__clzsi2>
 8000df4:	0003      	movs	r3, r0
 8000df6:	001a      	movs	r2, r3
 8000df8:	3215      	adds	r2, #21
 8000dfa:	3020      	adds	r0, #32
 8000dfc:	2a1c      	cmp	r2, #28
 8000dfe:	dc00      	bgt.n	8000e02 <__aeabi_ddiv+0x4b2>
 8000e00:	e700      	b.n	8000c04 <__aeabi_ddiv+0x2b4>
 8000e02:	4654      	mov	r4, sl
 8000e04:	3b08      	subs	r3, #8
 8000e06:	2200      	movs	r2, #0
 8000e08:	409c      	lsls	r4, r3
 8000e0a:	e705      	b.n	8000c18 <__aeabi_ddiv+0x2c8>
 8000e0c:	1936      	adds	r6, r6, r4
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	42b4      	cmp	r4, r6
 8000e12:	d900      	bls.n	8000e16 <__aeabi_ddiv+0x4c6>
 8000e14:	e6a6      	b.n	8000b64 <__aeabi_ddiv+0x214>
 8000e16:	42b2      	cmp	r2, r6
 8000e18:	d800      	bhi.n	8000e1c <__aeabi_ddiv+0x4cc>
 8000e1a:	e6a3      	b.n	8000b64 <__aeabi_ddiv+0x214>
 8000e1c:	1e83      	subs	r3, r0, #2
 8000e1e:	1936      	adds	r6, r6, r4
 8000e20:	e6a0      	b.n	8000b64 <__aeabi_ddiv+0x214>
 8000e22:	1909      	adds	r1, r1, r4
 8000e24:	3d01      	subs	r5, #1
 8000e26:	428c      	cmp	r4, r1
 8000e28:	d900      	bls.n	8000e2c <__aeabi_ddiv+0x4dc>
 8000e2a:	e68d      	b.n	8000b48 <__aeabi_ddiv+0x1f8>
 8000e2c:	428a      	cmp	r2, r1
 8000e2e:	d800      	bhi.n	8000e32 <__aeabi_ddiv+0x4e2>
 8000e30:	e68a      	b.n	8000b48 <__aeabi_ddiv+0x1f8>
 8000e32:	1e85      	subs	r5, r0, #2
 8000e34:	1909      	adds	r1, r1, r4
 8000e36:	e687      	b.n	8000b48 <__aeabi_ddiv+0x1f8>
 8000e38:	230f      	movs	r3, #15
 8000e3a:	402b      	ands	r3, r5
 8000e3c:	2b04      	cmp	r3, #4
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x4f2>
 8000e40:	e6bc      	b.n	8000bbc <__aeabi_ddiv+0x26c>
 8000e42:	2305      	movs	r3, #5
 8000e44:	425b      	negs	r3, r3
 8000e46:	42ab      	cmp	r3, r5
 8000e48:	419b      	sbcs	r3, r3
 8000e4a:	3504      	adds	r5, #4
 8000e4c:	425b      	negs	r3, r3
 8000e4e:	08ed      	lsrs	r5, r5, #3
 8000e50:	4498      	add	r8, r3
 8000e52:	e6b4      	b.n	8000bbe <__aeabi_ddiv+0x26e>
 8000e54:	42af      	cmp	r7, r5
 8000e56:	d900      	bls.n	8000e5a <__aeabi_ddiv+0x50a>
 8000e58:	e660      	b.n	8000b1c <__aeabi_ddiv+0x1cc>
 8000e5a:	4282      	cmp	r2, r0
 8000e5c:	d804      	bhi.n	8000e68 <__aeabi_ddiv+0x518>
 8000e5e:	d000      	beq.n	8000e62 <__aeabi_ddiv+0x512>
 8000e60:	e65c      	b.n	8000b1c <__aeabi_ddiv+0x1cc>
 8000e62:	42ae      	cmp	r6, r5
 8000e64:	d800      	bhi.n	8000e68 <__aeabi_ddiv+0x518>
 8000e66:	e659      	b.n	8000b1c <__aeabi_ddiv+0x1cc>
 8000e68:	2302      	movs	r3, #2
 8000e6a:	425b      	negs	r3, r3
 8000e6c:	469c      	mov	ip, r3
 8000e6e:	9b00      	ldr	r3, [sp, #0]
 8000e70:	44e0      	add	r8, ip
 8000e72:	469c      	mov	ip, r3
 8000e74:	4465      	add	r5, ip
 8000e76:	429d      	cmp	r5, r3
 8000e78:	419b      	sbcs	r3, r3
 8000e7a:	425b      	negs	r3, r3
 8000e7c:	191b      	adds	r3, r3, r4
 8000e7e:	18c0      	adds	r0, r0, r3
 8000e80:	e64d      	b.n	8000b1e <__aeabi_ddiv+0x1ce>
 8000e82:	428a      	cmp	r2, r1
 8000e84:	d800      	bhi.n	8000e88 <__aeabi_ddiv+0x538>
 8000e86:	e60e      	b.n	8000aa6 <__aeabi_ddiv+0x156>
 8000e88:	1e83      	subs	r3, r0, #2
 8000e8a:	1909      	adds	r1, r1, r4
 8000e8c:	e60b      	b.n	8000aa6 <__aeabi_ddiv+0x156>
 8000e8e:	428a      	cmp	r2, r1
 8000e90:	d800      	bhi.n	8000e94 <__aeabi_ddiv+0x544>
 8000e92:	e5f4      	b.n	8000a7e <__aeabi_ddiv+0x12e>
 8000e94:	1e83      	subs	r3, r0, #2
 8000e96:	4698      	mov	r8, r3
 8000e98:	1909      	adds	r1, r1, r4
 8000e9a:	e5f0      	b.n	8000a7e <__aeabi_ddiv+0x12e>
 8000e9c:	4925      	ldr	r1, [pc, #148]	; (8000f34 <__aeabi_ddiv+0x5e4>)
 8000e9e:	0028      	movs	r0, r5
 8000ea0:	4459      	add	r1, fp
 8000ea2:	408d      	lsls	r5, r1
 8000ea4:	4642      	mov	r2, r8
 8000ea6:	408a      	lsls	r2, r1
 8000ea8:	1e69      	subs	r1, r5, #1
 8000eaa:	418d      	sbcs	r5, r1
 8000eac:	4641      	mov	r1, r8
 8000eae:	40d8      	lsrs	r0, r3
 8000eb0:	40d9      	lsrs	r1, r3
 8000eb2:	4302      	orrs	r2, r0
 8000eb4:	432a      	orrs	r2, r5
 8000eb6:	000b      	movs	r3, r1
 8000eb8:	0751      	lsls	r1, r2, #29
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0x56e>
 8000ebc:	e751      	b.n	8000d62 <__aeabi_ddiv+0x412>
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	4011      	ands	r1, r2
 8000ec2:	2904      	cmp	r1, #4
 8000ec4:	d000      	beq.n	8000ec8 <__aeabi_ddiv+0x578>
 8000ec6:	e746      	b.n	8000d56 <__aeabi_ddiv+0x406>
 8000ec8:	e74b      	b.n	8000d62 <__aeabi_ddiv+0x412>
 8000eca:	0005      	movs	r5, r0
 8000ecc:	428e      	cmp	r6, r1
 8000ece:	d000      	beq.n	8000ed2 <__aeabi_ddiv+0x582>
 8000ed0:	e66a      	b.n	8000ba8 <__aeabi_ddiv+0x258>
 8000ed2:	9a00      	ldr	r2, [sp, #0]
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d000      	beq.n	8000eda <__aeabi_ddiv+0x58a>
 8000ed8:	e666      	b.n	8000ba8 <__aeabi_ddiv+0x258>
 8000eda:	e667      	b.n	8000bac <__aeabi_ddiv+0x25c>
 8000edc:	4a16      	ldr	r2, [pc, #88]	; (8000f38 <__aeabi_ddiv+0x5e8>)
 8000ede:	445a      	add	r2, fp
 8000ee0:	2a00      	cmp	r2, #0
 8000ee2:	dc00      	bgt.n	8000ee6 <__aeabi_ddiv+0x596>
 8000ee4:	e710      	b.n	8000d08 <__aeabi_ddiv+0x3b8>
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	2500      	movs	r5, #0
 8000eea:	4498      	add	r8, r3
 8000eec:	e667      	b.n	8000bbe <__aeabi_ddiv+0x26e>
 8000eee:	075d      	lsls	r5, r3, #29
 8000ef0:	025b      	lsls	r3, r3, #9
 8000ef2:	0b1c      	lsrs	r4, r3, #12
 8000ef4:	08d2      	lsrs	r2, r2, #3
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	4315      	orrs	r5, r2
 8000efa:	e580      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000efc:	9800      	ldr	r0, [sp, #0]
 8000efe:	3d02      	subs	r5, #2
 8000f00:	0042      	lsls	r2, r0, #1
 8000f02:	4282      	cmp	r2, r0
 8000f04:	41bf      	sbcs	r7, r7
 8000f06:	427f      	negs	r7, r7
 8000f08:	193c      	adds	r4, r7, r4
 8000f0a:	1936      	adds	r6, r6, r4
 8000f0c:	9200      	str	r2, [sp, #0]
 8000f0e:	e7dd      	b.n	8000ecc <__aeabi_ddiv+0x57c>
 8000f10:	2480      	movs	r4, #128	; 0x80
 8000f12:	4643      	mov	r3, r8
 8000f14:	0324      	lsls	r4, r4, #12
 8000f16:	431c      	orrs	r4, r3
 8000f18:	0324      	lsls	r4, r4, #12
 8000f1a:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <__aeabi_ddiv+0x5dc>)
 8000f1c:	0b24      	lsrs	r4, r4, #12
 8000f1e:	e56e      	b.n	80009fe <__aeabi_ddiv+0xae>
 8000f20:	9a00      	ldr	r2, [sp, #0]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d3ea      	bcc.n	8000efc <__aeabi_ddiv+0x5ac>
 8000f26:	0005      	movs	r5, r0
 8000f28:	e7d3      	b.n	8000ed2 <__aeabi_ddiv+0x582>
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	000007ff 	.word	0x000007ff
 8000f30:	0000043e 	.word	0x0000043e
 8000f34:	0000041e 	.word	0x0000041e
 8000f38:	000003ff 	.word	0x000003ff

08000f3c <__eqdf2>:
 8000f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f3e:	464e      	mov	r6, r9
 8000f40:	4645      	mov	r5, r8
 8000f42:	46de      	mov	lr, fp
 8000f44:	4657      	mov	r7, sl
 8000f46:	4690      	mov	r8, r2
 8000f48:	b5e0      	push	{r5, r6, r7, lr}
 8000f4a:	0017      	movs	r7, r2
 8000f4c:	031a      	lsls	r2, r3, #12
 8000f4e:	0b12      	lsrs	r2, r2, #12
 8000f50:	0005      	movs	r5, r0
 8000f52:	4684      	mov	ip, r0
 8000f54:	4819      	ldr	r0, [pc, #100]	; (8000fbc <__eqdf2+0x80>)
 8000f56:	030e      	lsls	r6, r1, #12
 8000f58:	004c      	lsls	r4, r1, #1
 8000f5a:	4691      	mov	r9, r2
 8000f5c:	005a      	lsls	r2, r3, #1
 8000f5e:	0fdb      	lsrs	r3, r3, #31
 8000f60:	469b      	mov	fp, r3
 8000f62:	0b36      	lsrs	r6, r6, #12
 8000f64:	0d64      	lsrs	r4, r4, #21
 8000f66:	0fc9      	lsrs	r1, r1, #31
 8000f68:	0d52      	lsrs	r2, r2, #21
 8000f6a:	4284      	cmp	r4, r0
 8000f6c:	d019      	beq.n	8000fa2 <__eqdf2+0x66>
 8000f6e:	4282      	cmp	r2, r0
 8000f70:	d010      	beq.n	8000f94 <__eqdf2+0x58>
 8000f72:	2001      	movs	r0, #1
 8000f74:	4294      	cmp	r4, r2
 8000f76:	d10e      	bne.n	8000f96 <__eqdf2+0x5a>
 8000f78:	454e      	cmp	r6, r9
 8000f7a:	d10c      	bne.n	8000f96 <__eqdf2+0x5a>
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	45c4      	cmp	ip, r8
 8000f80:	d109      	bne.n	8000f96 <__eqdf2+0x5a>
 8000f82:	4559      	cmp	r1, fp
 8000f84:	d017      	beq.n	8000fb6 <__eqdf2+0x7a>
 8000f86:	2c00      	cmp	r4, #0
 8000f88:	d105      	bne.n	8000f96 <__eqdf2+0x5a>
 8000f8a:	0030      	movs	r0, r6
 8000f8c:	4328      	orrs	r0, r5
 8000f8e:	1e43      	subs	r3, r0, #1
 8000f90:	4198      	sbcs	r0, r3
 8000f92:	e000      	b.n	8000f96 <__eqdf2+0x5a>
 8000f94:	2001      	movs	r0, #1
 8000f96:	bcf0      	pop	{r4, r5, r6, r7}
 8000f98:	46bb      	mov	fp, r7
 8000f9a:	46b2      	mov	sl, r6
 8000f9c:	46a9      	mov	r9, r5
 8000f9e:	46a0      	mov	r8, r4
 8000fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fa2:	0033      	movs	r3, r6
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	432b      	orrs	r3, r5
 8000fa8:	d1f5      	bne.n	8000f96 <__eqdf2+0x5a>
 8000faa:	42a2      	cmp	r2, r4
 8000fac:	d1f3      	bne.n	8000f96 <__eqdf2+0x5a>
 8000fae:	464b      	mov	r3, r9
 8000fb0:	433b      	orrs	r3, r7
 8000fb2:	d1f0      	bne.n	8000f96 <__eqdf2+0x5a>
 8000fb4:	e7e2      	b.n	8000f7c <__eqdf2+0x40>
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	e7ed      	b.n	8000f96 <__eqdf2+0x5a>
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	000007ff 	.word	0x000007ff

08000fc0 <__gedf2>:
 8000fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fc2:	4647      	mov	r7, r8
 8000fc4:	46ce      	mov	lr, r9
 8000fc6:	0004      	movs	r4, r0
 8000fc8:	0018      	movs	r0, r3
 8000fca:	0016      	movs	r6, r2
 8000fcc:	031b      	lsls	r3, r3, #12
 8000fce:	0b1b      	lsrs	r3, r3, #12
 8000fd0:	4d2d      	ldr	r5, [pc, #180]	; (8001088 <__gedf2+0xc8>)
 8000fd2:	004a      	lsls	r2, r1, #1
 8000fd4:	4699      	mov	r9, r3
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	0043      	lsls	r3, r0, #1
 8000fda:	030f      	lsls	r7, r1, #12
 8000fdc:	46a4      	mov	ip, r4
 8000fde:	46b0      	mov	r8, r6
 8000fe0:	0b3f      	lsrs	r7, r7, #12
 8000fe2:	0d52      	lsrs	r2, r2, #21
 8000fe4:	0fc9      	lsrs	r1, r1, #31
 8000fe6:	0d5b      	lsrs	r3, r3, #21
 8000fe8:	0fc0      	lsrs	r0, r0, #31
 8000fea:	42aa      	cmp	r2, r5
 8000fec:	d021      	beq.n	8001032 <__gedf2+0x72>
 8000fee:	42ab      	cmp	r3, r5
 8000ff0:	d013      	beq.n	800101a <__gedf2+0x5a>
 8000ff2:	2a00      	cmp	r2, #0
 8000ff4:	d122      	bne.n	800103c <__gedf2+0x7c>
 8000ff6:	433c      	orrs	r4, r7
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d102      	bne.n	8001002 <__gedf2+0x42>
 8000ffc:	464d      	mov	r5, r9
 8000ffe:	432e      	orrs	r6, r5
 8001000:	d022      	beq.n	8001048 <__gedf2+0x88>
 8001002:	2c00      	cmp	r4, #0
 8001004:	d010      	beq.n	8001028 <__gedf2+0x68>
 8001006:	4281      	cmp	r1, r0
 8001008:	d022      	beq.n	8001050 <__gedf2+0x90>
 800100a:	2002      	movs	r0, #2
 800100c:	3901      	subs	r1, #1
 800100e:	4008      	ands	r0, r1
 8001010:	3801      	subs	r0, #1
 8001012:	bcc0      	pop	{r6, r7}
 8001014:	46b9      	mov	r9, r7
 8001016:	46b0      	mov	r8, r6
 8001018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800101a:	464d      	mov	r5, r9
 800101c:	432e      	orrs	r6, r5
 800101e:	d129      	bne.n	8001074 <__gedf2+0xb4>
 8001020:	2a00      	cmp	r2, #0
 8001022:	d1f0      	bne.n	8001006 <__gedf2+0x46>
 8001024:	433c      	orrs	r4, r7
 8001026:	d1ee      	bne.n	8001006 <__gedf2+0x46>
 8001028:	2800      	cmp	r0, #0
 800102a:	d1f2      	bne.n	8001012 <__gedf2+0x52>
 800102c:	2001      	movs	r0, #1
 800102e:	4240      	negs	r0, r0
 8001030:	e7ef      	b.n	8001012 <__gedf2+0x52>
 8001032:	003d      	movs	r5, r7
 8001034:	4325      	orrs	r5, r4
 8001036:	d11d      	bne.n	8001074 <__gedf2+0xb4>
 8001038:	4293      	cmp	r3, r2
 800103a:	d0ee      	beq.n	800101a <__gedf2+0x5a>
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1e2      	bne.n	8001006 <__gedf2+0x46>
 8001040:	464c      	mov	r4, r9
 8001042:	4326      	orrs	r6, r4
 8001044:	d1df      	bne.n	8001006 <__gedf2+0x46>
 8001046:	e7e0      	b.n	800100a <__gedf2+0x4a>
 8001048:	2000      	movs	r0, #0
 800104a:	2c00      	cmp	r4, #0
 800104c:	d0e1      	beq.n	8001012 <__gedf2+0x52>
 800104e:	e7dc      	b.n	800100a <__gedf2+0x4a>
 8001050:	429a      	cmp	r2, r3
 8001052:	dc0a      	bgt.n	800106a <__gedf2+0xaa>
 8001054:	dbe8      	blt.n	8001028 <__gedf2+0x68>
 8001056:	454f      	cmp	r7, r9
 8001058:	d8d7      	bhi.n	800100a <__gedf2+0x4a>
 800105a:	d00e      	beq.n	800107a <__gedf2+0xba>
 800105c:	2000      	movs	r0, #0
 800105e:	454f      	cmp	r7, r9
 8001060:	d2d7      	bcs.n	8001012 <__gedf2+0x52>
 8001062:	2900      	cmp	r1, #0
 8001064:	d0e2      	beq.n	800102c <__gedf2+0x6c>
 8001066:	0008      	movs	r0, r1
 8001068:	e7d3      	b.n	8001012 <__gedf2+0x52>
 800106a:	4243      	negs	r3, r0
 800106c:	4158      	adcs	r0, r3
 800106e:	0040      	lsls	r0, r0, #1
 8001070:	3801      	subs	r0, #1
 8001072:	e7ce      	b.n	8001012 <__gedf2+0x52>
 8001074:	2002      	movs	r0, #2
 8001076:	4240      	negs	r0, r0
 8001078:	e7cb      	b.n	8001012 <__gedf2+0x52>
 800107a:	45c4      	cmp	ip, r8
 800107c:	d8c5      	bhi.n	800100a <__gedf2+0x4a>
 800107e:	2000      	movs	r0, #0
 8001080:	45c4      	cmp	ip, r8
 8001082:	d2c6      	bcs.n	8001012 <__gedf2+0x52>
 8001084:	e7ed      	b.n	8001062 <__gedf2+0xa2>
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	000007ff 	.word	0x000007ff

0800108c <__ledf2>:
 800108c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108e:	4647      	mov	r7, r8
 8001090:	46ce      	mov	lr, r9
 8001092:	0004      	movs	r4, r0
 8001094:	0018      	movs	r0, r3
 8001096:	0016      	movs	r6, r2
 8001098:	031b      	lsls	r3, r3, #12
 800109a:	0b1b      	lsrs	r3, r3, #12
 800109c:	4d2c      	ldr	r5, [pc, #176]	; (8001150 <__ledf2+0xc4>)
 800109e:	004a      	lsls	r2, r1, #1
 80010a0:	4699      	mov	r9, r3
 80010a2:	b580      	push	{r7, lr}
 80010a4:	0043      	lsls	r3, r0, #1
 80010a6:	030f      	lsls	r7, r1, #12
 80010a8:	46a4      	mov	ip, r4
 80010aa:	46b0      	mov	r8, r6
 80010ac:	0b3f      	lsrs	r7, r7, #12
 80010ae:	0d52      	lsrs	r2, r2, #21
 80010b0:	0fc9      	lsrs	r1, r1, #31
 80010b2:	0d5b      	lsrs	r3, r3, #21
 80010b4:	0fc0      	lsrs	r0, r0, #31
 80010b6:	42aa      	cmp	r2, r5
 80010b8:	d00d      	beq.n	80010d6 <__ledf2+0x4a>
 80010ba:	42ab      	cmp	r3, r5
 80010bc:	d010      	beq.n	80010e0 <__ledf2+0x54>
 80010be:	2a00      	cmp	r2, #0
 80010c0:	d127      	bne.n	8001112 <__ledf2+0x86>
 80010c2:	433c      	orrs	r4, r7
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d111      	bne.n	80010ec <__ledf2+0x60>
 80010c8:	464d      	mov	r5, r9
 80010ca:	432e      	orrs	r6, r5
 80010cc:	d10e      	bne.n	80010ec <__ledf2+0x60>
 80010ce:	2000      	movs	r0, #0
 80010d0:	2c00      	cmp	r4, #0
 80010d2:	d015      	beq.n	8001100 <__ledf2+0x74>
 80010d4:	e00e      	b.n	80010f4 <__ledf2+0x68>
 80010d6:	003d      	movs	r5, r7
 80010d8:	4325      	orrs	r5, r4
 80010da:	d110      	bne.n	80010fe <__ledf2+0x72>
 80010dc:	4293      	cmp	r3, r2
 80010de:	d118      	bne.n	8001112 <__ledf2+0x86>
 80010e0:	464d      	mov	r5, r9
 80010e2:	432e      	orrs	r6, r5
 80010e4:	d10b      	bne.n	80010fe <__ledf2+0x72>
 80010e6:	2a00      	cmp	r2, #0
 80010e8:	d102      	bne.n	80010f0 <__ledf2+0x64>
 80010ea:	433c      	orrs	r4, r7
 80010ec:	2c00      	cmp	r4, #0
 80010ee:	d00b      	beq.n	8001108 <__ledf2+0x7c>
 80010f0:	4281      	cmp	r1, r0
 80010f2:	d014      	beq.n	800111e <__ledf2+0x92>
 80010f4:	2002      	movs	r0, #2
 80010f6:	3901      	subs	r1, #1
 80010f8:	4008      	ands	r0, r1
 80010fa:	3801      	subs	r0, #1
 80010fc:	e000      	b.n	8001100 <__ledf2+0x74>
 80010fe:	2002      	movs	r0, #2
 8001100:	bcc0      	pop	{r6, r7}
 8001102:	46b9      	mov	r9, r7
 8001104:	46b0      	mov	r8, r6
 8001106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001108:	2800      	cmp	r0, #0
 800110a:	d1f9      	bne.n	8001100 <__ledf2+0x74>
 800110c:	2001      	movs	r0, #1
 800110e:	4240      	negs	r0, r0
 8001110:	e7f6      	b.n	8001100 <__ledf2+0x74>
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1ec      	bne.n	80010f0 <__ledf2+0x64>
 8001116:	464c      	mov	r4, r9
 8001118:	4326      	orrs	r6, r4
 800111a:	d1e9      	bne.n	80010f0 <__ledf2+0x64>
 800111c:	e7ea      	b.n	80010f4 <__ledf2+0x68>
 800111e:	429a      	cmp	r2, r3
 8001120:	dd04      	ble.n	800112c <__ledf2+0xa0>
 8001122:	4243      	negs	r3, r0
 8001124:	4158      	adcs	r0, r3
 8001126:	0040      	lsls	r0, r0, #1
 8001128:	3801      	subs	r0, #1
 800112a:	e7e9      	b.n	8001100 <__ledf2+0x74>
 800112c:	429a      	cmp	r2, r3
 800112e:	dbeb      	blt.n	8001108 <__ledf2+0x7c>
 8001130:	454f      	cmp	r7, r9
 8001132:	d8df      	bhi.n	80010f4 <__ledf2+0x68>
 8001134:	d006      	beq.n	8001144 <__ledf2+0xb8>
 8001136:	2000      	movs	r0, #0
 8001138:	454f      	cmp	r7, r9
 800113a:	d2e1      	bcs.n	8001100 <__ledf2+0x74>
 800113c:	2900      	cmp	r1, #0
 800113e:	d0e5      	beq.n	800110c <__ledf2+0x80>
 8001140:	0008      	movs	r0, r1
 8001142:	e7dd      	b.n	8001100 <__ledf2+0x74>
 8001144:	45c4      	cmp	ip, r8
 8001146:	d8d5      	bhi.n	80010f4 <__ledf2+0x68>
 8001148:	2000      	movs	r0, #0
 800114a:	45c4      	cmp	ip, r8
 800114c:	d2d8      	bcs.n	8001100 <__ledf2+0x74>
 800114e:	e7f5      	b.n	800113c <__ledf2+0xb0>
 8001150:	000007ff 	.word	0x000007ff

08001154 <__aeabi_dmul>:
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001156:	4657      	mov	r7, sl
 8001158:	464e      	mov	r6, r9
 800115a:	4645      	mov	r5, r8
 800115c:	46de      	mov	lr, fp
 800115e:	b5e0      	push	{r5, r6, r7, lr}
 8001160:	4698      	mov	r8, r3
 8001162:	030c      	lsls	r4, r1, #12
 8001164:	004b      	lsls	r3, r1, #1
 8001166:	0006      	movs	r6, r0
 8001168:	4692      	mov	sl, r2
 800116a:	b087      	sub	sp, #28
 800116c:	0b24      	lsrs	r4, r4, #12
 800116e:	0d5b      	lsrs	r3, r3, #21
 8001170:	0fcf      	lsrs	r7, r1, #31
 8001172:	2b00      	cmp	r3, #0
 8001174:	d100      	bne.n	8001178 <__aeabi_dmul+0x24>
 8001176:	e15c      	b.n	8001432 <__aeabi_dmul+0x2de>
 8001178:	4ad9      	ldr	r2, [pc, #868]	; (80014e0 <__aeabi_dmul+0x38c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d100      	bne.n	8001180 <__aeabi_dmul+0x2c>
 800117e:	e175      	b.n	800146c <__aeabi_dmul+0x318>
 8001180:	0f42      	lsrs	r2, r0, #29
 8001182:	00e4      	lsls	r4, r4, #3
 8001184:	4314      	orrs	r4, r2
 8001186:	2280      	movs	r2, #128	; 0x80
 8001188:	0412      	lsls	r2, r2, #16
 800118a:	4314      	orrs	r4, r2
 800118c:	4ad5      	ldr	r2, [pc, #852]	; (80014e4 <__aeabi_dmul+0x390>)
 800118e:	00c5      	lsls	r5, r0, #3
 8001190:	4694      	mov	ip, r2
 8001192:	4463      	add	r3, ip
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2300      	movs	r3, #0
 8001198:	4699      	mov	r9, r3
 800119a:	469b      	mov	fp, r3
 800119c:	4643      	mov	r3, r8
 800119e:	4642      	mov	r2, r8
 80011a0:	031e      	lsls	r6, r3, #12
 80011a2:	0fd2      	lsrs	r2, r2, #31
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	4650      	mov	r0, sl
 80011a8:	4690      	mov	r8, r2
 80011aa:	0b36      	lsrs	r6, r6, #12
 80011ac:	0d5b      	lsrs	r3, r3, #21
 80011ae:	d100      	bne.n	80011b2 <__aeabi_dmul+0x5e>
 80011b0:	e120      	b.n	80013f4 <__aeabi_dmul+0x2a0>
 80011b2:	4acb      	ldr	r2, [pc, #812]	; (80014e0 <__aeabi_dmul+0x38c>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d100      	bne.n	80011ba <__aeabi_dmul+0x66>
 80011b8:	e162      	b.n	8001480 <__aeabi_dmul+0x32c>
 80011ba:	49ca      	ldr	r1, [pc, #808]	; (80014e4 <__aeabi_dmul+0x390>)
 80011bc:	0f42      	lsrs	r2, r0, #29
 80011be:	468c      	mov	ip, r1
 80011c0:	9900      	ldr	r1, [sp, #0]
 80011c2:	4463      	add	r3, ip
 80011c4:	00f6      	lsls	r6, r6, #3
 80011c6:	468c      	mov	ip, r1
 80011c8:	4316      	orrs	r6, r2
 80011ca:	2280      	movs	r2, #128	; 0x80
 80011cc:	449c      	add	ip, r3
 80011ce:	0412      	lsls	r2, r2, #16
 80011d0:	4663      	mov	r3, ip
 80011d2:	4316      	orrs	r6, r2
 80011d4:	00c2      	lsls	r2, r0, #3
 80011d6:	2000      	movs	r0, #0
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	9900      	ldr	r1, [sp, #0]
 80011dc:	4643      	mov	r3, r8
 80011de:	3101      	adds	r1, #1
 80011e0:	468c      	mov	ip, r1
 80011e2:	4649      	mov	r1, r9
 80011e4:	407b      	eors	r3, r7
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	290f      	cmp	r1, #15
 80011ea:	d826      	bhi.n	800123a <__aeabi_dmul+0xe6>
 80011ec:	4bbe      	ldr	r3, [pc, #760]	; (80014e8 <__aeabi_dmul+0x394>)
 80011ee:	0089      	lsls	r1, r1, #2
 80011f0:	5859      	ldr	r1, [r3, r1]
 80011f2:	468f      	mov	pc, r1
 80011f4:	4643      	mov	r3, r8
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	0034      	movs	r4, r6
 80011fa:	0015      	movs	r5, r2
 80011fc:	4683      	mov	fp, r0
 80011fe:	465b      	mov	r3, fp
 8001200:	2b02      	cmp	r3, #2
 8001202:	d016      	beq.n	8001232 <__aeabi_dmul+0xde>
 8001204:	2b03      	cmp	r3, #3
 8001206:	d100      	bne.n	800120a <__aeabi_dmul+0xb6>
 8001208:	e203      	b.n	8001612 <__aeabi_dmul+0x4be>
 800120a:	2b01      	cmp	r3, #1
 800120c:	d000      	beq.n	8001210 <__aeabi_dmul+0xbc>
 800120e:	e0cd      	b.n	80013ac <__aeabi_dmul+0x258>
 8001210:	2200      	movs	r2, #0
 8001212:	2400      	movs	r4, #0
 8001214:	2500      	movs	r5, #0
 8001216:	9b01      	ldr	r3, [sp, #4]
 8001218:	0512      	lsls	r2, r2, #20
 800121a:	4322      	orrs	r2, r4
 800121c:	07db      	lsls	r3, r3, #31
 800121e:	431a      	orrs	r2, r3
 8001220:	0028      	movs	r0, r5
 8001222:	0011      	movs	r1, r2
 8001224:	b007      	add	sp, #28
 8001226:	bcf0      	pop	{r4, r5, r6, r7}
 8001228:	46bb      	mov	fp, r7
 800122a:	46b2      	mov	sl, r6
 800122c:	46a9      	mov	r9, r5
 800122e:	46a0      	mov	r8, r4
 8001230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001232:	2400      	movs	r4, #0
 8001234:	2500      	movs	r5, #0
 8001236:	4aaa      	ldr	r2, [pc, #680]	; (80014e0 <__aeabi_dmul+0x38c>)
 8001238:	e7ed      	b.n	8001216 <__aeabi_dmul+0xc2>
 800123a:	0c28      	lsrs	r0, r5, #16
 800123c:	042d      	lsls	r5, r5, #16
 800123e:	0c2d      	lsrs	r5, r5, #16
 8001240:	002b      	movs	r3, r5
 8001242:	0c11      	lsrs	r1, r2, #16
 8001244:	0412      	lsls	r2, r2, #16
 8001246:	0c12      	lsrs	r2, r2, #16
 8001248:	4353      	muls	r3, r2
 800124a:	4698      	mov	r8, r3
 800124c:	0013      	movs	r3, r2
 800124e:	002f      	movs	r7, r5
 8001250:	4343      	muls	r3, r0
 8001252:	4699      	mov	r9, r3
 8001254:	434f      	muls	r7, r1
 8001256:	444f      	add	r7, r9
 8001258:	46bb      	mov	fp, r7
 800125a:	4647      	mov	r7, r8
 800125c:	000b      	movs	r3, r1
 800125e:	0c3f      	lsrs	r7, r7, #16
 8001260:	46ba      	mov	sl, r7
 8001262:	4343      	muls	r3, r0
 8001264:	44da      	add	sl, fp
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	45d1      	cmp	r9, sl
 800126a:	d904      	bls.n	8001276 <__aeabi_dmul+0x122>
 800126c:	2780      	movs	r7, #128	; 0x80
 800126e:	027f      	lsls	r7, r7, #9
 8001270:	46b9      	mov	r9, r7
 8001272:	444b      	add	r3, r9
 8001274:	9302      	str	r3, [sp, #8]
 8001276:	4653      	mov	r3, sl
 8001278:	0c1b      	lsrs	r3, r3, #16
 800127a:	469b      	mov	fp, r3
 800127c:	4653      	mov	r3, sl
 800127e:	041f      	lsls	r7, r3, #16
 8001280:	4643      	mov	r3, r8
 8001282:	041b      	lsls	r3, r3, #16
 8001284:	0c1b      	lsrs	r3, r3, #16
 8001286:	4698      	mov	r8, r3
 8001288:	003b      	movs	r3, r7
 800128a:	4443      	add	r3, r8
 800128c:	9304      	str	r3, [sp, #16]
 800128e:	0c33      	lsrs	r3, r6, #16
 8001290:	0436      	lsls	r6, r6, #16
 8001292:	0c36      	lsrs	r6, r6, #16
 8001294:	4698      	mov	r8, r3
 8001296:	0033      	movs	r3, r6
 8001298:	4343      	muls	r3, r0
 800129a:	4699      	mov	r9, r3
 800129c:	4643      	mov	r3, r8
 800129e:	4343      	muls	r3, r0
 80012a0:	002f      	movs	r7, r5
 80012a2:	469a      	mov	sl, r3
 80012a4:	4643      	mov	r3, r8
 80012a6:	4377      	muls	r7, r6
 80012a8:	435d      	muls	r5, r3
 80012aa:	0c38      	lsrs	r0, r7, #16
 80012ac:	444d      	add	r5, r9
 80012ae:	1945      	adds	r5, r0, r5
 80012b0:	45a9      	cmp	r9, r5
 80012b2:	d903      	bls.n	80012bc <__aeabi_dmul+0x168>
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	025b      	lsls	r3, r3, #9
 80012b8:	4699      	mov	r9, r3
 80012ba:	44ca      	add	sl, r9
 80012bc:	043f      	lsls	r7, r7, #16
 80012be:	0c28      	lsrs	r0, r5, #16
 80012c0:	0c3f      	lsrs	r7, r7, #16
 80012c2:	042d      	lsls	r5, r5, #16
 80012c4:	19ed      	adds	r5, r5, r7
 80012c6:	0c27      	lsrs	r7, r4, #16
 80012c8:	0424      	lsls	r4, r4, #16
 80012ca:	0c24      	lsrs	r4, r4, #16
 80012cc:	0003      	movs	r3, r0
 80012ce:	0020      	movs	r0, r4
 80012d0:	4350      	muls	r0, r2
 80012d2:	437a      	muls	r2, r7
 80012d4:	4691      	mov	r9, r2
 80012d6:	003a      	movs	r2, r7
 80012d8:	4453      	add	r3, sl
 80012da:	9305      	str	r3, [sp, #20]
 80012dc:	0c03      	lsrs	r3, r0, #16
 80012de:	469a      	mov	sl, r3
 80012e0:	434a      	muls	r2, r1
 80012e2:	4361      	muls	r1, r4
 80012e4:	4449      	add	r1, r9
 80012e6:	4451      	add	r1, sl
 80012e8:	44ab      	add	fp, r5
 80012ea:	4589      	cmp	r9, r1
 80012ec:	d903      	bls.n	80012f6 <__aeabi_dmul+0x1a2>
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	025b      	lsls	r3, r3, #9
 80012f2:	4699      	mov	r9, r3
 80012f4:	444a      	add	r2, r9
 80012f6:	0400      	lsls	r0, r0, #16
 80012f8:	0c0b      	lsrs	r3, r1, #16
 80012fa:	0c00      	lsrs	r0, r0, #16
 80012fc:	0409      	lsls	r1, r1, #16
 80012fe:	1809      	adds	r1, r1, r0
 8001300:	0020      	movs	r0, r4
 8001302:	4699      	mov	r9, r3
 8001304:	4643      	mov	r3, r8
 8001306:	4370      	muls	r0, r6
 8001308:	435c      	muls	r4, r3
 800130a:	437e      	muls	r6, r7
 800130c:	435f      	muls	r7, r3
 800130e:	0c03      	lsrs	r3, r0, #16
 8001310:	4698      	mov	r8, r3
 8001312:	19a4      	adds	r4, r4, r6
 8001314:	4444      	add	r4, r8
 8001316:	444a      	add	r2, r9
 8001318:	9703      	str	r7, [sp, #12]
 800131a:	42a6      	cmp	r6, r4
 800131c:	d904      	bls.n	8001328 <__aeabi_dmul+0x1d4>
 800131e:	2380      	movs	r3, #128	; 0x80
 8001320:	025b      	lsls	r3, r3, #9
 8001322:	4698      	mov	r8, r3
 8001324:	4447      	add	r7, r8
 8001326:	9703      	str	r7, [sp, #12]
 8001328:	0423      	lsls	r3, r4, #16
 800132a:	9e02      	ldr	r6, [sp, #8]
 800132c:	469a      	mov	sl, r3
 800132e:	9b05      	ldr	r3, [sp, #20]
 8001330:	445e      	add	r6, fp
 8001332:	4698      	mov	r8, r3
 8001334:	42ae      	cmp	r6, r5
 8001336:	41ad      	sbcs	r5, r5
 8001338:	1876      	adds	r6, r6, r1
 800133a:	428e      	cmp	r6, r1
 800133c:	4189      	sbcs	r1, r1
 800133e:	0400      	lsls	r0, r0, #16
 8001340:	0c00      	lsrs	r0, r0, #16
 8001342:	4450      	add	r0, sl
 8001344:	4440      	add	r0, r8
 8001346:	426d      	negs	r5, r5
 8001348:	1947      	adds	r7, r0, r5
 800134a:	46b8      	mov	r8, r7
 800134c:	4693      	mov	fp, r2
 800134e:	4249      	negs	r1, r1
 8001350:	4689      	mov	r9, r1
 8001352:	44c3      	add	fp, r8
 8001354:	44d9      	add	r9, fp
 8001356:	4298      	cmp	r0, r3
 8001358:	4180      	sbcs	r0, r0
 800135a:	45a8      	cmp	r8, r5
 800135c:	41ad      	sbcs	r5, r5
 800135e:	4593      	cmp	fp, r2
 8001360:	4192      	sbcs	r2, r2
 8001362:	4589      	cmp	r9, r1
 8001364:	4189      	sbcs	r1, r1
 8001366:	426d      	negs	r5, r5
 8001368:	4240      	negs	r0, r0
 800136a:	4328      	orrs	r0, r5
 800136c:	0c24      	lsrs	r4, r4, #16
 800136e:	4252      	negs	r2, r2
 8001370:	4249      	negs	r1, r1
 8001372:	430a      	orrs	r2, r1
 8001374:	9b03      	ldr	r3, [sp, #12]
 8001376:	1900      	adds	r0, r0, r4
 8001378:	1880      	adds	r0, r0, r2
 800137a:	18c7      	adds	r7, r0, r3
 800137c:	464b      	mov	r3, r9
 800137e:	0ddc      	lsrs	r4, r3, #23
 8001380:	9b04      	ldr	r3, [sp, #16]
 8001382:	0275      	lsls	r5, r6, #9
 8001384:	431d      	orrs	r5, r3
 8001386:	1e6a      	subs	r2, r5, #1
 8001388:	4195      	sbcs	r5, r2
 800138a:	464b      	mov	r3, r9
 800138c:	0df6      	lsrs	r6, r6, #23
 800138e:	027f      	lsls	r7, r7, #9
 8001390:	4335      	orrs	r5, r6
 8001392:	025a      	lsls	r2, r3, #9
 8001394:	433c      	orrs	r4, r7
 8001396:	4315      	orrs	r5, r2
 8001398:	01fb      	lsls	r3, r7, #7
 800139a:	d400      	bmi.n	800139e <__aeabi_dmul+0x24a>
 800139c:	e11c      	b.n	80015d8 <__aeabi_dmul+0x484>
 800139e:	2101      	movs	r1, #1
 80013a0:	086a      	lsrs	r2, r5, #1
 80013a2:	400d      	ands	r5, r1
 80013a4:	4315      	orrs	r5, r2
 80013a6:	07e2      	lsls	r2, r4, #31
 80013a8:	4315      	orrs	r5, r2
 80013aa:	0864      	lsrs	r4, r4, #1
 80013ac:	494f      	ldr	r1, [pc, #316]	; (80014ec <__aeabi_dmul+0x398>)
 80013ae:	4461      	add	r1, ip
 80013b0:	2900      	cmp	r1, #0
 80013b2:	dc00      	bgt.n	80013b6 <__aeabi_dmul+0x262>
 80013b4:	e0b0      	b.n	8001518 <__aeabi_dmul+0x3c4>
 80013b6:	076b      	lsls	r3, r5, #29
 80013b8:	d009      	beq.n	80013ce <__aeabi_dmul+0x27a>
 80013ba:	220f      	movs	r2, #15
 80013bc:	402a      	ands	r2, r5
 80013be:	2a04      	cmp	r2, #4
 80013c0:	d005      	beq.n	80013ce <__aeabi_dmul+0x27a>
 80013c2:	1d2a      	adds	r2, r5, #4
 80013c4:	42aa      	cmp	r2, r5
 80013c6:	41ad      	sbcs	r5, r5
 80013c8:	426d      	negs	r5, r5
 80013ca:	1964      	adds	r4, r4, r5
 80013cc:	0015      	movs	r5, r2
 80013ce:	01e3      	lsls	r3, r4, #7
 80013d0:	d504      	bpl.n	80013dc <__aeabi_dmul+0x288>
 80013d2:	2180      	movs	r1, #128	; 0x80
 80013d4:	4a46      	ldr	r2, [pc, #280]	; (80014f0 <__aeabi_dmul+0x39c>)
 80013d6:	00c9      	lsls	r1, r1, #3
 80013d8:	4014      	ands	r4, r2
 80013da:	4461      	add	r1, ip
 80013dc:	4a45      	ldr	r2, [pc, #276]	; (80014f4 <__aeabi_dmul+0x3a0>)
 80013de:	4291      	cmp	r1, r2
 80013e0:	dd00      	ble.n	80013e4 <__aeabi_dmul+0x290>
 80013e2:	e726      	b.n	8001232 <__aeabi_dmul+0xde>
 80013e4:	0762      	lsls	r2, r4, #29
 80013e6:	08ed      	lsrs	r5, r5, #3
 80013e8:	0264      	lsls	r4, r4, #9
 80013ea:	0549      	lsls	r1, r1, #21
 80013ec:	4315      	orrs	r5, r2
 80013ee:	0b24      	lsrs	r4, r4, #12
 80013f0:	0d4a      	lsrs	r2, r1, #21
 80013f2:	e710      	b.n	8001216 <__aeabi_dmul+0xc2>
 80013f4:	4652      	mov	r2, sl
 80013f6:	4332      	orrs	r2, r6
 80013f8:	d100      	bne.n	80013fc <__aeabi_dmul+0x2a8>
 80013fa:	e07f      	b.n	80014fc <__aeabi_dmul+0x3a8>
 80013fc:	2e00      	cmp	r6, #0
 80013fe:	d100      	bne.n	8001402 <__aeabi_dmul+0x2ae>
 8001400:	e0dc      	b.n	80015bc <__aeabi_dmul+0x468>
 8001402:	0030      	movs	r0, r6
 8001404:	f000 fd4e 	bl	8001ea4 <__clzsi2>
 8001408:	0002      	movs	r2, r0
 800140a:	3a0b      	subs	r2, #11
 800140c:	231d      	movs	r3, #29
 800140e:	0001      	movs	r1, r0
 8001410:	1a9b      	subs	r3, r3, r2
 8001412:	4652      	mov	r2, sl
 8001414:	3908      	subs	r1, #8
 8001416:	40da      	lsrs	r2, r3
 8001418:	408e      	lsls	r6, r1
 800141a:	4316      	orrs	r6, r2
 800141c:	4652      	mov	r2, sl
 800141e:	408a      	lsls	r2, r1
 8001420:	9b00      	ldr	r3, [sp, #0]
 8001422:	4935      	ldr	r1, [pc, #212]	; (80014f8 <__aeabi_dmul+0x3a4>)
 8001424:	1a18      	subs	r0, r3, r0
 8001426:	0003      	movs	r3, r0
 8001428:	468c      	mov	ip, r1
 800142a:	4463      	add	r3, ip
 800142c:	2000      	movs	r0, #0
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	e6d3      	b.n	80011da <__aeabi_dmul+0x86>
 8001432:	0025      	movs	r5, r4
 8001434:	4305      	orrs	r5, r0
 8001436:	d04a      	beq.n	80014ce <__aeabi_dmul+0x37a>
 8001438:	2c00      	cmp	r4, #0
 800143a:	d100      	bne.n	800143e <__aeabi_dmul+0x2ea>
 800143c:	e0b0      	b.n	80015a0 <__aeabi_dmul+0x44c>
 800143e:	0020      	movs	r0, r4
 8001440:	f000 fd30 	bl	8001ea4 <__clzsi2>
 8001444:	0001      	movs	r1, r0
 8001446:	0002      	movs	r2, r0
 8001448:	390b      	subs	r1, #11
 800144a:	231d      	movs	r3, #29
 800144c:	0010      	movs	r0, r2
 800144e:	1a5b      	subs	r3, r3, r1
 8001450:	0031      	movs	r1, r6
 8001452:	0035      	movs	r5, r6
 8001454:	3808      	subs	r0, #8
 8001456:	4084      	lsls	r4, r0
 8001458:	40d9      	lsrs	r1, r3
 800145a:	4085      	lsls	r5, r0
 800145c:	430c      	orrs	r4, r1
 800145e:	4826      	ldr	r0, [pc, #152]	; (80014f8 <__aeabi_dmul+0x3a4>)
 8001460:	1a83      	subs	r3, r0, r2
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2300      	movs	r3, #0
 8001466:	4699      	mov	r9, r3
 8001468:	469b      	mov	fp, r3
 800146a:	e697      	b.n	800119c <__aeabi_dmul+0x48>
 800146c:	0005      	movs	r5, r0
 800146e:	4325      	orrs	r5, r4
 8001470:	d126      	bne.n	80014c0 <__aeabi_dmul+0x36c>
 8001472:	2208      	movs	r2, #8
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2302      	movs	r3, #2
 8001478:	2400      	movs	r4, #0
 800147a:	4691      	mov	r9, r2
 800147c:	469b      	mov	fp, r3
 800147e:	e68d      	b.n	800119c <__aeabi_dmul+0x48>
 8001480:	4652      	mov	r2, sl
 8001482:	9b00      	ldr	r3, [sp, #0]
 8001484:	4332      	orrs	r2, r6
 8001486:	d110      	bne.n	80014aa <__aeabi_dmul+0x356>
 8001488:	4915      	ldr	r1, [pc, #84]	; (80014e0 <__aeabi_dmul+0x38c>)
 800148a:	2600      	movs	r6, #0
 800148c:	468c      	mov	ip, r1
 800148e:	4463      	add	r3, ip
 8001490:	4649      	mov	r1, r9
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2302      	movs	r3, #2
 8001496:	4319      	orrs	r1, r3
 8001498:	4689      	mov	r9, r1
 800149a:	2002      	movs	r0, #2
 800149c:	e69d      	b.n	80011da <__aeabi_dmul+0x86>
 800149e:	465b      	mov	r3, fp
 80014a0:	9701      	str	r7, [sp, #4]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d000      	beq.n	80014a8 <__aeabi_dmul+0x354>
 80014a6:	e6ad      	b.n	8001204 <__aeabi_dmul+0xb0>
 80014a8:	e6c3      	b.n	8001232 <__aeabi_dmul+0xde>
 80014aa:	4a0d      	ldr	r2, [pc, #52]	; (80014e0 <__aeabi_dmul+0x38c>)
 80014ac:	2003      	movs	r0, #3
 80014ae:	4694      	mov	ip, r2
 80014b0:	4463      	add	r3, ip
 80014b2:	464a      	mov	r2, r9
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	2303      	movs	r3, #3
 80014b8:	431a      	orrs	r2, r3
 80014ba:	4691      	mov	r9, r2
 80014bc:	4652      	mov	r2, sl
 80014be:	e68c      	b.n	80011da <__aeabi_dmul+0x86>
 80014c0:	220c      	movs	r2, #12
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2303      	movs	r3, #3
 80014c6:	0005      	movs	r5, r0
 80014c8:	4691      	mov	r9, r2
 80014ca:	469b      	mov	fp, r3
 80014cc:	e666      	b.n	800119c <__aeabi_dmul+0x48>
 80014ce:	2304      	movs	r3, #4
 80014d0:	4699      	mov	r9, r3
 80014d2:	2300      	movs	r3, #0
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	3301      	adds	r3, #1
 80014d8:	2400      	movs	r4, #0
 80014da:	469b      	mov	fp, r3
 80014dc:	e65e      	b.n	800119c <__aeabi_dmul+0x48>
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	000007ff 	.word	0x000007ff
 80014e4:	fffffc01 	.word	0xfffffc01
 80014e8:	08006048 	.word	0x08006048
 80014ec:	000003ff 	.word	0x000003ff
 80014f0:	feffffff 	.word	0xfeffffff
 80014f4:	000007fe 	.word	0x000007fe
 80014f8:	fffffc0d 	.word	0xfffffc0d
 80014fc:	4649      	mov	r1, r9
 80014fe:	2301      	movs	r3, #1
 8001500:	4319      	orrs	r1, r3
 8001502:	4689      	mov	r9, r1
 8001504:	2600      	movs	r6, #0
 8001506:	2001      	movs	r0, #1
 8001508:	e667      	b.n	80011da <__aeabi_dmul+0x86>
 800150a:	2300      	movs	r3, #0
 800150c:	2480      	movs	r4, #128	; 0x80
 800150e:	2500      	movs	r5, #0
 8001510:	4a43      	ldr	r2, [pc, #268]	; (8001620 <__aeabi_dmul+0x4cc>)
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	0324      	lsls	r4, r4, #12
 8001516:	e67e      	b.n	8001216 <__aeabi_dmul+0xc2>
 8001518:	2001      	movs	r0, #1
 800151a:	1a40      	subs	r0, r0, r1
 800151c:	2838      	cmp	r0, #56	; 0x38
 800151e:	dd00      	ble.n	8001522 <__aeabi_dmul+0x3ce>
 8001520:	e676      	b.n	8001210 <__aeabi_dmul+0xbc>
 8001522:	281f      	cmp	r0, #31
 8001524:	dd5b      	ble.n	80015de <__aeabi_dmul+0x48a>
 8001526:	221f      	movs	r2, #31
 8001528:	0023      	movs	r3, r4
 800152a:	4252      	negs	r2, r2
 800152c:	1a51      	subs	r1, r2, r1
 800152e:	40cb      	lsrs	r3, r1
 8001530:	0019      	movs	r1, r3
 8001532:	2820      	cmp	r0, #32
 8001534:	d003      	beq.n	800153e <__aeabi_dmul+0x3ea>
 8001536:	4a3b      	ldr	r2, [pc, #236]	; (8001624 <__aeabi_dmul+0x4d0>)
 8001538:	4462      	add	r2, ip
 800153a:	4094      	lsls	r4, r2
 800153c:	4325      	orrs	r5, r4
 800153e:	1e6a      	subs	r2, r5, #1
 8001540:	4195      	sbcs	r5, r2
 8001542:	002a      	movs	r2, r5
 8001544:	430a      	orrs	r2, r1
 8001546:	2107      	movs	r1, #7
 8001548:	000d      	movs	r5, r1
 800154a:	2400      	movs	r4, #0
 800154c:	4015      	ands	r5, r2
 800154e:	4211      	tst	r1, r2
 8001550:	d05b      	beq.n	800160a <__aeabi_dmul+0x4b6>
 8001552:	210f      	movs	r1, #15
 8001554:	2400      	movs	r4, #0
 8001556:	4011      	ands	r1, r2
 8001558:	2904      	cmp	r1, #4
 800155a:	d053      	beq.n	8001604 <__aeabi_dmul+0x4b0>
 800155c:	1d11      	adds	r1, r2, #4
 800155e:	4291      	cmp	r1, r2
 8001560:	4192      	sbcs	r2, r2
 8001562:	4252      	negs	r2, r2
 8001564:	18a4      	adds	r4, r4, r2
 8001566:	000a      	movs	r2, r1
 8001568:	0223      	lsls	r3, r4, #8
 800156a:	d54b      	bpl.n	8001604 <__aeabi_dmul+0x4b0>
 800156c:	2201      	movs	r2, #1
 800156e:	2400      	movs	r4, #0
 8001570:	2500      	movs	r5, #0
 8001572:	e650      	b.n	8001216 <__aeabi_dmul+0xc2>
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	031b      	lsls	r3, r3, #12
 8001578:	421c      	tst	r4, r3
 800157a:	d009      	beq.n	8001590 <__aeabi_dmul+0x43c>
 800157c:	421e      	tst	r6, r3
 800157e:	d107      	bne.n	8001590 <__aeabi_dmul+0x43c>
 8001580:	4333      	orrs	r3, r6
 8001582:	031c      	lsls	r4, r3, #12
 8001584:	4643      	mov	r3, r8
 8001586:	0015      	movs	r5, r2
 8001588:	0b24      	lsrs	r4, r4, #12
 800158a:	4a25      	ldr	r2, [pc, #148]	; (8001620 <__aeabi_dmul+0x4cc>)
 800158c:	9301      	str	r3, [sp, #4]
 800158e:	e642      	b.n	8001216 <__aeabi_dmul+0xc2>
 8001590:	2280      	movs	r2, #128	; 0x80
 8001592:	0312      	lsls	r2, r2, #12
 8001594:	4314      	orrs	r4, r2
 8001596:	0324      	lsls	r4, r4, #12
 8001598:	4a21      	ldr	r2, [pc, #132]	; (8001620 <__aeabi_dmul+0x4cc>)
 800159a:	0b24      	lsrs	r4, r4, #12
 800159c:	9701      	str	r7, [sp, #4]
 800159e:	e63a      	b.n	8001216 <__aeabi_dmul+0xc2>
 80015a0:	f000 fc80 	bl	8001ea4 <__clzsi2>
 80015a4:	0001      	movs	r1, r0
 80015a6:	0002      	movs	r2, r0
 80015a8:	3115      	adds	r1, #21
 80015aa:	3220      	adds	r2, #32
 80015ac:	291c      	cmp	r1, #28
 80015ae:	dc00      	bgt.n	80015b2 <__aeabi_dmul+0x45e>
 80015b0:	e74b      	b.n	800144a <__aeabi_dmul+0x2f6>
 80015b2:	0034      	movs	r4, r6
 80015b4:	3808      	subs	r0, #8
 80015b6:	2500      	movs	r5, #0
 80015b8:	4084      	lsls	r4, r0
 80015ba:	e750      	b.n	800145e <__aeabi_dmul+0x30a>
 80015bc:	f000 fc72 	bl	8001ea4 <__clzsi2>
 80015c0:	0003      	movs	r3, r0
 80015c2:	001a      	movs	r2, r3
 80015c4:	3215      	adds	r2, #21
 80015c6:	3020      	adds	r0, #32
 80015c8:	2a1c      	cmp	r2, #28
 80015ca:	dc00      	bgt.n	80015ce <__aeabi_dmul+0x47a>
 80015cc:	e71e      	b.n	800140c <__aeabi_dmul+0x2b8>
 80015ce:	4656      	mov	r6, sl
 80015d0:	3b08      	subs	r3, #8
 80015d2:	2200      	movs	r2, #0
 80015d4:	409e      	lsls	r6, r3
 80015d6:	e723      	b.n	8001420 <__aeabi_dmul+0x2cc>
 80015d8:	9b00      	ldr	r3, [sp, #0]
 80015da:	469c      	mov	ip, r3
 80015dc:	e6e6      	b.n	80013ac <__aeabi_dmul+0x258>
 80015de:	4912      	ldr	r1, [pc, #72]	; (8001628 <__aeabi_dmul+0x4d4>)
 80015e0:	0022      	movs	r2, r4
 80015e2:	4461      	add	r1, ip
 80015e4:	002e      	movs	r6, r5
 80015e6:	408d      	lsls	r5, r1
 80015e8:	408a      	lsls	r2, r1
 80015ea:	40c6      	lsrs	r6, r0
 80015ec:	1e69      	subs	r1, r5, #1
 80015ee:	418d      	sbcs	r5, r1
 80015f0:	4332      	orrs	r2, r6
 80015f2:	432a      	orrs	r2, r5
 80015f4:	40c4      	lsrs	r4, r0
 80015f6:	0753      	lsls	r3, r2, #29
 80015f8:	d0b6      	beq.n	8001568 <__aeabi_dmul+0x414>
 80015fa:	210f      	movs	r1, #15
 80015fc:	4011      	ands	r1, r2
 80015fe:	2904      	cmp	r1, #4
 8001600:	d1ac      	bne.n	800155c <__aeabi_dmul+0x408>
 8001602:	e7b1      	b.n	8001568 <__aeabi_dmul+0x414>
 8001604:	0765      	lsls	r5, r4, #29
 8001606:	0264      	lsls	r4, r4, #9
 8001608:	0b24      	lsrs	r4, r4, #12
 800160a:	08d2      	lsrs	r2, r2, #3
 800160c:	4315      	orrs	r5, r2
 800160e:	2200      	movs	r2, #0
 8001610:	e601      	b.n	8001216 <__aeabi_dmul+0xc2>
 8001612:	2280      	movs	r2, #128	; 0x80
 8001614:	0312      	lsls	r2, r2, #12
 8001616:	4314      	orrs	r4, r2
 8001618:	0324      	lsls	r4, r4, #12
 800161a:	4a01      	ldr	r2, [pc, #4]	; (8001620 <__aeabi_dmul+0x4cc>)
 800161c:	0b24      	lsrs	r4, r4, #12
 800161e:	e5fa      	b.n	8001216 <__aeabi_dmul+0xc2>
 8001620:	000007ff 	.word	0x000007ff
 8001624:	0000043e 	.word	0x0000043e
 8001628:	0000041e 	.word	0x0000041e

0800162c <__aeabi_dsub>:
 800162c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800162e:	4657      	mov	r7, sl
 8001630:	464e      	mov	r6, r9
 8001632:	4645      	mov	r5, r8
 8001634:	46de      	mov	lr, fp
 8001636:	b5e0      	push	{r5, r6, r7, lr}
 8001638:	001e      	movs	r6, r3
 800163a:	0017      	movs	r7, r2
 800163c:	004a      	lsls	r2, r1, #1
 800163e:	030b      	lsls	r3, r1, #12
 8001640:	0d52      	lsrs	r2, r2, #21
 8001642:	0a5b      	lsrs	r3, r3, #9
 8001644:	4690      	mov	r8, r2
 8001646:	0f42      	lsrs	r2, r0, #29
 8001648:	431a      	orrs	r2, r3
 800164a:	0fcd      	lsrs	r5, r1, #31
 800164c:	4ccd      	ldr	r4, [pc, #820]	; (8001984 <__aeabi_dsub+0x358>)
 800164e:	0331      	lsls	r1, r6, #12
 8001650:	00c3      	lsls	r3, r0, #3
 8001652:	4694      	mov	ip, r2
 8001654:	0070      	lsls	r0, r6, #1
 8001656:	0f7a      	lsrs	r2, r7, #29
 8001658:	0a49      	lsrs	r1, r1, #9
 800165a:	00ff      	lsls	r7, r7, #3
 800165c:	469a      	mov	sl, r3
 800165e:	46b9      	mov	r9, r7
 8001660:	0d40      	lsrs	r0, r0, #21
 8001662:	0ff6      	lsrs	r6, r6, #31
 8001664:	4311      	orrs	r1, r2
 8001666:	42a0      	cmp	r0, r4
 8001668:	d100      	bne.n	800166c <__aeabi_dsub+0x40>
 800166a:	e0b1      	b.n	80017d0 <__aeabi_dsub+0x1a4>
 800166c:	2201      	movs	r2, #1
 800166e:	4056      	eors	r6, r2
 8001670:	46b3      	mov	fp, r6
 8001672:	42b5      	cmp	r5, r6
 8001674:	d100      	bne.n	8001678 <__aeabi_dsub+0x4c>
 8001676:	e088      	b.n	800178a <__aeabi_dsub+0x15e>
 8001678:	4642      	mov	r2, r8
 800167a:	1a12      	subs	r2, r2, r0
 800167c:	2a00      	cmp	r2, #0
 800167e:	dc00      	bgt.n	8001682 <__aeabi_dsub+0x56>
 8001680:	e0ae      	b.n	80017e0 <__aeabi_dsub+0x1b4>
 8001682:	2800      	cmp	r0, #0
 8001684:	d100      	bne.n	8001688 <__aeabi_dsub+0x5c>
 8001686:	e0c1      	b.n	800180c <__aeabi_dsub+0x1e0>
 8001688:	48be      	ldr	r0, [pc, #760]	; (8001984 <__aeabi_dsub+0x358>)
 800168a:	4580      	cmp	r8, r0
 800168c:	d100      	bne.n	8001690 <__aeabi_dsub+0x64>
 800168e:	e151      	b.n	8001934 <__aeabi_dsub+0x308>
 8001690:	2080      	movs	r0, #128	; 0x80
 8001692:	0400      	lsls	r0, r0, #16
 8001694:	4301      	orrs	r1, r0
 8001696:	2a38      	cmp	r2, #56	; 0x38
 8001698:	dd00      	ble.n	800169c <__aeabi_dsub+0x70>
 800169a:	e17b      	b.n	8001994 <__aeabi_dsub+0x368>
 800169c:	2a1f      	cmp	r2, #31
 800169e:	dd00      	ble.n	80016a2 <__aeabi_dsub+0x76>
 80016a0:	e1ee      	b.n	8001a80 <__aeabi_dsub+0x454>
 80016a2:	2020      	movs	r0, #32
 80016a4:	003e      	movs	r6, r7
 80016a6:	1a80      	subs	r0, r0, r2
 80016a8:	000c      	movs	r4, r1
 80016aa:	40d6      	lsrs	r6, r2
 80016ac:	40d1      	lsrs	r1, r2
 80016ae:	4087      	lsls	r7, r0
 80016b0:	4662      	mov	r2, ip
 80016b2:	4084      	lsls	r4, r0
 80016b4:	1a52      	subs	r2, r2, r1
 80016b6:	1e78      	subs	r0, r7, #1
 80016b8:	4187      	sbcs	r7, r0
 80016ba:	4694      	mov	ip, r2
 80016bc:	4334      	orrs	r4, r6
 80016be:	4327      	orrs	r7, r4
 80016c0:	1bdc      	subs	r4, r3, r7
 80016c2:	42a3      	cmp	r3, r4
 80016c4:	419b      	sbcs	r3, r3
 80016c6:	4662      	mov	r2, ip
 80016c8:	425b      	negs	r3, r3
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	4699      	mov	r9, r3
 80016ce:	464b      	mov	r3, r9
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	d400      	bmi.n	80016d6 <__aeabi_dsub+0xaa>
 80016d4:	e118      	b.n	8001908 <__aeabi_dsub+0x2dc>
 80016d6:	464b      	mov	r3, r9
 80016d8:	0258      	lsls	r0, r3, #9
 80016da:	0a43      	lsrs	r3, r0, #9
 80016dc:	4699      	mov	r9, r3
 80016de:	464b      	mov	r3, r9
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dsub+0xba>
 80016e4:	e137      	b.n	8001956 <__aeabi_dsub+0x32a>
 80016e6:	4648      	mov	r0, r9
 80016e8:	f000 fbdc 	bl	8001ea4 <__clzsi2>
 80016ec:	0001      	movs	r1, r0
 80016ee:	3908      	subs	r1, #8
 80016f0:	2320      	movs	r3, #32
 80016f2:	0022      	movs	r2, r4
 80016f4:	4648      	mov	r0, r9
 80016f6:	1a5b      	subs	r3, r3, r1
 80016f8:	40da      	lsrs	r2, r3
 80016fa:	4088      	lsls	r0, r1
 80016fc:	408c      	lsls	r4, r1
 80016fe:	4643      	mov	r3, r8
 8001700:	4310      	orrs	r0, r2
 8001702:	4588      	cmp	r8, r1
 8001704:	dd00      	ble.n	8001708 <__aeabi_dsub+0xdc>
 8001706:	e136      	b.n	8001976 <__aeabi_dsub+0x34a>
 8001708:	1ac9      	subs	r1, r1, r3
 800170a:	1c4b      	adds	r3, r1, #1
 800170c:	2b1f      	cmp	r3, #31
 800170e:	dd00      	ble.n	8001712 <__aeabi_dsub+0xe6>
 8001710:	e0ea      	b.n	80018e8 <__aeabi_dsub+0x2bc>
 8001712:	2220      	movs	r2, #32
 8001714:	0026      	movs	r6, r4
 8001716:	1ad2      	subs	r2, r2, r3
 8001718:	0001      	movs	r1, r0
 800171a:	4094      	lsls	r4, r2
 800171c:	40de      	lsrs	r6, r3
 800171e:	40d8      	lsrs	r0, r3
 8001720:	2300      	movs	r3, #0
 8001722:	4091      	lsls	r1, r2
 8001724:	1e62      	subs	r2, r4, #1
 8001726:	4194      	sbcs	r4, r2
 8001728:	4681      	mov	r9, r0
 800172a:	4698      	mov	r8, r3
 800172c:	4331      	orrs	r1, r6
 800172e:	430c      	orrs	r4, r1
 8001730:	0763      	lsls	r3, r4, #29
 8001732:	d009      	beq.n	8001748 <__aeabi_dsub+0x11c>
 8001734:	230f      	movs	r3, #15
 8001736:	4023      	ands	r3, r4
 8001738:	2b04      	cmp	r3, #4
 800173a:	d005      	beq.n	8001748 <__aeabi_dsub+0x11c>
 800173c:	1d23      	adds	r3, r4, #4
 800173e:	42a3      	cmp	r3, r4
 8001740:	41a4      	sbcs	r4, r4
 8001742:	4264      	negs	r4, r4
 8001744:	44a1      	add	r9, r4
 8001746:	001c      	movs	r4, r3
 8001748:	464b      	mov	r3, r9
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	d400      	bmi.n	8001750 <__aeabi_dsub+0x124>
 800174e:	e0de      	b.n	800190e <__aeabi_dsub+0x2e2>
 8001750:	4641      	mov	r1, r8
 8001752:	4b8c      	ldr	r3, [pc, #560]	; (8001984 <__aeabi_dsub+0x358>)
 8001754:	3101      	adds	r1, #1
 8001756:	4299      	cmp	r1, r3
 8001758:	d100      	bne.n	800175c <__aeabi_dsub+0x130>
 800175a:	e0e7      	b.n	800192c <__aeabi_dsub+0x300>
 800175c:	464b      	mov	r3, r9
 800175e:	488a      	ldr	r0, [pc, #552]	; (8001988 <__aeabi_dsub+0x35c>)
 8001760:	08e4      	lsrs	r4, r4, #3
 8001762:	4003      	ands	r3, r0
 8001764:	0018      	movs	r0, r3
 8001766:	0549      	lsls	r1, r1, #21
 8001768:	075b      	lsls	r3, r3, #29
 800176a:	0240      	lsls	r0, r0, #9
 800176c:	4323      	orrs	r3, r4
 800176e:	0d4a      	lsrs	r2, r1, #21
 8001770:	0b04      	lsrs	r4, r0, #12
 8001772:	0512      	lsls	r2, r2, #20
 8001774:	07ed      	lsls	r5, r5, #31
 8001776:	4322      	orrs	r2, r4
 8001778:	432a      	orrs	r2, r5
 800177a:	0018      	movs	r0, r3
 800177c:	0011      	movs	r1, r2
 800177e:	bcf0      	pop	{r4, r5, r6, r7}
 8001780:	46bb      	mov	fp, r7
 8001782:	46b2      	mov	sl, r6
 8001784:	46a9      	mov	r9, r5
 8001786:	46a0      	mov	r8, r4
 8001788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800178a:	4642      	mov	r2, r8
 800178c:	1a12      	subs	r2, r2, r0
 800178e:	2a00      	cmp	r2, #0
 8001790:	dd52      	ble.n	8001838 <__aeabi_dsub+0x20c>
 8001792:	2800      	cmp	r0, #0
 8001794:	d100      	bne.n	8001798 <__aeabi_dsub+0x16c>
 8001796:	e09c      	b.n	80018d2 <__aeabi_dsub+0x2a6>
 8001798:	45a0      	cmp	r8, r4
 800179a:	d100      	bne.n	800179e <__aeabi_dsub+0x172>
 800179c:	e0ca      	b.n	8001934 <__aeabi_dsub+0x308>
 800179e:	2080      	movs	r0, #128	; 0x80
 80017a0:	0400      	lsls	r0, r0, #16
 80017a2:	4301      	orrs	r1, r0
 80017a4:	2a38      	cmp	r2, #56	; 0x38
 80017a6:	dd00      	ble.n	80017aa <__aeabi_dsub+0x17e>
 80017a8:	e149      	b.n	8001a3e <__aeabi_dsub+0x412>
 80017aa:	2a1f      	cmp	r2, #31
 80017ac:	dc00      	bgt.n	80017b0 <__aeabi_dsub+0x184>
 80017ae:	e197      	b.n	8001ae0 <__aeabi_dsub+0x4b4>
 80017b0:	0010      	movs	r0, r2
 80017b2:	000e      	movs	r6, r1
 80017b4:	3820      	subs	r0, #32
 80017b6:	40c6      	lsrs	r6, r0
 80017b8:	2a20      	cmp	r2, #32
 80017ba:	d004      	beq.n	80017c6 <__aeabi_dsub+0x19a>
 80017bc:	2040      	movs	r0, #64	; 0x40
 80017be:	1a82      	subs	r2, r0, r2
 80017c0:	4091      	lsls	r1, r2
 80017c2:	430f      	orrs	r7, r1
 80017c4:	46b9      	mov	r9, r7
 80017c6:	464c      	mov	r4, r9
 80017c8:	1e62      	subs	r2, r4, #1
 80017ca:	4194      	sbcs	r4, r2
 80017cc:	4334      	orrs	r4, r6
 80017ce:	e13a      	b.n	8001a46 <__aeabi_dsub+0x41a>
 80017d0:	000a      	movs	r2, r1
 80017d2:	433a      	orrs	r2, r7
 80017d4:	d028      	beq.n	8001828 <__aeabi_dsub+0x1fc>
 80017d6:	46b3      	mov	fp, r6
 80017d8:	42b5      	cmp	r5, r6
 80017da:	d02b      	beq.n	8001834 <__aeabi_dsub+0x208>
 80017dc:	4a6b      	ldr	r2, [pc, #428]	; (800198c <__aeabi_dsub+0x360>)
 80017de:	4442      	add	r2, r8
 80017e0:	2a00      	cmp	r2, #0
 80017e2:	d05d      	beq.n	80018a0 <__aeabi_dsub+0x274>
 80017e4:	4642      	mov	r2, r8
 80017e6:	4644      	mov	r4, r8
 80017e8:	1a82      	subs	r2, r0, r2
 80017ea:	2c00      	cmp	r4, #0
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dsub+0x1c4>
 80017ee:	e0f5      	b.n	80019dc <__aeabi_dsub+0x3b0>
 80017f0:	4665      	mov	r5, ip
 80017f2:	431d      	orrs	r5, r3
 80017f4:	d100      	bne.n	80017f8 <__aeabi_dsub+0x1cc>
 80017f6:	e19c      	b.n	8001b32 <__aeabi_dsub+0x506>
 80017f8:	1e55      	subs	r5, r2, #1
 80017fa:	2a01      	cmp	r2, #1
 80017fc:	d100      	bne.n	8001800 <__aeabi_dsub+0x1d4>
 80017fe:	e1fb      	b.n	8001bf8 <__aeabi_dsub+0x5cc>
 8001800:	4c60      	ldr	r4, [pc, #384]	; (8001984 <__aeabi_dsub+0x358>)
 8001802:	42a2      	cmp	r2, r4
 8001804:	d100      	bne.n	8001808 <__aeabi_dsub+0x1dc>
 8001806:	e1bd      	b.n	8001b84 <__aeabi_dsub+0x558>
 8001808:	002a      	movs	r2, r5
 800180a:	e0f0      	b.n	80019ee <__aeabi_dsub+0x3c2>
 800180c:	0008      	movs	r0, r1
 800180e:	4338      	orrs	r0, r7
 8001810:	d100      	bne.n	8001814 <__aeabi_dsub+0x1e8>
 8001812:	e0c3      	b.n	800199c <__aeabi_dsub+0x370>
 8001814:	1e50      	subs	r0, r2, #1
 8001816:	2a01      	cmp	r2, #1
 8001818:	d100      	bne.n	800181c <__aeabi_dsub+0x1f0>
 800181a:	e1a8      	b.n	8001b6e <__aeabi_dsub+0x542>
 800181c:	4c59      	ldr	r4, [pc, #356]	; (8001984 <__aeabi_dsub+0x358>)
 800181e:	42a2      	cmp	r2, r4
 8001820:	d100      	bne.n	8001824 <__aeabi_dsub+0x1f8>
 8001822:	e087      	b.n	8001934 <__aeabi_dsub+0x308>
 8001824:	0002      	movs	r2, r0
 8001826:	e736      	b.n	8001696 <__aeabi_dsub+0x6a>
 8001828:	2201      	movs	r2, #1
 800182a:	4056      	eors	r6, r2
 800182c:	46b3      	mov	fp, r6
 800182e:	42b5      	cmp	r5, r6
 8001830:	d000      	beq.n	8001834 <__aeabi_dsub+0x208>
 8001832:	e721      	b.n	8001678 <__aeabi_dsub+0x4c>
 8001834:	4a55      	ldr	r2, [pc, #340]	; (800198c <__aeabi_dsub+0x360>)
 8001836:	4442      	add	r2, r8
 8001838:	2a00      	cmp	r2, #0
 800183a:	d100      	bne.n	800183e <__aeabi_dsub+0x212>
 800183c:	e0b5      	b.n	80019aa <__aeabi_dsub+0x37e>
 800183e:	4642      	mov	r2, r8
 8001840:	4644      	mov	r4, r8
 8001842:	1a82      	subs	r2, r0, r2
 8001844:	2c00      	cmp	r4, #0
 8001846:	d100      	bne.n	800184a <__aeabi_dsub+0x21e>
 8001848:	e138      	b.n	8001abc <__aeabi_dsub+0x490>
 800184a:	4e4e      	ldr	r6, [pc, #312]	; (8001984 <__aeabi_dsub+0x358>)
 800184c:	42b0      	cmp	r0, r6
 800184e:	d100      	bne.n	8001852 <__aeabi_dsub+0x226>
 8001850:	e1de      	b.n	8001c10 <__aeabi_dsub+0x5e4>
 8001852:	2680      	movs	r6, #128	; 0x80
 8001854:	4664      	mov	r4, ip
 8001856:	0436      	lsls	r6, r6, #16
 8001858:	4334      	orrs	r4, r6
 800185a:	46a4      	mov	ip, r4
 800185c:	2a38      	cmp	r2, #56	; 0x38
 800185e:	dd00      	ble.n	8001862 <__aeabi_dsub+0x236>
 8001860:	e196      	b.n	8001b90 <__aeabi_dsub+0x564>
 8001862:	2a1f      	cmp	r2, #31
 8001864:	dd00      	ble.n	8001868 <__aeabi_dsub+0x23c>
 8001866:	e224      	b.n	8001cb2 <__aeabi_dsub+0x686>
 8001868:	2620      	movs	r6, #32
 800186a:	1ab4      	subs	r4, r6, r2
 800186c:	46a2      	mov	sl, r4
 800186e:	4664      	mov	r4, ip
 8001870:	4656      	mov	r6, sl
 8001872:	40b4      	lsls	r4, r6
 8001874:	46a1      	mov	r9, r4
 8001876:	001c      	movs	r4, r3
 8001878:	464e      	mov	r6, r9
 800187a:	40d4      	lsrs	r4, r2
 800187c:	4326      	orrs	r6, r4
 800187e:	0034      	movs	r4, r6
 8001880:	4656      	mov	r6, sl
 8001882:	40b3      	lsls	r3, r6
 8001884:	1e5e      	subs	r6, r3, #1
 8001886:	41b3      	sbcs	r3, r6
 8001888:	431c      	orrs	r4, r3
 800188a:	4663      	mov	r3, ip
 800188c:	40d3      	lsrs	r3, r2
 800188e:	18c9      	adds	r1, r1, r3
 8001890:	19e4      	adds	r4, r4, r7
 8001892:	42bc      	cmp	r4, r7
 8001894:	41bf      	sbcs	r7, r7
 8001896:	427f      	negs	r7, r7
 8001898:	46b9      	mov	r9, r7
 800189a:	4680      	mov	r8, r0
 800189c:	4489      	add	r9, r1
 800189e:	e0d8      	b.n	8001a52 <__aeabi_dsub+0x426>
 80018a0:	4640      	mov	r0, r8
 80018a2:	4c3b      	ldr	r4, [pc, #236]	; (8001990 <__aeabi_dsub+0x364>)
 80018a4:	3001      	adds	r0, #1
 80018a6:	4220      	tst	r0, r4
 80018a8:	d000      	beq.n	80018ac <__aeabi_dsub+0x280>
 80018aa:	e0b4      	b.n	8001a16 <__aeabi_dsub+0x3ea>
 80018ac:	4640      	mov	r0, r8
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d000      	beq.n	80018b4 <__aeabi_dsub+0x288>
 80018b2:	e144      	b.n	8001b3e <__aeabi_dsub+0x512>
 80018b4:	4660      	mov	r0, ip
 80018b6:	4318      	orrs	r0, r3
 80018b8:	d100      	bne.n	80018bc <__aeabi_dsub+0x290>
 80018ba:	e190      	b.n	8001bde <__aeabi_dsub+0x5b2>
 80018bc:	0008      	movs	r0, r1
 80018be:	4338      	orrs	r0, r7
 80018c0:	d000      	beq.n	80018c4 <__aeabi_dsub+0x298>
 80018c2:	e1aa      	b.n	8001c1a <__aeabi_dsub+0x5ee>
 80018c4:	4661      	mov	r1, ip
 80018c6:	08db      	lsrs	r3, r3, #3
 80018c8:	0749      	lsls	r1, r1, #29
 80018ca:	430b      	orrs	r3, r1
 80018cc:	4661      	mov	r1, ip
 80018ce:	08cc      	lsrs	r4, r1, #3
 80018d0:	e027      	b.n	8001922 <__aeabi_dsub+0x2f6>
 80018d2:	0008      	movs	r0, r1
 80018d4:	4338      	orrs	r0, r7
 80018d6:	d061      	beq.n	800199c <__aeabi_dsub+0x370>
 80018d8:	1e50      	subs	r0, r2, #1
 80018da:	2a01      	cmp	r2, #1
 80018dc:	d100      	bne.n	80018e0 <__aeabi_dsub+0x2b4>
 80018de:	e139      	b.n	8001b54 <__aeabi_dsub+0x528>
 80018e0:	42a2      	cmp	r2, r4
 80018e2:	d027      	beq.n	8001934 <__aeabi_dsub+0x308>
 80018e4:	0002      	movs	r2, r0
 80018e6:	e75d      	b.n	80017a4 <__aeabi_dsub+0x178>
 80018e8:	0002      	movs	r2, r0
 80018ea:	391f      	subs	r1, #31
 80018ec:	40ca      	lsrs	r2, r1
 80018ee:	0011      	movs	r1, r2
 80018f0:	2b20      	cmp	r3, #32
 80018f2:	d003      	beq.n	80018fc <__aeabi_dsub+0x2d0>
 80018f4:	2240      	movs	r2, #64	; 0x40
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	4098      	lsls	r0, r3
 80018fa:	4304      	orrs	r4, r0
 80018fc:	1e63      	subs	r3, r4, #1
 80018fe:	419c      	sbcs	r4, r3
 8001900:	2300      	movs	r3, #0
 8001902:	4699      	mov	r9, r3
 8001904:	4698      	mov	r8, r3
 8001906:	430c      	orrs	r4, r1
 8001908:	0763      	lsls	r3, r4, #29
 800190a:	d000      	beq.n	800190e <__aeabi_dsub+0x2e2>
 800190c:	e712      	b.n	8001734 <__aeabi_dsub+0x108>
 800190e:	464b      	mov	r3, r9
 8001910:	464a      	mov	r2, r9
 8001912:	08e4      	lsrs	r4, r4, #3
 8001914:	075b      	lsls	r3, r3, #29
 8001916:	4323      	orrs	r3, r4
 8001918:	08d4      	lsrs	r4, r2, #3
 800191a:	4642      	mov	r2, r8
 800191c:	4919      	ldr	r1, [pc, #100]	; (8001984 <__aeabi_dsub+0x358>)
 800191e:	428a      	cmp	r2, r1
 8001920:	d00e      	beq.n	8001940 <__aeabi_dsub+0x314>
 8001922:	0324      	lsls	r4, r4, #12
 8001924:	0552      	lsls	r2, r2, #21
 8001926:	0b24      	lsrs	r4, r4, #12
 8001928:	0d52      	lsrs	r2, r2, #21
 800192a:	e722      	b.n	8001772 <__aeabi_dsub+0x146>
 800192c:	000a      	movs	r2, r1
 800192e:	2400      	movs	r4, #0
 8001930:	2300      	movs	r3, #0
 8001932:	e71e      	b.n	8001772 <__aeabi_dsub+0x146>
 8001934:	08db      	lsrs	r3, r3, #3
 8001936:	4662      	mov	r2, ip
 8001938:	0752      	lsls	r2, r2, #29
 800193a:	4313      	orrs	r3, r2
 800193c:	4662      	mov	r2, ip
 800193e:	08d4      	lsrs	r4, r2, #3
 8001940:	001a      	movs	r2, r3
 8001942:	4322      	orrs	r2, r4
 8001944:	d100      	bne.n	8001948 <__aeabi_dsub+0x31c>
 8001946:	e1fc      	b.n	8001d42 <__aeabi_dsub+0x716>
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	0312      	lsls	r2, r2, #12
 800194c:	4314      	orrs	r4, r2
 800194e:	0324      	lsls	r4, r4, #12
 8001950:	4a0c      	ldr	r2, [pc, #48]	; (8001984 <__aeabi_dsub+0x358>)
 8001952:	0b24      	lsrs	r4, r4, #12
 8001954:	e70d      	b.n	8001772 <__aeabi_dsub+0x146>
 8001956:	0020      	movs	r0, r4
 8001958:	f000 faa4 	bl	8001ea4 <__clzsi2>
 800195c:	0001      	movs	r1, r0
 800195e:	3118      	adds	r1, #24
 8001960:	291f      	cmp	r1, #31
 8001962:	dc00      	bgt.n	8001966 <__aeabi_dsub+0x33a>
 8001964:	e6c4      	b.n	80016f0 <__aeabi_dsub+0xc4>
 8001966:	3808      	subs	r0, #8
 8001968:	4084      	lsls	r4, r0
 800196a:	4643      	mov	r3, r8
 800196c:	0020      	movs	r0, r4
 800196e:	2400      	movs	r4, #0
 8001970:	4588      	cmp	r8, r1
 8001972:	dc00      	bgt.n	8001976 <__aeabi_dsub+0x34a>
 8001974:	e6c8      	b.n	8001708 <__aeabi_dsub+0xdc>
 8001976:	4a04      	ldr	r2, [pc, #16]	; (8001988 <__aeabi_dsub+0x35c>)
 8001978:	1a5b      	subs	r3, r3, r1
 800197a:	4010      	ands	r0, r2
 800197c:	4698      	mov	r8, r3
 800197e:	4681      	mov	r9, r0
 8001980:	e6d6      	b.n	8001730 <__aeabi_dsub+0x104>
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	000007ff 	.word	0x000007ff
 8001988:	ff7fffff 	.word	0xff7fffff
 800198c:	fffff801 	.word	0xfffff801
 8001990:	000007fe 	.word	0x000007fe
 8001994:	430f      	orrs	r7, r1
 8001996:	1e7a      	subs	r2, r7, #1
 8001998:	4197      	sbcs	r7, r2
 800199a:	e691      	b.n	80016c0 <__aeabi_dsub+0x94>
 800199c:	4661      	mov	r1, ip
 800199e:	08db      	lsrs	r3, r3, #3
 80019a0:	0749      	lsls	r1, r1, #29
 80019a2:	430b      	orrs	r3, r1
 80019a4:	4661      	mov	r1, ip
 80019a6:	08cc      	lsrs	r4, r1, #3
 80019a8:	e7b8      	b.n	800191c <__aeabi_dsub+0x2f0>
 80019aa:	4640      	mov	r0, r8
 80019ac:	4cd3      	ldr	r4, [pc, #844]	; (8001cfc <__aeabi_dsub+0x6d0>)
 80019ae:	3001      	adds	r0, #1
 80019b0:	4220      	tst	r0, r4
 80019b2:	d000      	beq.n	80019b6 <__aeabi_dsub+0x38a>
 80019b4:	e0a2      	b.n	8001afc <__aeabi_dsub+0x4d0>
 80019b6:	4640      	mov	r0, r8
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d000      	beq.n	80019be <__aeabi_dsub+0x392>
 80019bc:	e101      	b.n	8001bc2 <__aeabi_dsub+0x596>
 80019be:	4660      	mov	r0, ip
 80019c0:	4318      	orrs	r0, r3
 80019c2:	d100      	bne.n	80019c6 <__aeabi_dsub+0x39a>
 80019c4:	e15e      	b.n	8001c84 <__aeabi_dsub+0x658>
 80019c6:	0008      	movs	r0, r1
 80019c8:	4338      	orrs	r0, r7
 80019ca:	d000      	beq.n	80019ce <__aeabi_dsub+0x3a2>
 80019cc:	e15f      	b.n	8001c8e <__aeabi_dsub+0x662>
 80019ce:	4661      	mov	r1, ip
 80019d0:	08db      	lsrs	r3, r3, #3
 80019d2:	0749      	lsls	r1, r1, #29
 80019d4:	430b      	orrs	r3, r1
 80019d6:	4661      	mov	r1, ip
 80019d8:	08cc      	lsrs	r4, r1, #3
 80019da:	e7a2      	b.n	8001922 <__aeabi_dsub+0x2f6>
 80019dc:	4dc8      	ldr	r5, [pc, #800]	; (8001d00 <__aeabi_dsub+0x6d4>)
 80019de:	42a8      	cmp	r0, r5
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dsub+0x3b8>
 80019e2:	e0cf      	b.n	8001b84 <__aeabi_dsub+0x558>
 80019e4:	2580      	movs	r5, #128	; 0x80
 80019e6:	4664      	mov	r4, ip
 80019e8:	042d      	lsls	r5, r5, #16
 80019ea:	432c      	orrs	r4, r5
 80019ec:	46a4      	mov	ip, r4
 80019ee:	2a38      	cmp	r2, #56	; 0x38
 80019f0:	dc56      	bgt.n	8001aa0 <__aeabi_dsub+0x474>
 80019f2:	2a1f      	cmp	r2, #31
 80019f4:	dd00      	ble.n	80019f8 <__aeabi_dsub+0x3cc>
 80019f6:	e0d1      	b.n	8001b9c <__aeabi_dsub+0x570>
 80019f8:	2520      	movs	r5, #32
 80019fa:	001e      	movs	r6, r3
 80019fc:	1aad      	subs	r5, r5, r2
 80019fe:	4664      	mov	r4, ip
 8001a00:	40ab      	lsls	r3, r5
 8001a02:	40ac      	lsls	r4, r5
 8001a04:	40d6      	lsrs	r6, r2
 8001a06:	1e5d      	subs	r5, r3, #1
 8001a08:	41ab      	sbcs	r3, r5
 8001a0a:	4334      	orrs	r4, r6
 8001a0c:	4323      	orrs	r3, r4
 8001a0e:	4664      	mov	r4, ip
 8001a10:	40d4      	lsrs	r4, r2
 8001a12:	1b09      	subs	r1, r1, r4
 8001a14:	e049      	b.n	8001aaa <__aeabi_dsub+0x47e>
 8001a16:	4660      	mov	r0, ip
 8001a18:	1bdc      	subs	r4, r3, r7
 8001a1a:	1a46      	subs	r6, r0, r1
 8001a1c:	42a3      	cmp	r3, r4
 8001a1e:	4180      	sbcs	r0, r0
 8001a20:	4240      	negs	r0, r0
 8001a22:	4681      	mov	r9, r0
 8001a24:	0030      	movs	r0, r6
 8001a26:	464e      	mov	r6, r9
 8001a28:	1b80      	subs	r0, r0, r6
 8001a2a:	4681      	mov	r9, r0
 8001a2c:	0200      	lsls	r0, r0, #8
 8001a2e:	d476      	bmi.n	8001b1e <__aeabi_dsub+0x4f2>
 8001a30:	464b      	mov	r3, r9
 8001a32:	4323      	orrs	r3, r4
 8001a34:	d000      	beq.n	8001a38 <__aeabi_dsub+0x40c>
 8001a36:	e652      	b.n	80016de <__aeabi_dsub+0xb2>
 8001a38:	2400      	movs	r4, #0
 8001a3a:	2500      	movs	r5, #0
 8001a3c:	e771      	b.n	8001922 <__aeabi_dsub+0x2f6>
 8001a3e:	4339      	orrs	r1, r7
 8001a40:	000c      	movs	r4, r1
 8001a42:	1e62      	subs	r2, r4, #1
 8001a44:	4194      	sbcs	r4, r2
 8001a46:	18e4      	adds	r4, r4, r3
 8001a48:	429c      	cmp	r4, r3
 8001a4a:	419b      	sbcs	r3, r3
 8001a4c:	425b      	negs	r3, r3
 8001a4e:	4463      	add	r3, ip
 8001a50:	4699      	mov	r9, r3
 8001a52:	464b      	mov	r3, r9
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	d400      	bmi.n	8001a5a <__aeabi_dsub+0x42e>
 8001a58:	e756      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	469c      	mov	ip, r3
 8001a5e:	4ba8      	ldr	r3, [pc, #672]	; (8001d00 <__aeabi_dsub+0x6d4>)
 8001a60:	44e0      	add	r8, ip
 8001a62:	4598      	cmp	r8, r3
 8001a64:	d038      	beq.n	8001ad8 <__aeabi_dsub+0x4ac>
 8001a66:	464b      	mov	r3, r9
 8001a68:	48a6      	ldr	r0, [pc, #664]	; (8001d04 <__aeabi_dsub+0x6d8>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	4003      	ands	r3, r0
 8001a6e:	0018      	movs	r0, r3
 8001a70:	0863      	lsrs	r3, r4, #1
 8001a72:	4014      	ands	r4, r2
 8001a74:	431c      	orrs	r4, r3
 8001a76:	07c3      	lsls	r3, r0, #31
 8001a78:	431c      	orrs	r4, r3
 8001a7a:	0843      	lsrs	r3, r0, #1
 8001a7c:	4699      	mov	r9, r3
 8001a7e:	e657      	b.n	8001730 <__aeabi_dsub+0x104>
 8001a80:	0010      	movs	r0, r2
 8001a82:	000e      	movs	r6, r1
 8001a84:	3820      	subs	r0, #32
 8001a86:	40c6      	lsrs	r6, r0
 8001a88:	2a20      	cmp	r2, #32
 8001a8a:	d004      	beq.n	8001a96 <__aeabi_dsub+0x46a>
 8001a8c:	2040      	movs	r0, #64	; 0x40
 8001a8e:	1a82      	subs	r2, r0, r2
 8001a90:	4091      	lsls	r1, r2
 8001a92:	430f      	orrs	r7, r1
 8001a94:	46b9      	mov	r9, r7
 8001a96:	464f      	mov	r7, r9
 8001a98:	1e7a      	subs	r2, r7, #1
 8001a9a:	4197      	sbcs	r7, r2
 8001a9c:	4337      	orrs	r7, r6
 8001a9e:	e60f      	b.n	80016c0 <__aeabi_dsub+0x94>
 8001aa0:	4662      	mov	r2, ip
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	0013      	movs	r3, r2
 8001aa6:	1e5a      	subs	r2, r3, #1
 8001aa8:	4193      	sbcs	r3, r2
 8001aaa:	1afc      	subs	r4, r7, r3
 8001aac:	42a7      	cmp	r7, r4
 8001aae:	41bf      	sbcs	r7, r7
 8001ab0:	427f      	negs	r7, r7
 8001ab2:	1bcb      	subs	r3, r1, r7
 8001ab4:	4699      	mov	r9, r3
 8001ab6:	465d      	mov	r5, fp
 8001ab8:	4680      	mov	r8, r0
 8001aba:	e608      	b.n	80016ce <__aeabi_dsub+0xa2>
 8001abc:	4666      	mov	r6, ip
 8001abe:	431e      	orrs	r6, r3
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dsub+0x498>
 8001ac2:	e0be      	b.n	8001c42 <__aeabi_dsub+0x616>
 8001ac4:	1e56      	subs	r6, r2, #1
 8001ac6:	2a01      	cmp	r2, #1
 8001ac8:	d100      	bne.n	8001acc <__aeabi_dsub+0x4a0>
 8001aca:	e109      	b.n	8001ce0 <__aeabi_dsub+0x6b4>
 8001acc:	4c8c      	ldr	r4, [pc, #560]	; (8001d00 <__aeabi_dsub+0x6d4>)
 8001ace:	42a2      	cmp	r2, r4
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dsub+0x4a8>
 8001ad2:	e119      	b.n	8001d08 <__aeabi_dsub+0x6dc>
 8001ad4:	0032      	movs	r2, r6
 8001ad6:	e6c1      	b.n	800185c <__aeabi_dsub+0x230>
 8001ad8:	4642      	mov	r2, r8
 8001ada:	2400      	movs	r4, #0
 8001adc:	2300      	movs	r3, #0
 8001ade:	e648      	b.n	8001772 <__aeabi_dsub+0x146>
 8001ae0:	2020      	movs	r0, #32
 8001ae2:	000c      	movs	r4, r1
 8001ae4:	1a80      	subs	r0, r0, r2
 8001ae6:	003e      	movs	r6, r7
 8001ae8:	4087      	lsls	r7, r0
 8001aea:	4084      	lsls	r4, r0
 8001aec:	40d6      	lsrs	r6, r2
 8001aee:	1e78      	subs	r0, r7, #1
 8001af0:	4187      	sbcs	r7, r0
 8001af2:	40d1      	lsrs	r1, r2
 8001af4:	4334      	orrs	r4, r6
 8001af6:	433c      	orrs	r4, r7
 8001af8:	448c      	add	ip, r1
 8001afa:	e7a4      	b.n	8001a46 <__aeabi_dsub+0x41a>
 8001afc:	4a80      	ldr	r2, [pc, #512]	; (8001d00 <__aeabi_dsub+0x6d4>)
 8001afe:	4290      	cmp	r0, r2
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x4d8>
 8001b02:	e0e9      	b.n	8001cd8 <__aeabi_dsub+0x6ac>
 8001b04:	19df      	adds	r7, r3, r7
 8001b06:	429f      	cmp	r7, r3
 8001b08:	419b      	sbcs	r3, r3
 8001b0a:	4461      	add	r1, ip
 8001b0c:	425b      	negs	r3, r3
 8001b0e:	18c9      	adds	r1, r1, r3
 8001b10:	07cc      	lsls	r4, r1, #31
 8001b12:	087f      	lsrs	r7, r7, #1
 8001b14:	084b      	lsrs	r3, r1, #1
 8001b16:	4699      	mov	r9, r3
 8001b18:	4680      	mov	r8, r0
 8001b1a:	433c      	orrs	r4, r7
 8001b1c:	e6f4      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001b1e:	1afc      	subs	r4, r7, r3
 8001b20:	42a7      	cmp	r7, r4
 8001b22:	41bf      	sbcs	r7, r7
 8001b24:	4663      	mov	r3, ip
 8001b26:	427f      	negs	r7, r7
 8001b28:	1ac9      	subs	r1, r1, r3
 8001b2a:	1bcb      	subs	r3, r1, r7
 8001b2c:	4699      	mov	r9, r3
 8001b2e:	465d      	mov	r5, fp
 8001b30:	e5d5      	b.n	80016de <__aeabi_dsub+0xb2>
 8001b32:	08ff      	lsrs	r7, r7, #3
 8001b34:	074b      	lsls	r3, r1, #29
 8001b36:	465d      	mov	r5, fp
 8001b38:	433b      	orrs	r3, r7
 8001b3a:	08cc      	lsrs	r4, r1, #3
 8001b3c:	e6ee      	b.n	800191c <__aeabi_dsub+0x2f0>
 8001b3e:	4662      	mov	r2, ip
 8001b40:	431a      	orrs	r2, r3
 8001b42:	d000      	beq.n	8001b46 <__aeabi_dsub+0x51a>
 8001b44:	e082      	b.n	8001c4c <__aeabi_dsub+0x620>
 8001b46:	000b      	movs	r3, r1
 8001b48:	433b      	orrs	r3, r7
 8001b4a:	d11b      	bne.n	8001b84 <__aeabi_dsub+0x558>
 8001b4c:	2480      	movs	r4, #128	; 0x80
 8001b4e:	2500      	movs	r5, #0
 8001b50:	0324      	lsls	r4, r4, #12
 8001b52:	e6f9      	b.n	8001948 <__aeabi_dsub+0x31c>
 8001b54:	19dc      	adds	r4, r3, r7
 8001b56:	429c      	cmp	r4, r3
 8001b58:	419b      	sbcs	r3, r3
 8001b5a:	4461      	add	r1, ip
 8001b5c:	4689      	mov	r9, r1
 8001b5e:	425b      	negs	r3, r3
 8001b60:	4499      	add	r9, r3
 8001b62:	464b      	mov	r3, r9
 8001b64:	021b      	lsls	r3, r3, #8
 8001b66:	d444      	bmi.n	8001bf2 <__aeabi_dsub+0x5c6>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	4698      	mov	r8, r3
 8001b6c:	e6cc      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001b6e:	1bdc      	subs	r4, r3, r7
 8001b70:	4662      	mov	r2, ip
 8001b72:	42a3      	cmp	r3, r4
 8001b74:	419b      	sbcs	r3, r3
 8001b76:	1a51      	subs	r1, r2, r1
 8001b78:	425b      	negs	r3, r3
 8001b7a:	1acb      	subs	r3, r1, r3
 8001b7c:	4699      	mov	r9, r3
 8001b7e:	2301      	movs	r3, #1
 8001b80:	4698      	mov	r8, r3
 8001b82:	e5a4      	b.n	80016ce <__aeabi_dsub+0xa2>
 8001b84:	08ff      	lsrs	r7, r7, #3
 8001b86:	074b      	lsls	r3, r1, #29
 8001b88:	465d      	mov	r5, fp
 8001b8a:	433b      	orrs	r3, r7
 8001b8c:	08cc      	lsrs	r4, r1, #3
 8001b8e:	e6d7      	b.n	8001940 <__aeabi_dsub+0x314>
 8001b90:	4662      	mov	r2, ip
 8001b92:	431a      	orrs	r2, r3
 8001b94:	0014      	movs	r4, r2
 8001b96:	1e63      	subs	r3, r4, #1
 8001b98:	419c      	sbcs	r4, r3
 8001b9a:	e679      	b.n	8001890 <__aeabi_dsub+0x264>
 8001b9c:	0015      	movs	r5, r2
 8001b9e:	4664      	mov	r4, ip
 8001ba0:	3d20      	subs	r5, #32
 8001ba2:	40ec      	lsrs	r4, r5
 8001ba4:	46a0      	mov	r8, r4
 8001ba6:	2a20      	cmp	r2, #32
 8001ba8:	d005      	beq.n	8001bb6 <__aeabi_dsub+0x58a>
 8001baa:	2540      	movs	r5, #64	; 0x40
 8001bac:	4664      	mov	r4, ip
 8001bae:	1aaa      	subs	r2, r5, r2
 8001bb0:	4094      	lsls	r4, r2
 8001bb2:	4323      	orrs	r3, r4
 8001bb4:	469a      	mov	sl, r3
 8001bb6:	4654      	mov	r4, sl
 8001bb8:	1e63      	subs	r3, r4, #1
 8001bba:	419c      	sbcs	r4, r3
 8001bbc:	4643      	mov	r3, r8
 8001bbe:	4323      	orrs	r3, r4
 8001bc0:	e773      	b.n	8001aaa <__aeabi_dsub+0x47e>
 8001bc2:	4662      	mov	r2, ip
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	d023      	beq.n	8001c10 <__aeabi_dsub+0x5e4>
 8001bc8:	000a      	movs	r2, r1
 8001bca:	433a      	orrs	r2, r7
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x5a4>
 8001bce:	e0a0      	b.n	8001d12 <__aeabi_dsub+0x6e6>
 8001bd0:	4662      	mov	r2, ip
 8001bd2:	08db      	lsrs	r3, r3, #3
 8001bd4:	0752      	lsls	r2, r2, #29
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	4662      	mov	r2, ip
 8001bda:	08d4      	lsrs	r4, r2, #3
 8001bdc:	e6b0      	b.n	8001940 <__aeabi_dsub+0x314>
 8001bde:	000b      	movs	r3, r1
 8001be0:	433b      	orrs	r3, r7
 8001be2:	d100      	bne.n	8001be6 <__aeabi_dsub+0x5ba>
 8001be4:	e728      	b.n	8001a38 <__aeabi_dsub+0x40c>
 8001be6:	08ff      	lsrs	r7, r7, #3
 8001be8:	074b      	lsls	r3, r1, #29
 8001bea:	465d      	mov	r5, fp
 8001bec:	433b      	orrs	r3, r7
 8001bee:	08cc      	lsrs	r4, r1, #3
 8001bf0:	e697      	b.n	8001922 <__aeabi_dsub+0x2f6>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	4698      	mov	r8, r3
 8001bf6:	e736      	b.n	8001a66 <__aeabi_dsub+0x43a>
 8001bf8:	1afc      	subs	r4, r7, r3
 8001bfa:	42a7      	cmp	r7, r4
 8001bfc:	41bf      	sbcs	r7, r7
 8001bfe:	4663      	mov	r3, ip
 8001c00:	427f      	negs	r7, r7
 8001c02:	1ac9      	subs	r1, r1, r3
 8001c04:	1bcb      	subs	r3, r1, r7
 8001c06:	4699      	mov	r9, r3
 8001c08:	2301      	movs	r3, #1
 8001c0a:	465d      	mov	r5, fp
 8001c0c:	4698      	mov	r8, r3
 8001c0e:	e55e      	b.n	80016ce <__aeabi_dsub+0xa2>
 8001c10:	074b      	lsls	r3, r1, #29
 8001c12:	08ff      	lsrs	r7, r7, #3
 8001c14:	433b      	orrs	r3, r7
 8001c16:	08cc      	lsrs	r4, r1, #3
 8001c18:	e692      	b.n	8001940 <__aeabi_dsub+0x314>
 8001c1a:	1bdc      	subs	r4, r3, r7
 8001c1c:	4660      	mov	r0, ip
 8001c1e:	42a3      	cmp	r3, r4
 8001c20:	41b6      	sbcs	r6, r6
 8001c22:	1a40      	subs	r0, r0, r1
 8001c24:	4276      	negs	r6, r6
 8001c26:	1b80      	subs	r0, r0, r6
 8001c28:	4681      	mov	r9, r0
 8001c2a:	0200      	lsls	r0, r0, #8
 8001c2c:	d560      	bpl.n	8001cf0 <__aeabi_dsub+0x6c4>
 8001c2e:	1afc      	subs	r4, r7, r3
 8001c30:	42a7      	cmp	r7, r4
 8001c32:	41bf      	sbcs	r7, r7
 8001c34:	4663      	mov	r3, ip
 8001c36:	427f      	negs	r7, r7
 8001c38:	1ac9      	subs	r1, r1, r3
 8001c3a:	1bcb      	subs	r3, r1, r7
 8001c3c:	4699      	mov	r9, r3
 8001c3e:	465d      	mov	r5, fp
 8001c40:	e576      	b.n	8001730 <__aeabi_dsub+0x104>
 8001c42:	08ff      	lsrs	r7, r7, #3
 8001c44:	074b      	lsls	r3, r1, #29
 8001c46:	433b      	orrs	r3, r7
 8001c48:	08cc      	lsrs	r4, r1, #3
 8001c4a:	e667      	b.n	800191c <__aeabi_dsub+0x2f0>
 8001c4c:	000a      	movs	r2, r1
 8001c4e:	08db      	lsrs	r3, r3, #3
 8001c50:	433a      	orrs	r2, r7
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x62a>
 8001c54:	e66f      	b.n	8001936 <__aeabi_dsub+0x30a>
 8001c56:	4662      	mov	r2, ip
 8001c58:	0752      	lsls	r2, r2, #29
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	4662      	mov	r2, ip
 8001c5e:	08d4      	lsrs	r4, r2, #3
 8001c60:	2280      	movs	r2, #128	; 0x80
 8001c62:	0312      	lsls	r2, r2, #12
 8001c64:	4214      	tst	r4, r2
 8001c66:	d007      	beq.n	8001c78 <__aeabi_dsub+0x64c>
 8001c68:	08c8      	lsrs	r0, r1, #3
 8001c6a:	4210      	tst	r0, r2
 8001c6c:	d104      	bne.n	8001c78 <__aeabi_dsub+0x64c>
 8001c6e:	465d      	mov	r5, fp
 8001c70:	0004      	movs	r4, r0
 8001c72:	08fb      	lsrs	r3, r7, #3
 8001c74:	0749      	lsls	r1, r1, #29
 8001c76:	430b      	orrs	r3, r1
 8001c78:	0f5a      	lsrs	r2, r3, #29
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	0752      	lsls	r2, r2, #29
 8001c80:	4313      	orrs	r3, r2
 8001c82:	e65d      	b.n	8001940 <__aeabi_dsub+0x314>
 8001c84:	074b      	lsls	r3, r1, #29
 8001c86:	08ff      	lsrs	r7, r7, #3
 8001c88:	433b      	orrs	r3, r7
 8001c8a:	08cc      	lsrs	r4, r1, #3
 8001c8c:	e649      	b.n	8001922 <__aeabi_dsub+0x2f6>
 8001c8e:	19dc      	adds	r4, r3, r7
 8001c90:	429c      	cmp	r4, r3
 8001c92:	419b      	sbcs	r3, r3
 8001c94:	4461      	add	r1, ip
 8001c96:	4689      	mov	r9, r1
 8001c98:	425b      	negs	r3, r3
 8001c9a:	4499      	add	r9, r3
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	d400      	bmi.n	8001ca4 <__aeabi_dsub+0x678>
 8001ca2:	e631      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001ca4:	464a      	mov	r2, r9
 8001ca6:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <__aeabi_dsub+0x6d8>)
 8001ca8:	401a      	ands	r2, r3
 8001caa:	2301      	movs	r3, #1
 8001cac:	4691      	mov	r9, r2
 8001cae:	4698      	mov	r8, r3
 8001cb0:	e62a      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001cb2:	0016      	movs	r6, r2
 8001cb4:	4664      	mov	r4, ip
 8001cb6:	3e20      	subs	r6, #32
 8001cb8:	40f4      	lsrs	r4, r6
 8001cba:	46a0      	mov	r8, r4
 8001cbc:	2a20      	cmp	r2, #32
 8001cbe:	d005      	beq.n	8001ccc <__aeabi_dsub+0x6a0>
 8001cc0:	2640      	movs	r6, #64	; 0x40
 8001cc2:	4664      	mov	r4, ip
 8001cc4:	1ab2      	subs	r2, r6, r2
 8001cc6:	4094      	lsls	r4, r2
 8001cc8:	4323      	orrs	r3, r4
 8001cca:	469a      	mov	sl, r3
 8001ccc:	4654      	mov	r4, sl
 8001cce:	1e63      	subs	r3, r4, #1
 8001cd0:	419c      	sbcs	r4, r3
 8001cd2:	4643      	mov	r3, r8
 8001cd4:	431c      	orrs	r4, r3
 8001cd6:	e5db      	b.n	8001890 <__aeabi_dsub+0x264>
 8001cd8:	0002      	movs	r2, r0
 8001cda:	2400      	movs	r4, #0
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e548      	b.n	8001772 <__aeabi_dsub+0x146>
 8001ce0:	19dc      	adds	r4, r3, r7
 8001ce2:	42bc      	cmp	r4, r7
 8001ce4:	41bf      	sbcs	r7, r7
 8001ce6:	4461      	add	r1, ip
 8001ce8:	4689      	mov	r9, r1
 8001cea:	427f      	negs	r7, r7
 8001cec:	44b9      	add	r9, r7
 8001cee:	e738      	b.n	8001b62 <__aeabi_dsub+0x536>
 8001cf0:	464b      	mov	r3, r9
 8001cf2:	4323      	orrs	r3, r4
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_dsub+0x6cc>
 8001cf6:	e69f      	b.n	8001a38 <__aeabi_dsub+0x40c>
 8001cf8:	e606      	b.n	8001908 <__aeabi_dsub+0x2dc>
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	000007fe 	.word	0x000007fe
 8001d00:	000007ff 	.word	0x000007ff
 8001d04:	ff7fffff 	.word	0xff7fffff
 8001d08:	08ff      	lsrs	r7, r7, #3
 8001d0a:	074b      	lsls	r3, r1, #29
 8001d0c:	433b      	orrs	r3, r7
 8001d0e:	08cc      	lsrs	r4, r1, #3
 8001d10:	e616      	b.n	8001940 <__aeabi_dsub+0x314>
 8001d12:	4662      	mov	r2, ip
 8001d14:	08db      	lsrs	r3, r3, #3
 8001d16:	0752      	lsls	r2, r2, #29
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	4662      	mov	r2, ip
 8001d1c:	08d4      	lsrs	r4, r2, #3
 8001d1e:	2280      	movs	r2, #128	; 0x80
 8001d20:	0312      	lsls	r2, r2, #12
 8001d22:	4214      	tst	r4, r2
 8001d24:	d007      	beq.n	8001d36 <__aeabi_dsub+0x70a>
 8001d26:	08c8      	lsrs	r0, r1, #3
 8001d28:	4210      	tst	r0, r2
 8001d2a:	d104      	bne.n	8001d36 <__aeabi_dsub+0x70a>
 8001d2c:	465d      	mov	r5, fp
 8001d2e:	0004      	movs	r4, r0
 8001d30:	08fb      	lsrs	r3, r7, #3
 8001d32:	0749      	lsls	r1, r1, #29
 8001d34:	430b      	orrs	r3, r1
 8001d36:	0f5a      	lsrs	r2, r3, #29
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	0752      	lsls	r2, r2, #29
 8001d3c:	08db      	lsrs	r3, r3, #3
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	e5fe      	b.n	8001940 <__aeabi_dsub+0x314>
 8001d42:	2300      	movs	r3, #0
 8001d44:	4a01      	ldr	r2, [pc, #4]	; (8001d4c <__aeabi_dsub+0x720>)
 8001d46:	001c      	movs	r4, r3
 8001d48:	e513      	b.n	8001772 <__aeabi_dsub+0x146>
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	000007ff 	.word	0x000007ff

08001d50 <__aeabi_dcmpun>:
 8001d50:	b570      	push	{r4, r5, r6, lr}
 8001d52:	0005      	movs	r5, r0
 8001d54:	480c      	ldr	r0, [pc, #48]	; (8001d88 <__aeabi_dcmpun+0x38>)
 8001d56:	031c      	lsls	r4, r3, #12
 8001d58:	0016      	movs	r6, r2
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	030a      	lsls	r2, r1, #12
 8001d5e:	0049      	lsls	r1, r1, #1
 8001d60:	0b12      	lsrs	r2, r2, #12
 8001d62:	0d49      	lsrs	r1, r1, #21
 8001d64:	0b24      	lsrs	r4, r4, #12
 8001d66:	0d5b      	lsrs	r3, r3, #21
 8001d68:	4281      	cmp	r1, r0
 8001d6a:	d008      	beq.n	8001d7e <__aeabi_dcmpun+0x2e>
 8001d6c:	4a06      	ldr	r2, [pc, #24]	; (8001d88 <__aeabi_dcmpun+0x38>)
 8001d6e:	2000      	movs	r0, #0
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d103      	bne.n	8001d7c <__aeabi_dcmpun+0x2c>
 8001d74:	0020      	movs	r0, r4
 8001d76:	4330      	orrs	r0, r6
 8001d78:	1e43      	subs	r3, r0, #1
 8001d7a:	4198      	sbcs	r0, r3
 8001d7c:	bd70      	pop	{r4, r5, r6, pc}
 8001d7e:	2001      	movs	r0, #1
 8001d80:	432a      	orrs	r2, r5
 8001d82:	d1fb      	bne.n	8001d7c <__aeabi_dcmpun+0x2c>
 8001d84:	e7f2      	b.n	8001d6c <__aeabi_dcmpun+0x1c>
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	000007ff 	.word	0x000007ff

08001d8c <__aeabi_d2iz>:
 8001d8c:	000a      	movs	r2, r1
 8001d8e:	b530      	push	{r4, r5, lr}
 8001d90:	4c13      	ldr	r4, [pc, #76]	; (8001de0 <__aeabi_d2iz+0x54>)
 8001d92:	0053      	lsls	r3, r2, #1
 8001d94:	0309      	lsls	r1, r1, #12
 8001d96:	0005      	movs	r5, r0
 8001d98:	0b09      	lsrs	r1, r1, #12
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	0d5b      	lsrs	r3, r3, #21
 8001d9e:	0fd2      	lsrs	r2, r2, #31
 8001da0:	42a3      	cmp	r3, r4
 8001da2:	dd04      	ble.n	8001dae <__aeabi_d2iz+0x22>
 8001da4:	480f      	ldr	r0, [pc, #60]	; (8001de4 <__aeabi_d2iz+0x58>)
 8001da6:	4283      	cmp	r3, r0
 8001da8:	dd02      	ble.n	8001db0 <__aeabi_d2iz+0x24>
 8001daa:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <__aeabi_d2iz+0x5c>)
 8001dac:	18d0      	adds	r0, r2, r3
 8001dae:	bd30      	pop	{r4, r5, pc}
 8001db0:	2080      	movs	r0, #128	; 0x80
 8001db2:	0340      	lsls	r0, r0, #13
 8001db4:	4301      	orrs	r1, r0
 8001db6:	480d      	ldr	r0, [pc, #52]	; (8001dec <__aeabi_d2iz+0x60>)
 8001db8:	1ac0      	subs	r0, r0, r3
 8001dba:	281f      	cmp	r0, #31
 8001dbc:	dd08      	ble.n	8001dd0 <__aeabi_d2iz+0x44>
 8001dbe:	480c      	ldr	r0, [pc, #48]	; (8001df0 <__aeabi_d2iz+0x64>)
 8001dc0:	1ac3      	subs	r3, r0, r3
 8001dc2:	40d9      	lsrs	r1, r3
 8001dc4:	000b      	movs	r3, r1
 8001dc6:	4258      	negs	r0, r3
 8001dc8:	2a00      	cmp	r2, #0
 8001dca:	d1f0      	bne.n	8001dae <__aeabi_d2iz+0x22>
 8001dcc:	0018      	movs	r0, r3
 8001dce:	e7ee      	b.n	8001dae <__aeabi_d2iz+0x22>
 8001dd0:	4c08      	ldr	r4, [pc, #32]	; (8001df4 <__aeabi_d2iz+0x68>)
 8001dd2:	40c5      	lsrs	r5, r0
 8001dd4:	46a4      	mov	ip, r4
 8001dd6:	4463      	add	r3, ip
 8001dd8:	4099      	lsls	r1, r3
 8001dda:	000b      	movs	r3, r1
 8001ddc:	432b      	orrs	r3, r5
 8001dde:	e7f2      	b.n	8001dc6 <__aeabi_d2iz+0x3a>
 8001de0:	000003fe 	.word	0x000003fe
 8001de4:	0000041d 	.word	0x0000041d
 8001de8:	7fffffff 	.word	0x7fffffff
 8001dec:	00000433 	.word	0x00000433
 8001df0:	00000413 	.word	0x00000413
 8001df4:	fffffbed 	.word	0xfffffbed

08001df8 <__aeabi_i2d>:
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	2800      	cmp	r0, #0
 8001dfc:	d016      	beq.n	8001e2c <__aeabi_i2d+0x34>
 8001dfe:	17c3      	asrs	r3, r0, #31
 8001e00:	18c5      	adds	r5, r0, r3
 8001e02:	405d      	eors	r5, r3
 8001e04:	0fc4      	lsrs	r4, r0, #31
 8001e06:	0028      	movs	r0, r5
 8001e08:	f000 f84c 	bl	8001ea4 <__clzsi2>
 8001e0c:	4a11      	ldr	r2, [pc, #68]	; (8001e54 <__aeabi_i2d+0x5c>)
 8001e0e:	1a12      	subs	r2, r2, r0
 8001e10:	280a      	cmp	r0, #10
 8001e12:	dc16      	bgt.n	8001e42 <__aeabi_i2d+0x4a>
 8001e14:	0003      	movs	r3, r0
 8001e16:	002e      	movs	r6, r5
 8001e18:	3315      	adds	r3, #21
 8001e1a:	409e      	lsls	r6, r3
 8001e1c:	230b      	movs	r3, #11
 8001e1e:	1a18      	subs	r0, r3, r0
 8001e20:	40c5      	lsrs	r5, r0
 8001e22:	0552      	lsls	r2, r2, #21
 8001e24:	032d      	lsls	r5, r5, #12
 8001e26:	0b2d      	lsrs	r5, r5, #12
 8001e28:	0d53      	lsrs	r3, r2, #21
 8001e2a:	e003      	b.n	8001e34 <__aeabi_i2d+0x3c>
 8001e2c:	2400      	movs	r4, #0
 8001e2e:	2300      	movs	r3, #0
 8001e30:	2500      	movs	r5, #0
 8001e32:	2600      	movs	r6, #0
 8001e34:	051b      	lsls	r3, r3, #20
 8001e36:	432b      	orrs	r3, r5
 8001e38:	07e4      	lsls	r4, r4, #31
 8001e3a:	4323      	orrs	r3, r4
 8001e3c:	0030      	movs	r0, r6
 8001e3e:	0019      	movs	r1, r3
 8001e40:	bd70      	pop	{r4, r5, r6, pc}
 8001e42:	380b      	subs	r0, #11
 8001e44:	4085      	lsls	r5, r0
 8001e46:	0552      	lsls	r2, r2, #21
 8001e48:	032d      	lsls	r5, r5, #12
 8001e4a:	2600      	movs	r6, #0
 8001e4c:	0b2d      	lsrs	r5, r5, #12
 8001e4e:	0d53      	lsrs	r3, r2, #21
 8001e50:	e7f0      	b.n	8001e34 <__aeabi_i2d+0x3c>
 8001e52:	46c0      	nop			; (mov r8, r8)
 8001e54:	0000041e 	.word	0x0000041e

08001e58 <__aeabi_ui2d>:
 8001e58:	b510      	push	{r4, lr}
 8001e5a:	1e04      	subs	r4, r0, #0
 8001e5c:	d010      	beq.n	8001e80 <__aeabi_ui2d+0x28>
 8001e5e:	f000 f821 	bl	8001ea4 <__clzsi2>
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <__aeabi_ui2d+0x48>)
 8001e64:	1a1b      	subs	r3, r3, r0
 8001e66:	280a      	cmp	r0, #10
 8001e68:	dc11      	bgt.n	8001e8e <__aeabi_ui2d+0x36>
 8001e6a:	220b      	movs	r2, #11
 8001e6c:	0021      	movs	r1, r4
 8001e6e:	1a12      	subs	r2, r2, r0
 8001e70:	40d1      	lsrs	r1, r2
 8001e72:	3015      	adds	r0, #21
 8001e74:	030a      	lsls	r2, r1, #12
 8001e76:	055b      	lsls	r3, r3, #21
 8001e78:	4084      	lsls	r4, r0
 8001e7a:	0b12      	lsrs	r2, r2, #12
 8001e7c:	0d5b      	lsrs	r3, r3, #21
 8001e7e:	e001      	b.n	8001e84 <__aeabi_ui2d+0x2c>
 8001e80:	2300      	movs	r3, #0
 8001e82:	2200      	movs	r2, #0
 8001e84:	051b      	lsls	r3, r3, #20
 8001e86:	4313      	orrs	r3, r2
 8001e88:	0020      	movs	r0, r4
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	bd10      	pop	{r4, pc}
 8001e8e:	0022      	movs	r2, r4
 8001e90:	380b      	subs	r0, #11
 8001e92:	4082      	lsls	r2, r0
 8001e94:	055b      	lsls	r3, r3, #21
 8001e96:	0312      	lsls	r2, r2, #12
 8001e98:	2400      	movs	r4, #0
 8001e9a:	0b12      	lsrs	r2, r2, #12
 8001e9c:	0d5b      	lsrs	r3, r3, #21
 8001e9e:	e7f1      	b.n	8001e84 <__aeabi_ui2d+0x2c>
 8001ea0:	0000041e 	.word	0x0000041e

08001ea4 <__clzsi2>:
 8001ea4:	211c      	movs	r1, #28
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	041b      	lsls	r3, r3, #16
 8001eaa:	4298      	cmp	r0, r3
 8001eac:	d301      	bcc.n	8001eb2 <__clzsi2+0xe>
 8001eae:	0c00      	lsrs	r0, r0, #16
 8001eb0:	3910      	subs	r1, #16
 8001eb2:	0a1b      	lsrs	r3, r3, #8
 8001eb4:	4298      	cmp	r0, r3
 8001eb6:	d301      	bcc.n	8001ebc <__clzsi2+0x18>
 8001eb8:	0a00      	lsrs	r0, r0, #8
 8001eba:	3908      	subs	r1, #8
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	4298      	cmp	r0, r3
 8001ec0:	d301      	bcc.n	8001ec6 <__clzsi2+0x22>
 8001ec2:	0900      	lsrs	r0, r0, #4
 8001ec4:	3904      	subs	r1, #4
 8001ec6:	a202      	add	r2, pc, #8	; (adr r2, 8001ed0 <__clzsi2+0x2c>)
 8001ec8:	5c10      	ldrb	r0, [r2, r0]
 8001eca:	1840      	adds	r0, r0, r1
 8001ecc:	4770      	bx	lr
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	02020304 	.word	0x02020304
 8001ed4:	01010101 	.word	0x01010101
	...

08001ee0 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 8001ee0:	b590      	push	{r4, r7, lr}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee6:	f000 fc91 	bl	800280c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eea:	f000 f827 	bl	8001f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eee:	f000 f915 	bl	800211c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ef2:	f000 f885 	bl	8002000 <MX_I2C1_Init>
  MX_DMA_Init();
 8001ef6:	f000 f8f3 	bl	80020e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001efa:	f000 f8c1 	bl	8002080 <MX_USART2_UART_Init>

  //TO DO
  //TASK 6
  //YOUR CODE HERE

  int num = 99;
 8001efe:	2363      	movs	r3, #99	; 0x63
 8001f00:	60fb      	str	r3, [r7, #12]
  uint8_t ret = decToBcd(num);
 8001f02:	230b      	movs	r3, #11
 8001f04:	18fc      	adds	r4, r7, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f000 f97f 	bl	800220c <decToBcd>
 8001f0e:	0003      	movs	r3, r0
 8001f10:	7023      	strb	r3, [r4, #0]

  uint8_t num2 = 0b10011001;
 8001f12:	210a      	movs	r1, #10
 8001f14:	187b      	adds	r3, r7, r1
 8001f16:	2299      	movs	r2, #153	; 0x99
 8001f18:	701a      	strb	r2, [r3, #0]
  int ret2 = bcdToDec(num2);
 8001f1a:	187b      	adds	r3, r7, r1
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f000 fa48 	bl	80023b4 <bcdToDec>
 8001f24:	0003      	movs	r3, r0
 8001f26:	607b      	str	r3, [r7, #4]
  {
    /* USER CODE END WHILE */
	//TO DO:
	//TASK 1
	//First run this with nothing else in the loop and scope pin PC8 on an oscilloscope
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	4a02      	ldr	r2, [pc, #8]	; (8001f38 <main+0x58>)
 8001f2e:	0019      	movs	r1, r3
 8001f30:	0010      	movs	r0, r2
 8001f32:	f001 f8be 	bl	80030b2 <HAL_GPIO_TogglePin>
 8001f36:	e7f7      	b.n	8001f28 <main+0x48>
 8001f38:	48000800 	.word	0x48000800

08001f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f3c:	b590      	push	{r4, r7, lr}
 8001f3e:	b097      	sub	sp, #92	; 0x5c
 8001f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f42:	2428      	movs	r4, #40	; 0x28
 8001f44:	193b      	adds	r3, r7, r4
 8001f46:	0018      	movs	r0, r3
 8001f48:	2330      	movs	r3, #48	; 0x30
 8001f4a:	001a      	movs	r2, r3
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	f002 fe61 	bl	8004c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f52:	2318      	movs	r3, #24
 8001f54:	18fb      	adds	r3, r7, r3
 8001f56:	0018      	movs	r0, r3
 8001f58:	2310      	movs	r3, #16
 8001f5a:	001a      	movs	r2, r3
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	f002 fe59 	bl	8004c14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	0018      	movs	r0, r3
 8001f66:	2314      	movs	r3, #20
 8001f68:	001a      	movs	r2, r3
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	f002 fe52 	bl	8004c14 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f70:	0021      	movs	r1, r4
 8001f72:	187b      	adds	r3, r7, r1
 8001f74:	2202      	movs	r2, #2
 8001f76:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f78:	187b      	adds	r3, r7, r1
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f7e:	187b      	adds	r3, r7, r1
 8001f80:	2210      	movs	r2, #16
 8001f82:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f84:	187b      	adds	r3, r7, r1
 8001f86:	2202      	movs	r2, #2
 8001f88:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f8a:	187b      	adds	r3, r7, r1
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001f90:	187b      	adds	r3, r7, r1
 8001f92:	22a0      	movs	r2, #160	; 0xa0
 8001f94:	0392      	lsls	r2, r2, #14
 8001f96:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001f98:	187b      	adds	r3, r7, r1
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f9e:	187b      	adds	r3, r7, r1
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f001 f9cf 	bl	8003344 <HAL_RCC_OscConfig>
 8001fa6:	1e03      	subs	r3, r0, #0
 8001fa8:	d001      	beq.n	8001fae <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001faa:	f000 fad9 	bl	8002560 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fae:	2118      	movs	r1, #24
 8001fb0:	187b      	adds	r3, r7, r1
 8001fb2:	2207      	movs	r2, #7
 8001fb4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb6:	187b      	adds	r3, r7, r1
 8001fb8:	2202      	movs	r2, #2
 8001fba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fbc:	187b      	adds	r3, r7, r1
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fc2:	187b      	adds	r3, r7, r1
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	2101      	movs	r1, #1
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f001 fcd3 	bl	8003978 <HAL_RCC_ClockConfig>
 8001fd2:	1e03      	subs	r3, r0, #0
 8001fd4:	d001      	beq.n	8001fda <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001fd6:	f000 fac3 	bl	8002560 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	2220      	movs	r2, #32
 8001fde:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f001 fe17 	bl	8003c1c <HAL_RCCEx_PeriphCLKConfig>
 8001fee:	1e03      	subs	r3, r0, #0
 8001ff0:	d001      	beq.n	8001ff6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001ff2:	f000 fab5 	bl	8002560 <Error_Handler>
  }
}
 8001ff6:	46c0      	nop			; (mov r8, r8)
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b017      	add	sp, #92	; 0x5c
 8001ffc:	bd90      	pop	{r4, r7, pc}
	...

08002000 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002004:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <MX_I2C1_Init+0x74>)
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <MX_I2C1_Init+0x78>)
 8002008:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800200a:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <MX_I2C1_Init+0x74>)
 800200c:	4a1b      	ldr	r2, [pc, #108]	; (800207c <MX_I2C1_Init+0x7c>)
 800200e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002010:	4b18      	ldr	r3, [pc, #96]	; (8002074 <MX_I2C1_Init+0x74>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002016:	4b17      	ldr	r3, [pc, #92]	; (8002074 <MX_I2C1_Init+0x74>)
 8002018:	2201      	movs	r2, #1
 800201a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800201c:	4b15      	ldr	r3, [pc, #84]	; (8002074 <MX_I2C1_Init+0x74>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002022:	4b14      	ldr	r3, [pc, #80]	; (8002074 <MX_I2C1_Init+0x74>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002028:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_I2C1_Init+0x74>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800202e:	4b11      	ldr	r3, [pc, #68]	; (8002074 <MX_I2C1_Init+0x74>)
 8002030:	2200      	movs	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002034:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <MX_I2C1_Init+0x74>)
 8002036:	2200      	movs	r2, #0
 8002038:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800203a:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <MX_I2C1_Init+0x74>)
 800203c:	0018      	movs	r0, r3
 800203e:	f001 f853 	bl	80030e8 <HAL_I2C_Init>
 8002042:	1e03      	subs	r3, r0, #0
 8002044:	d001      	beq.n	800204a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002046:	f000 fa8b 	bl	8002560 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_I2C1_Init+0x74>)
 800204c:	2100      	movs	r1, #0
 800204e:	0018      	movs	r0, r3
 8002050:	f001 f8e0 	bl	8003214 <HAL_I2CEx_ConfigAnalogFilter>
 8002054:	1e03      	subs	r3, r0, #0
 8002056:	d001      	beq.n	800205c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002058:	f000 fa82 	bl	8002560 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <MX_I2C1_Init+0x74>)
 800205e:	2100      	movs	r1, #0
 8002060:	0018      	movs	r0, r3
 8002062:	f001 f923 	bl	80032ac <HAL_I2CEx_ConfigDigitalFilter>
 8002066:	1e03      	subs	r3, r0, #0
 8002068:	d001      	beq.n	800206e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800206a:	f000 fa79 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	2000008c 	.word	0x2000008c
 8002078:	40005400 	.word	0x40005400
 800207c:	2000090e 	.word	0x2000090e

08002080 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002084:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 8002086:	4a15      	ldr	r2, [pc, #84]	; (80020dc <MX_USART2_UART_Init+0x5c>)
 8002088:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800208a:	4b13      	ldr	r3, [pc, #76]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 800208c:	2296      	movs	r2, #150	; 0x96
 800208e:	0192      	lsls	r2, r2, #6
 8002090:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002092:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800209e:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020a4:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020a6:	220c      	movs	r2, #12
 80020a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020aa:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b0:	4b09      	ldr	r3, [pc, #36]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020b6:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020bc:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020be:	2200      	movs	r2, #0
 80020c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <MX_USART2_UART_Init+0x58>)
 80020c4:	0018      	movs	r0, r3
 80020c6:	f001 fe87 	bl	8003dd8 <HAL_UART_Init>
 80020ca:	1e03      	subs	r3, r0, #0
 80020cc:	d001      	beq.n	80020d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020ce:	f000 fa47 	bl	8002560 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	200000d8 	.word	0x200000d8
 80020dc:	40004400 	.word	0x40004400

080020e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020e6:	4b0c      	ldr	r3, [pc, #48]	; (8002118 <MX_DMA_Init+0x38>)
 80020e8:	695a      	ldr	r2, [r3, #20]
 80020ea:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <MX_DMA_Init+0x38>)
 80020ec:	2101      	movs	r1, #1
 80020ee:	430a      	orrs	r2, r1
 80020f0:	615a      	str	r2, [r3, #20]
 80020f2:	4b09      	ldr	r3, [pc, #36]	; (8002118 <MX_DMA_Init+0x38>)
 80020f4:	695b      	ldr	r3, [r3, #20]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4013      	ands	r3, r2
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	2100      	movs	r1, #0
 8002102:	200b      	movs	r0, #11
 8002104:	f000 fc92 	bl	8002a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002108:	200b      	movs	r0, #11
 800210a:	f000 fca4 	bl	8002a56 <HAL_NVIC_EnableIRQ>

}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	46bd      	mov	sp, r7
 8002112:	b002      	add	sp, #8
 8002114:	bd80      	pop	{r7, pc}
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	40021000 	.word	0x40021000

0800211c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800211c:	b590      	push	{r4, r7, lr}
 800211e:	b08b      	sub	sp, #44	; 0x2c
 8002120:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002122:	2414      	movs	r4, #20
 8002124:	193b      	adds	r3, r7, r4
 8002126:	0018      	movs	r0, r3
 8002128:	2314      	movs	r3, #20
 800212a:	001a      	movs	r2, r3
 800212c:	2100      	movs	r1, #0
 800212e:	f002 fd71 	bl	8004c14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002132:	4b34      	ldr	r3, [pc, #208]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002134:	695a      	ldr	r2, [r3, #20]
 8002136:	4b33      	ldr	r3, [pc, #204]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002138:	2180      	movs	r1, #128	; 0x80
 800213a:	03c9      	lsls	r1, r1, #15
 800213c:	430a      	orrs	r2, r1
 800213e:	615a      	str	r2, [r3, #20]
 8002140:	4b30      	ldr	r3, [pc, #192]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	2380      	movs	r3, #128	; 0x80
 8002146:	03db      	lsls	r3, r3, #15
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800214e:	4b2d      	ldr	r3, [pc, #180]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	4b2c      	ldr	r3, [pc, #176]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002154:	2180      	movs	r1, #128	; 0x80
 8002156:	0289      	lsls	r1, r1, #10
 8002158:	430a      	orrs	r2, r1
 800215a:	615a      	str	r2, [r3, #20]
 800215c:	4b29      	ldr	r3, [pc, #164]	; (8002204 <MX_GPIO_Init+0xe8>)
 800215e:	695a      	ldr	r2, [r3, #20]
 8002160:	2380      	movs	r3, #128	; 0x80
 8002162:	029b      	lsls	r3, r3, #10
 8002164:	4013      	ands	r3, r2
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800216a:	4b26      	ldr	r3, [pc, #152]	; (8002204 <MX_GPIO_Init+0xe8>)
 800216c:	695a      	ldr	r2, [r3, #20]
 800216e:	4b25      	ldr	r3, [pc, #148]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002170:	2180      	movs	r1, #128	; 0x80
 8002172:	0309      	lsls	r1, r1, #12
 8002174:	430a      	orrs	r2, r1
 8002176:	615a      	str	r2, [r3, #20]
 8002178:	4b22      	ldr	r3, [pc, #136]	; (8002204 <MX_GPIO_Init+0xe8>)
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	031b      	lsls	r3, r3, #12
 8002180:	4013      	ands	r3, r2
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002186:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	4b1e      	ldr	r3, [pc, #120]	; (8002204 <MX_GPIO_Init+0xe8>)
 800218c:	2180      	movs	r1, #128	; 0x80
 800218e:	02c9      	lsls	r1, r1, #11
 8002190:	430a      	orrs	r2, r1
 8002192:	615a      	str	r2, [r3, #20]
 8002194:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <MX_GPIO_Init+0xe8>)
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	2380      	movs	r3, #128	; 0x80
 800219a:	02db      	lsls	r3, r3, #11
 800219c:	4013      	ands	r3, r2
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80021a2:	23c0      	movs	r3, #192	; 0xc0
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4818      	ldr	r0, [pc, #96]	; (8002208 <MX_GPIO_Init+0xec>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	0019      	movs	r1, r3
 80021ac:	f000 ff64 	bl	8003078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021b0:	193b      	adds	r3, r7, r4
 80021b2:	2201      	movs	r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021b6:	193b      	adds	r3, r7, r4
 80021b8:	2290      	movs	r2, #144	; 0x90
 80021ba:	0352      	lsls	r2, r2, #13
 80021bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	193b      	adds	r3, r7, r4
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021c4:	193a      	adds	r2, r7, r4
 80021c6:	2390      	movs	r3, #144	; 0x90
 80021c8:	05db      	lsls	r3, r3, #23
 80021ca:	0011      	movs	r1, r2
 80021cc:	0018      	movs	r0, r3
 80021ce:	f000 fde3 	bl	8002d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80021d2:	0021      	movs	r1, r4
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	22c0      	movs	r2, #192	; 0xc0
 80021d8:	0092      	lsls	r2, r2, #2
 80021da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021dc:	187b      	adds	r3, r7, r1
 80021de:	2201      	movs	r2, #1
 80021e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	187b      	adds	r3, r7, r1
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	187b      	adds	r3, r7, r1
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ee:	187b      	adds	r3, r7, r1
 80021f0:	4a05      	ldr	r2, [pc, #20]	; (8002208 <MX_GPIO_Init+0xec>)
 80021f2:	0019      	movs	r1, r3
 80021f4:	0010      	movs	r0, r2
 80021f6:	f000 fdcf 	bl	8002d98 <HAL_GPIO_Init>

}
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	46bd      	mov	sp, r7
 80021fe:	b00b      	add	sp, #44	; 0x2c
 8002200:	bd90      	pop	{r4, r7, pc}
 8002202:	46c0      	nop			; (mov r8, r8)
 8002204:	40021000 	.word	0x40021000
 8002208:	48000800 	.word	0x48000800

0800220c <decToBcd>:
		}
	}
}

uint8_t decToBcd(int val)
{
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	46c6      	mov	lr, r8
 8002210:	b500      	push	{lr}
 8002212:	b08e      	sub	sp, #56	; 0x38
 8002214:	af00      	add	r7, sp, #0
 8002216:	61f8      	str	r0, [r7, #28]
 8002218:	466b      	mov	r3, sp
 800221a:	4698      	mov	r8, r3
    /* Convert normal decimal numbers to binary coded decimal*/
	//TO DO:
	//TASK 3

	uint8_t returner;
	int digits = floor(log10(val)) + 1;
 800221c:	69f8      	ldr	r0, [r7, #28]
 800221e:	f7ff fdeb 	bl	8001df8 <__aeabi_i2d>
 8002222:	0002      	movs	r2, r0
 8002224:	000b      	movs	r3, r1
 8002226:	0010      	movs	r0, r2
 8002228:	0019      	movs	r1, r3
 800222a:	f002 fd85 	bl	8004d38 <log10>
 800222e:	0002      	movs	r2, r0
 8002230:	000b      	movs	r3, r1
 8002232:	0010      	movs	r0, r2
 8002234:	0019      	movs	r1, r3
 8002236:	f002 fcf5 	bl	8004c24 <floor>
 800223a:	2200      	movs	r2, #0
 800223c:	4b5b      	ldr	r3, [pc, #364]	; (80023ac <decToBcd+0x1a0>)
 800223e:	f7fe f84b 	bl	80002d8 <__aeabi_dadd>
 8002242:	0002      	movs	r2, r0
 8002244:	000b      	movs	r3, r1
 8002246:	0010      	movs	r0, r2
 8002248:	0019      	movs	r1, r3
 800224a:	f7ff fd9f 	bl	8001d8c <__aeabi_d2iz>
 800224e:	0003      	movs	r3, r0
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
	char buffer[digits];
 8002252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002254:	1e5a      	subs	r2, r3, #1
 8002256:	627a      	str	r2, [r7, #36]	; 0x24
 8002258:	001a      	movs	r2, r3
 800225a:	60ba      	str	r2, [r7, #8]
 800225c:	2200      	movs	r2, #0
 800225e:	60fa      	str	r2, [r7, #12]
 8002260:	68b8      	ldr	r0, [r7, #8]
 8002262:	68f9      	ldr	r1, [r7, #12]
 8002264:	0002      	movs	r2, r0
 8002266:	0f52      	lsrs	r2, r2, #29
 8002268:	000e      	movs	r6, r1
 800226a:	00f6      	lsls	r6, r6, #3
 800226c:	617e      	str	r6, [r7, #20]
 800226e:	697e      	ldr	r6, [r7, #20]
 8002270:	4316      	orrs	r6, r2
 8002272:	617e      	str	r6, [r7, #20]
 8002274:	0002      	movs	r2, r0
 8002276:	00d2      	lsls	r2, r2, #3
 8002278:	613a      	str	r2, [r7, #16]
 800227a:	001a      	movs	r2, r3
 800227c:	603a      	str	r2, [r7, #0]
 800227e:	2200      	movs	r2, #0
 8002280:	607a      	str	r2, [r7, #4]
 8002282:	6838      	ldr	r0, [r7, #0]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	0002      	movs	r2, r0
 8002288:	0f52      	lsrs	r2, r2, #29
 800228a:	000e      	movs	r6, r1
 800228c:	00f5      	lsls	r5, r6, #3
 800228e:	4315      	orrs	r5, r2
 8002290:	0002      	movs	r2, r0
 8002292:	00d4      	lsls	r4, r2, #3
 8002294:	3307      	adds	r3, #7
 8002296:	08db      	lsrs	r3, r3, #3
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	466a      	mov	r2, sp
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	469d      	mov	sp, r3
 80022a0:	466b      	mov	r3, sp
 80022a2:	3300      	adds	r3, #0
 80022a4:	623b      	str	r3, [r7, #32]
	for (int i = digits-1; i != -1; i--){
 80022a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a8:	3b01      	subs	r3, #1
 80022aa:	633b      	str	r3, [r7, #48]	; 0x30
 80022ac:	e054      	b.n	8002358 <decToBcd+0x14c>

			buffer[i] = floor(val/pow(10 , i));
 80022ae:	69f8      	ldr	r0, [r7, #28]
 80022b0:	f7ff fda2 	bl	8001df8 <__aeabi_i2d>
 80022b4:	0004      	movs	r4, r0
 80022b6:	000d      	movs	r5, r1
 80022b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022ba:	f7ff fd9d 	bl	8001df8 <__aeabi_i2d>
 80022be:	0002      	movs	r2, r0
 80022c0:	000b      	movs	r3, r1
 80022c2:	2000      	movs	r0, #0
 80022c4:	493a      	ldr	r1, [pc, #232]	; (80023b0 <decToBcd+0x1a4>)
 80022c6:	f002 fd6d 	bl	8004da4 <pow>
 80022ca:	0002      	movs	r2, r0
 80022cc:	000b      	movs	r3, r1
 80022ce:	0020      	movs	r0, r4
 80022d0:	0029      	movs	r1, r5
 80022d2:	f7fe fb3d 	bl	8000950 <__aeabi_ddiv>
 80022d6:	0002      	movs	r2, r0
 80022d8:	000b      	movs	r3, r1
 80022da:	0010      	movs	r0, r2
 80022dc:	0019      	movs	r1, r3
 80022de:	f002 fca1 	bl	8004c24 <floor>
 80022e2:	0002      	movs	r2, r0
 80022e4:	000b      	movs	r3, r1
 80022e6:	0010      	movs	r0, r2
 80022e8:	0019      	movs	r1, r3
 80022ea:	f7fd ffd7 	bl	800029c <__aeabi_d2uiz>
 80022ee:	0003      	movs	r3, r0
 80022f0:	b2d9      	uxtb	r1, r3
 80022f2:	6a3a      	ldr	r2, [r7, #32]
 80022f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f6:	18d3      	adds	r3, r2, r3
 80022f8:	1c0a      	adds	r2, r1, #0
 80022fa:	701a      	strb	r2, [r3, #0]
			val = val - buffer[i] * pow(10 , i);
 80022fc:	69f8      	ldr	r0, [r7, #28]
 80022fe:	f7ff fd7b 	bl	8001df8 <__aeabi_i2d>
 8002302:	0004      	movs	r4, r0
 8002304:	000d      	movs	r5, r1
 8002306:	6a3a      	ldr	r2, [r7, #32]
 8002308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800230a:	18d3      	adds	r3, r2, r3
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	0018      	movs	r0, r3
 8002310:	f7ff fd72 	bl	8001df8 <__aeabi_i2d>
 8002314:	6138      	str	r0, [r7, #16]
 8002316:	6179      	str	r1, [r7, #20]
 8002318:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800231a:	f7ff fd6d 	bl	8001df8 <__aeabi_i2d>
 800231e:	0002      	movs	r2, r0
 8002320:	000b      	movs	r3, r1
 8002322:	2000      	movs	r0, #0
 8002324:	4922      	ldr	r1, [pc, #136]	; (80023b0 <decToBcd+0x1a4>)
 8002326:	f002 fd3d 	bl	8004da4 <pow>
 800232a:	0002      	movs	r2, r0
 800232c:	000b      	movs	r3, r1
 800232e:	6938      	ldr	r0, [r7, #16]
 8002330:	6979      	ldr	r1, [r7, #20]
 8002332:	f7fe ff0f 	bl	8001154 <__aeabi_dmul>
 8002336:	0002      	movs	r2, r0
 8002338:	000b      	movs	r3, r1
 800233a:	0020      	movs	r0, r4
 800233c:	0029      	movs	r1, r5
 800233e:	f7ff f975 	bl	800162c <__aeabi_dsub>
 8002342:	0002      	movs	r2, r0
 8002344:	000b      	movs	r3, r1
 8002346:	0010      	movs	r0, r2
 8002348:	0019      	movs	r1, r3
 800234a:	f7ff fd1f 	bl	8001d8c <__aeabi_d2iz>
 800234e:	0003      	movs	r3, r0
 8002350:	61fb      	str	r3, [r7, #28]
	for (int i = digits-1; i != -1; i--){
 8002352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002354:	3b01      	subs	r3, #1
 8002356:	633b      	str	r3, [r7, #48]	; 0x30
 8002358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235a:	3301      	adds	r3, #1
 800235c:	d1a7      	bne.n	80022ae <decToBcd+0xa2>
		}

		for (int k = digits-1; k!= -1; k--){
 800235e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002360:	3b01      	subs	r3, #1
 8002362:	637b      	str	r3, [r7, #52]	; 0x34
 8002364:	e013      	b.n	800238e <decToBcd+0x182>

			returner = returner<<4 | buffer[k];
 8002366:	2017      	movs	r0, #23
 8002368:	2418      	movs	r4, #24
 800236a:	1903      	adds	r3, r0, r4
 800236c:	19db      	adds	r3, r3, r7
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	b25a      	sxtb	r2, r3
 8002374:	6a39      	ldr	r1, [r7, #32]
 8002376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002378:	18cb      	adds	r3, r1, r3
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	b25b      	sxtb	r3, r3
 800237e:	4313      	orrs	r3, r2
 8002380:	b25a      	sxtb	r2, r3
 8002382:	1903      	adds	r3, r0, r4
 8002384:	19db      	adds	r3, r3, r7
 8002386:	701a      	strb	r2, [r3, #0]
		for (int k = digits-1; k!= -1; k--){
 8002388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800238a:	3b01      	subs	r3, #1
 800238c:	637b      	str	r3, [r7, #52]	; 0x34
 800238e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002390:	3301      	adds	r3, #1
 8002392:	d1e8      	bne.n	8002366 <decToBcd+0x15a>
		}
		return returner;
 8002394:	2317      	movs	r3, #23
 8002396:	2218      	movs	r2, #24
 8002398:	189b      	adds	r3, r3, r2
 800239a:	19db      	adds	r3, r3, r7
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	46c5      	mov	sp, r8
	//YOUR CODE HERE
}
 80023a0:	0018      	movs	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b00e      	add	sp, #56	; 0x38
 80023a6:	bc80      	pop	{r7}
 80023a8:	46b8      	mov	r8, r7
 80023aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ac:	3ff00000 	.word	0x3ff00000
 80023b0:	40240000 	.word	0x40240000

080023b4 <bcdToDec>:

int bcdToDec(uint8_t val)
{
 80023b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b6:	46c6      	mov	lr, r8
 80023b8:	b500      	push	{lr}
 80023ba:	b090      	sub	sp, #64	; 0x40
 80023bc:	af00      	add	r7, sp, #0
 80023be:	0002      	movs	r2, r0
 80023c0:	211f      	movs	r1, #31
 80023c2:	187b      	adds	r3, r7, r1
 80023c4:	701a      	strb	r2, [r3, #0]
 80023c6:	466b      	mov	r3, sp
 80023c8:	4698      	mov	r8, r3
	//TASK 3
	//Complete the BCD to decimal function

	//YOUR CODE HERE

	int returner = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	633b      	str	r3, [r7, #48]	; 0x30
	int digits = floor(log10(val)) + 1;
 80023ce:	187b      	adds	r3, r7, r1
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	0018      	movs	r0, r3
 80023d4:	f7ff fd40 	bl	8001e58 <__aeabi_ui2d>
 80023d8:	0002      	movs	r2, r0
 80023da:	000b      	movs	r3, r1
 80023dc:	0010      	movs	r0, r2
 80023de:	0019      	movs	r1, r3
 80023e0:	f002 fcaa 	bl	8004d38 <log10>
 80023e4:	0002      	movs	r2, r0
 80023e6:	000b      	movs	r3, r1
 80023e8:	0010      	movs	r0, r2
 80023ea:	0019      	movs	r1, r3
 80023ec:	f002 fc1a 	bl	8004c24 <floor>
 80023f0:	2200      	movs	r2, #0
 80023f2:	4b59      	ldr	r3, [pc, #356]	; (8002558 <bcdToDec+0x1a4>)
 80023f4:	f7fd ff70 	bl	80002d8 <__aeabi_dadd>
 80023f8:	0002      	movs	r2, r0
 80023fa:	000b      	movs	r3, r1
 80023fc:	0010      	movs	r0, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	f7ff fcc4 	bl	8001d8c <__aeabi_d2iz>
 8002404:	0003      	movs	r3, r0
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c

	int multi = 0b1111;
 8002408:	230f      	movs	r3, #15
 800240a:	637b      	str	r3, [r7, #52]	; 0x34

	char buffer[digits];
 800240c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240e:	1e5a      	subs	r2, r3, #1
 8002410:	62ba      	str	r2, [r7, #40]	; 0x28
 8002412:	001a      	movs	r2, r3
 8002414:	60ba      	str	r2, [r7, #8]
 8002416:	2200      	movs	r2, #0
 8002418:	60fa      	str	r2, [r7, #12]
 800241a:	68b8      	ldr	r0, [r7, #8]
 800241c:	68f9      	ldr	r1, [r7, #12]
 800241e:	0002      	movs	r2, r0
 8002420:	0f52      	lsrs	r2, r2, #29
 8002422:	000e      	movs	r6, r1
 8002424:	00f6      	lsls	r6, r6, #3
 8002426:	617e      	str	r6, [r7, #20]
 8002428:	697e      	ldr	r6, [r7, #20]
 800242a:	4316      	orrs	r6, r2
 800242c:	617e      	str	r6, [r7, #20]
 800242e:	0002      	movs	r2, r0
 8002430:	00d2      	lsls	r2, r2, #3
 8002432:	613a      	str	r2, [r7, #16]
 8002434:	001a      	movs	r2, r3
 8002436:	603a      	str	r2, [r7, #0]
 8002438:	2200      	movs	r2, #0
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	6838      	ldr	r0, [r7, #0]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	0002      	movs	r2, r0
 8002442:	0f52      	lsrs	r2, r2, #29
 8002444:	000e      	movs	r6, r1
 8002446:	00f5      	lsls	r5, r6, #3
 8002448:	4315      	orrs	r5, r2
 800244a:	0002      	movs	r2, r0
 800244c:	00d4      	lsls	r4, r2, #3
 800244e:	3307      	adds	r3, #7
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	466a      	mov	r2, sp
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	469d      	mov	sp, r3
 800245a:	466b      	mov	r3, sp
 800245c:	3300      	adds	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	; 0x24

	for(int i = 0; i != digits ; i++){
 8002460:	2300      	movs	r3, #0
 8002462:	63bb      	str	r3, [r7, #56]	; 0x38
 8002464:	e037      	b.n	80024d6 <bcdToDec+0x122>

		if (i == 0){
 8002466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002468:	2b00      	cmp	r3, #0
 800246a:	d111      	bne.n	8002490 <bcdToDec+0xdc>
		buffer[i] = val & multi;
 800246c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800246e:	b25b      	sxtb	r3, r3
 8002470:	221f      	movs	r2, #31
 8002472:	18ba      	adds	r2, r7, r2
 8002474:	7812      	ldrb	r2, [r2, #0]
 8002476:	b252      	sxtb	r2, r2
 8002478:	4013      	ands	r3, r2
 800247a:	b25b      	sxtb	r3, r3
 800247c:	b2d9      	uxtb	r1, r3
 800247e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002482:	18d3      	adds	r3, r2, r3
 8002484:	1c0a      	adds	r2, r1, #0
 8002486:	701a      	strb	r2, [r3, #0]
		multi = multi<<4;
 8002488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	637b      	str	r3, [r7, #52]	; 0x34
 800248e:	e01f      	b.n	80024d0 <bcdToDec+0x11c>
		}

		else{
			buffer[i] = val & multi;
 8002490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002492:	b25b      	sxtb	r3, r3
 8002494:	221f      	movs	r2, #31
 8002496:	18ba      	adds	r2, r7, r2
 8002498:	7812      	ldrb	r2, [r2, #0]
 800249a:	b252      	sxtb	r2, r2
 800249c:	4013      	ands	r3, r2
 800249e:	b25b      	sxtb	r3, r3
 80024a0:	b2d9      	uxtb	r1, r3
 80024a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a6:	18d3      	adds	r3, r2, r3
 80024a8:	1c0a      	adds	r2, r1, #0
 80024aa:	701a      	strb	r2, [r3, #0]
			multi = multi<<4;
 80024ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	637b      	str	r3, [r7, #52]	; 0x34
			buffer[i] = buffer[i] >> 4*i;
 80024b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024b6:	18d3      	adds	r3, r2, r3
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	001a      	movs	r2, r3
 80024bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	411a      	asrs	r2, r3
 80024c2:	0013      	movs	r3, r2
 80024c4:	b2d9      	uxtb	r1, r3
 80024c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024ca:	18d3      	adds	r3, r2, r3
 80024cc:	1c0a      	adds	r2, r1, #0
 80024ce:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i != digits ; i++){
 80024d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024d2:	3301      	adds	r3, #1
 80024d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80024d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024da:	429a      	cmp	r2, r3
 80024dc:	d1c3      	bne.n	8002466 <bcdToDec+0xb2>
		}

	}

	for(int k = digits -1 ; k != -1; k--){
 80024de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e0:	3b01      	subs	r3, #1
 80024e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024e4:	e02d      	b.n	8002542 <bcdToDec+0x18e>
		returner = returner + buffer[k] * pow(10, k);
 80024e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024e8:	f7ff fc86 	bl	8001df8 <__aeabi_i2d>
 80024ec:	0004      	movs	r4, r0
 80024ee:	000d      	movs	r5, r1
 80024f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024f4:	18d3      	adds	r3, r2, r3
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	0018      	movs	r0, r3
 80024fa:	f7ff fc7d 	bl	8001df8 <__aeabi_i2d>
 80024fe:	6138      	str	r0, [r7, #16]
 8002500:	6179      	str	r1, [r7, #20]
 8002502:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002504:	f7ff fc78 	bl	8001df8 <__aeabi_i2d>
 8002508:	0002      	movs	r2, r0
 800250a:	000b      	movs	r3, r1
 800250c:	2000      	movs	r0, #0
 800250e:	4913      	ldr	r1, [pc, #76]	; (800255c <bcdToDec+0x1a8>)
 8002510:	f002 fc48 	bl	8004da4 <pow>
 8002514:	0002      	movs	r2, r0
 8002516:	000b      	movs	r3, r1
 8002518:	6938      	ldr	r0, [r7, #16]
 800251a:	6979      	ldr	r1, [r7, #20]
 800251c:	f7fe fe1a 	bl	8001154 <__aeabi_dmul>
 8002520:	0002      	movs	r2, r0
 8002522:	000b      	movs	r3, r1
 8002524:	0020      	movs	r0, r4
 8002526:	0029      	movs	r1, r5
 8002528:	f7fd fed6 	bl	80002d8 <__aeabi_dadd>
 800252c:	0002      	movs	r2, r0
 800252e:	000b      	movs	r3, r1
 8002530:	0010      	movs	r0, r2
 8002532:	0019      	movs	r1, r3
 8002534:	f7ff fc2a 	bl	8001d8c <__aeabi_d2iz>
 8002538:	0003      	movs	r3, r0
 800253a:	633b      	str	r3, [r7, #48]	; 0x30
	for(int k = digits -1 ; k != -1; k--){
 800253c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800253e:	3b01      	subs	r3, #1
 8002540:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002544:	3301      	adds	r3, #1
 8002546:	d1ce      	bne.n	80024e6 <bcdToDec+0x132>
	}

	return returner;
 8002548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800254a:	46c5      	mov	sp, r8

}
 800254c:	0018      	movs	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	b010      	add	sp, #64	; 0x40
 8002552:	bc80      	pop	{r7}
 8002554:	46b8      	mov	r8, r7
 8002556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002558:	3ff00000 	.word	0x3ff00000
 800255c:	40240000 	.word	0x40240000

08002560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002564:	b672      	cpsid	i
}
 8002566:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002568:	e7fe      	b.n	8002568 <Error_Handler+0x8>
	...

0800256c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002572:	4b0f      	ldr	r3, [pc, #60]	; (80025b0 <HAL_MspInit+0x44>)
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <HAL_MspInit+0x44>)
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	619a      	str	r2, [r3, #24]
 800257e:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <HAL_MspInit+0x44>)
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	2201      	movs	r2, #1
 8002584:	4013      	ands	r3, r2
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_MspInit+0x44>)
 800258c:	69da      	ldr	r2, [r3, #28]
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <HAL_MspInit+0x44>)
 8002590:	2180      	movs	r1, #128	; 0x80
 8002592:	0549      	lsls	r1, r1, #21
 8002594:	430a      	orrs	r2, r1
 8002596:	61da      	str	r2, [r3, #28]
 8002598:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <HAL_MspInit+0x44>)
 800259a:	69da      	ldr	r2, [r3, #28]
 800259c:	2380      	movs	r3, #128	; 0x80
 800259e:	055b      	lsls	r3, r3, #21
 80025a0:	4013      	ands	r3, r2
 80025a2:	603b      	str	r3, [r7, #0]
 80025a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a6:	46c0      	nop			; (mov r8, r8)
 80025a8:	46bd      	mov	sp, r7
 80025aa:	b002      	add	sp, #8
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	40021000 	.word	0x40021000

080025b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b08b      	sub	sp, #44	; 0x2c
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	2414      	movs	r4, #20
 80025be:	193b      	adds	r3, r7, r4
 80025c0:	0018      	movs	r0, r3
 80025c2:	2314      	movs	r3, #20
 80025c4:	001a      	movs	r2, r3
 80025c6:	2100      	movs	r1, #0
 80025c8:	f002 fb24 	bl	8004c14 <memset>
  if(hi2c->Instance==I2C1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a1c      	ldr	r2, [pc, #112]	; (8002644 <HAL_I2C_MspInit+0x90>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d131      	bne.n	800263a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d6:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <HAL_I2C_MspInit+0x94>)
 80025d8:	695a      	ldr	r2, [r3, #20]
 80025da:	4b1b      	ldr	r3, [pc, #108]	; (8002648 <HAL_I2C_MspInit+0x94>)
 80025dc:	2180      	movs	r1, #128	; 0x80
 80025de:	02c9      	lsls	r1, r1, #11
 80025e0:	430a      	orrs	r2, r1
 80025e2:	615a      	str	r2, [r3, #20]
 80025e4:	4b18      	ldr	r3, [pc, #96]	; (8002648 <HAL_I2C_MspInit+0x94>)
 80025e6:	695a      	ldr	r2, [r3, #20]
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	02db      	lsls	r3, r3, #11
 80025ec:	4013      	ands	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025f2:	0021      	movs	r1, r4
 80025f4:	187b      	adds	r3, r7, r1
 80025f6:	22c0      	movs	r2, #192	; 0xc0
 80025f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025fa:	187b      	adds	r3, r7, r1
 80025fc:	2212      	movs	r2, #18
 80025fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	187b      	adds	r3, r7, r1
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002606:	187b      	adds	r3, r7, r1
 8002608:	2203      	movs	r2, #3
 800260a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800260c:	187b      	adds	r3, r7, r1
 800260e:	2201      	movs	r2, #1
 8002610:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002612:	187b      	adds	r3, r7, r1
 8002614:	4a0d      	ldr	r2, [pc, #52]	; (800264c <HAL_I2C_MspInit+0x98>)
 8002616:	0019      	movs	r1, r3
 8002618:	0010      	movs	r0, r2
 800261a:	f000 fbbd 	bl	8002d98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800261e:	4b0a      	ldr	r3, [pc, #40]	; (8002648 <HAL_I2C_MspInit+0x94>)
 8002620:	69da      	ldr	r2, [r3, #28]
 8002622:	4b09      	ldr	r3, [pc, #36]	; (8002648 <HAL_I2C_MspInit+0x94>)
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	0389      	lsls	r1, r1, #14
 8002628:	430a      	orrs	r2, r1
 800262a:	61da      	str	r2, [r3, #28]
 800262c:	4b06      	ldr	r3, [pc, #24]	; (8002648 <HAL_I2C_MspInit+0x94>)
 800262e:	69da      	ldr	r2, [r3, #28]
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	039b      	lsls	r3, r3, #14
 8002634:	4013      	ands	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	46bd      	mov	sp, r7
 800263e:	b00b      	add	sp, #44	; 0x2c
 8002640:	bd90      	pop	{r4, r7, pc}
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	40005400 	.word	0x40005400
 8002648:	40021000 	.word	0x40021000
 800264c:	48000400 	.word	0x48000400

08002650 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b08b      	sub	sp, #44	; 0x2c
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002658:	2414      	movs	r4, #20
 800265a:	193b      	adds	r3, r7, r4
 800265c:	0018      	movs	r0, r3
 800265e:	2314      	movs	r3, #20
 8002660:	001a      	movs	r2, r3
 8002662:	2100      	movs	r1, #0
 8002664:	f002 fad6 	bl	8004c14 <memset>
  if(huart->Instance==USART2)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a33      	ldr	r2, [pc, #204]	; (800273c <HAL_UART_MspInit+0xec>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d160      	bne.n	8002734 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002672:	4b33      	ldr	r3, [pc, #204]	; (8002740 <HAL_UART_MspInit+0xf0>)
 8002674:	69da      	ldr	r2, [r3, #28]
 8002676:	4b32      	ldr	r3, [pc, #200]	; (8002740 <HAL_UART_MspInit+0xf0>)
 8002678:	2180      	movs	r1, #128	; 0x80
 800267a:	0289      	lsls	r1, r1, #10
 800267c:	430a      	orrs	r2, r1
 800267e:	61da      	str	r2, [r3, #28]
 8002680:	4b2f      	ldr	r3, [pc, #188]	; (8002740 <HAL_UART_MspInit+0xf0>)
 8002682:	69da      	ldr	r2, [r3, #28]
 8002684:	2380      	movs	r3, #128	; 0x80
 8002686:	029b      	lsls	r3, r3, #10
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800268e:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <HAL_UART_MspInit+0xf0>)
 8002690:	695a      	ldr	r2, [r3, #20]
 8002692:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <HAL_UART_MspInit+0xf0>)
 8002694:	2180      	movs	r1, #128	; 0x80
 8002696:	0289      	lsls	r1, r1, #10
 8002698:	430a      	orrs	r2, r1
 800269a:	615a      	str	r2, [r3, #20]
 800269c:	4b28      	ldr	r3, [pc, #160]	; (8002740 <HAL_UART_MspInit+0xf0>)
 800269e:	695a      	ldr	r2, [r3, #20]
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	029b      	lsls	r3, r3, #10
 80026a4:	4013      	ands	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026aa:	0021      	movs	r1, r4
 80026ac:	187b      	adds	r3, r7, r1
 80026ae:	220c      	movs	r2, #12
 80026b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b2:	187b      	adds	r3, r7, r1
 80026b4:	2202      	movs	r2, #2
 80026b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	2200      	movs	r2, #0
 80026bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026be:	187b      	adds	r3, r7, r1
 80026c0:	2203      	movs	r2, #3
 80026c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80026c4:	187b      	adds	r3, r7, r1
 80026c6:	2201      	movs	r2, #1
 80026c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	187a      	adds	r2, r7, r1
 80026cc:	2390      	movs	r3, #144	; 0x90
 80026ce:	05db      	lsls	r3, r3, #23
 80026d0:	0011      	movs	r1, r2
 80026d2:	0018      	movs	r0, r3
 80026d4:	f000 fb60 	bl	8002d98 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80026d8:	4b1a      	ldr	r3, [pc, #104]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026da:	4a1b      	ldr	r2, [pc, #108]	; (8002748 <HAL_UART_MspInit+0xf8>)
 80026dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026de:	4b19      	ldr	r3, [pc, #100]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026e0:	2210      	movs	r2, #16
 80026e2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e4:	4b17      	ldr	r3, [pc, #92]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026ea:	4b16      	ldr	r3, [pc, #88]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026ec:	2280      	movs	r2, #128	; 0x80
 80026ee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026f0:	4b14      	ldr	r3, [pc, #80]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026f6:	4b13      	ldr	r3, [pc, #76]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80026fc:	4b11      	ldr	r3, [pc, #68]	; (8002744 <HAL_UART_MspInit+0xf4>)
 80026fe:	2200      	movs	r2, #0
 8002700:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <HAL_UART_MspInit+0xf4>)
 8002704:	2200      	movs	r2, #0
 8002706:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002708:	4b0e      	ldr	r3, [pc, #56]	; (8002744 <HAL_UART_MspInit+0xf4>)
 800270a:	0018      	movs	r0, r3
 800270c:	f000 f9c0 	bl	8002a90 <HAL_DMA_Init>
 8002710:	1e03      	subs	r3, r0, #0
 8002712:	d001      	beq.n	8002718 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8002714:	f7ff ff24 	bl	8002560 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a0a      	ldr	r2, [pc, #40]	; (8002744 <HAL_UART_MspInit+0xf4>)
 800271c:	66da      	str	r2, [r3, #108]	; 0x6c
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <HAL_UART_MspInit+0xf4>)
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002724:	2200      	movs	r2, #0
 8002726:	2100      	movs	r1, #0
 8002728:	201c      	movs	r0, #28
 800272a:	f000 f97f 	bl	8002a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800272e:	201c      	movs	r0, #28
 8002730:	f000 f991 	bl	8002a56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002734:	46c0      	nop			; (mov r8, r8)
 8002736:	46bd      	mov	sp, r7
 8002738:	b00b      	add	sp, #44	; 0x2c
 800273a:	bd90      	pop	{r4, r7, pc}
 800273c:	40004400 	.word	0x40004400
 8002740:	40021000 	.word	0x40021000
 8002744:	2000015c 	.word	0x2000015c
 8002748:	40020044 	.word	0x40020044

0800274c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002750:	e7fe      	b.n	8002750 <NMI_Handler+0x4>

08002752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002756:	e7fe      	b.n	8002756 <HardFault_Handler+0x4>

08002758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002770:	f000 f894 	bl	800289c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002780:	4b03      	ldr	r3, [pc, #12]	; (8002790 <DMA1_Channel4_5_IRQHandler+0x14>)
 8002782:	0018      	movs	r0, r3
 8002784:	f000 fa49 	bl	8002c1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8002788:	46c0      	nop			; (mov r8, r8)
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	2000015c 	.word	0x2000015c

08002794 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <USART2_IRQHandler+0x14>)
 800279a:	0018      	movs	r0, r3
 800279c:	f001 fb70 	bl	8003e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027a0:	46c0      	nop			; (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	200000d8 	.word	0x200000d8

080027ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80027b0:	46c0      	nop			; (mov r8, r8)
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027b8:	480d      	ldr	r0, [pc, #52]	; (80027f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027bc:	480d      	ldr	r0, [pc, #52]	; (80027f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80027be:	490e      	ldr	r1, [pc, #56]	; (80027f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027c0:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <LoopForever+0xe>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c4:	e002      	b.n	80027cc <LoopCopyDataInit>

080027c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ca:	3304      	adds	r3, #4

080027cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d0:	d3f9      	bcc.n	80027c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027d4:	4c0b      	ldr	r4, [pc, #44]	; (8002804 <LoopForever+0x16>)
  movs r3, #0
 80027d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d8:	e001      	b.n	80027de <LoopFillZerobss>

080027da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027dc:	3204      	adds	r2, #4

080027de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e0:	d3fb      	bcc.n	80027da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80027e2:	f7ff ffe3 	bl	80027ac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80027e6:	f002 f9f1 	bl	8004bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027ea:	f7ff fb79 	bl	8001ee0 <main>

080027ee <LoopForever>:

LoopForever:
    b LoopForever
 80027ee:	e7fe      	b.n	80027ee <LoopForever>
  ldr   r0, =_estack
 80027f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80027fc:	080060e0 	.word	0x080060e0
  ldr r2, =_sbss
 8002800:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002804:	200001a4 	.word	0x200001a4

08002808 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC1_COMP_IRQHandler>
	...

0800280c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002810:	4b07      	ldr	r3, [pc, #28]	; (8002830 <HAL_Init+0x24>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b06      	ldr	r3, [pc, #24]	; (8002830 <HAL_Init+0x24>)
 8002816:	2110      	movs	r1, #16
 8002818:	430a      	orrs	r2, r1
 800281a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800281c:	2000      	movs	r0, #0
 800281e:	f000 f809 	bl	8002834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002822:	f7ff fea3 	bl	800256c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	0018      	movs	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	40022000 	.word	0x40022000

08002834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002834:	b590      	push	{r4, r7, lr}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800283c:	4b14      	ldr	r3, [pc, #80]	; (8002890 <HAL_InitTick+0x5c>)
 800283e:	681c      	ldr	r4, [r3, #0]
 8002840:	4b14      	ldr	r3, [pc, #80]	; (8002894 <HAL_InitTick+0x60>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	0019      	movs	r1, r3
 8002846:	23fa      	movs	r3, #250	; 0xfa
 8002848:	0098      	lsls	r0, r3, #2
 800284a:	f7fd fc5d 	bl	8000108 <__udivsi3>
 800284e:	0003      	movs	r3, r0
 8002850:	0019      	movs	r1, r3
 8002852:	0020      	movs	r0, r4
 8002854:	f7fd fc58 	bl	8000108 <__udivsi3>
 8002858:	0003      	movs	r3, r0
 800285a:	0018      	movs	r0, r3
 800285c:	f000 f90b 	bl	8002a76 <HAL_SYSTICK_Config>
 8002860:	1e03      	subs	r3, r0, #0
 8002862:	d001      	beq.n	8002868 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e00f      	b.n	8002888 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b03      	cmp	r3, #3
 800286c:	d80b      	bhi.n	8002886 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	2301      	movs	r3, #1
 8002872:	425b      	negs	r3, r3
 8002874:	2200      	movs	r2, #0
 8002876:	0018      	movs	r0, r3
 8002878:	f000 f8d8 	bl	8002a2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800287c:	4b06      	ldr	r3, [pc, #24]	; (8002898 <HAL_InitTick+0x64>)
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	e000      	b.n	8002888 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
}
 8002888:	0018      	movs	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	b003      	add	sp, #12
 800288e:	bd90      	pop	{r4, r7, pc}
 8002890:	20000000 	.word	0x20000000
 8002894:	20000008 	.word	0x20000008
 8002898:	20000004 	.word	0x20000004

0800289c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_IncTick+0x1c>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	001a      	movs	r2, r3
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_IncTick+0x20>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	18d2      	adds	r2, r2, r3
 80028ac:	4b03      	ldr	r3, [pc, #12]	; (80028bc <HAL_IncTick+0x20>)
 80028ae:	601a      	str	r2, [r3, #0]
}
 80028b0:	46c0      	nop			; (mov r8, r8)
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	20000008 	.word	0x20000008
 80028bc:	200001a0 	.word	0x200001a0

080028c0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  return uwTick;
 80028c4:	4b02      	ldr	r3, [pc, #8]	; (80028d0 <HAL_GetTick+0x10>)
 80028c6:	681b      	ldr	r3, [r3, #0]
}
 80028c8:	0018      	movs	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	200001a0 	.word	0x200001a0

080028d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	0002      	movs	r2, r0
 80028dc:	1dfb      	adds	r3, r7, #7
 80028de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	1dfb      	adds	r3, r7, #7
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b7f      	cmp	r3, #127	; 0x7f
 80028e6:	d809      	bhi.n	80028fc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028e8:	1dfb      	adds	r3, r7, #7
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	001a      	movs	r2, r3
 80028ee:	231f      	movs	r3, #31
 80028f0:	401a      	ands	r2, r3
 80028f2:	4b04      	ldr	r3, [pc, #16]	; (8002904 <__NVIC_EnableIRQ+0x30>)
 80028f4:	2101      	movs	r1, #1
 80028f6:	4091      	lsls	r1, r2
 80028f8:	000a      	movs	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]
  }
}
 80028fc:	46c0      	nop			; (mov r8, r8)
 80028fe:	46bd      	mov	sp, r7
 8002900:	b002      	add	sp, #8
 8002902:	bd80      	pop	{r7, pc}
 8002904:	e000e100 	.word	0xe000e100

08002908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	0002      	movs	r2, r0
 8002910:	6039      	str	r1, [r7, #0]
 8002912:	1dfb      	adds	r3, r7, #7
 8002914:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002916:	1dfb      	adds	r3, r7, #7
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b7f      	cmp	r3, #127	; 0x7f
 800291c:	d828      	bhi.n	8002970 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800291e:	4a2f      	ldr	r2, [pc, #188]	; (80029dc <__NVIC_SetPriority+0xd4>)
 8002920:	1dfb      	adds	r3, r7, #7
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	b25b      	sxtb	r3, r3
 8002926:	089b      	lsrs	r3, r3, #2
 8002928:	33c0      	adds	r3, #192	; 0xc0
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	589b      	ldr	r3, [r3, r2]
 800292e:	1dfa      	adds	r2, r7, #7
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	0011      	movs	r1, r2
 8002934:	2203      	movs	r2, #3
 8002936:	400a      	ands	r2, r1
 8002938:	00d2      	lsls	r2, r2, #3
 800293a:	21ff      	movs	r1, #255	; 0xff
 800293c:	4091      	lsls	r1, r2
 800293e:	000a      	movs	r2, r1
 8002940:	43d2      	mvns	r2, r2
 8002942:	401a      	ands	r2, r3
 8002944:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	019b      	lsls	r3, r3, #6
 800294a:	22ff      	movs	r2, #255	; 0xff
 800294c:	401a      	ands	r2, r3
 800294e:	1dfb      	adds	r3, r7, #7
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	0018      	movs	r0, r3
 8002954:	2303      	movs	r3, #3
 8002956:	4003      	ands	r3, r0
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800295c:	481f      	ldr	r0, [pc, #124]	; (80029dc <__NVIC_SetPriority+0xd4>)
 800295e:	1dfb      	adds	r3, r7, #7
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	b25b      	sxtb	r3, r3
 8002964:	089b      	lsrs	r3, r3, #2
 8002966:	430a      	orrs	r2, r1
 8002968:	33c0      	adds	r3, #192	; 0xc0
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800296e:	e031      	b.n	80029d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002970:	4a1b      	ldr	r2, [pc, #108]	; (80029e0 <__NVIC_SetPriority+0xd8>)
 8002972:	1dfb      	adds	r3, r7, #7
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	0019      	movs	r1, r3
 8002978:	230f      	movs	r3, #15
 800297a:	400b      	ands	r3, r1
 800297c:	3b08      	subs	r3, #8
 800297e:	089b      	lsrs	r3, r3, #2
 8002980:	3306      	adds	r3, #6
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	18d3      	adds	r3, r2, r3
 8002986:	3304      	adds	r3, #4
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	1dfa      	adds	r2, r7, #7
 800298c:	7812      	ldrb	r2, [r2, #0]
 800298e:	0011      	movs	r1, r2
 8002990:	2203      	movs	r2, #3
 8002992:	400a      	ands	r2, r1
 8002994:	00d2      	lsls	r2, r2, #3
 8002996:	21ff      	movs	r1, #255	; 0xff
 8002998:	4091      	lsls	r1, r2
 800299a:	000a      	movs	r2, r1
 800299c:	43d2      	mvns	r2, r2
 800299e:	401a      	ands	r2, r3
 80029a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	019b      	lsls	r3, r3, #6
 80029a6:	22ff      	movs	r2, #255	; 0xff
 80029a8:	401a      	ands	r2, r3
 80029aa:	1dfb      	adds	r3, r7, #7
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	0018      	movs	r0, r3
 80029b0:	2303      	movs	r3, #3
 80029b2:	4003      	ands	r3, r0
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029b8:	4809      	ldr	r0, [pc, #36]	; (80029e0 <__NVIC_SetPriority+0xd8>)
 80029ba:	1dfb      	adds	r3, r7, #7
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	001c      	movs	r4, r3
 80029c0:	230f      	movs	r3, #15
 80029c2:	4023      	ands	r3, r4
 80029c4:	3b08      	subs	r3, #8
 80029c6:	089b      	lsrs	r3, r3, #2
 80029c8:	430a      	orrs	r2, r1
 80029ca:	3306      	adds	r3, #6
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	18c3      	adds	r3, r0, r3
 80029d0:	3304      	adds	r3, #4
 80029d2:	601a      	str	r2, [r3, #0]
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	b003      	add	sp, #12
 80029da:	bd90      	pop	{r4, r7, pc}
 80029dc:	e000e100 	.word	0xe000e100
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	1e5a      	subs	r2, r3, #1
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	045b      	lsls	r3, r3, #17
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d301      	bcc.n	80029fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029f8:	2301      	movs	r3, #1
 80029fa:	e010      	b.n	8002a1e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029fc:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <SysTick_Config+0x44>)
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	3a01      	subs	r2, #1
 8002a02:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a04:	2301      	movs	r3, #1
 8002a06:	425b      	negs	r3, r3
 8002a08:	2103      	movs	r1, #3
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f7ff ff7c 	bl	8002908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a10:	4b05      	ldr	r3, [pc, #20]	; (8002a28 <SysTick_Config+0x44>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a16:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <SysTick_Config+0x44>)
 8002a18:	2207      	movs	r2, #7
 8002a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	0018      	movs	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b002      	add	sp, #8
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	e000e010 	.word	0xe000e010

08002a2c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	210f      	movs	r1, #15
 8002a38:	187b      	adds	r3, r7, r1
 8002a3a:	1c02      	adds	r2, r0, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	187b      	adds	r3, r7, r1
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	b25b      	sxtb	r3, r3
 8002a46:	0011      	movs	r1, r2
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7ff ff5d 	bl	8002908 <__NVIC_SetPriority>
}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	46bd      	mov	sp, r7
 8002a52:	b004      	add	sp, #16
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	0002      	movs	r2, r0
 8002a5e:	1dfb      	adds	r3, r7, #7
 8002a60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a62:	1dfb      	adds	r3, r7, #7
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	b25b      	sxtb	r3, r3
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7ff ff33 	bl	80028d4 <__NVIC_EnableIRQ>
}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b002      	add	sp, #8
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b082      	sub	sp, #8
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7ff ffaf 	bl	80029e4 <SysTick_Config>
 8002a86:	0003      	movs	r3, r0
}
 8002a88:	0018      	movs	r0, r3
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	b002      	add	sp, #8
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e036      	b.n	8002b14 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2221      	movs	r2, #33	; 0x21
 8002aaa:	2102      	movs	r1, #2
 8002aac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4a18      	ldr	r2, [pc, #96]	; (8002b1c <HAL_DMA_Init+0x8c>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ac6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	0018      	movs	r0, r3
 8002af8:	f000 f932 	bl	8002d60 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2221      	movs	r2, #33	; 0x21
 8002b06:	2101      	movs	r1, #1
 8002b08:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	2100      	movs	r1, #0
 8002b10:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}  
 8002b14:	0018      	movs	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b004      	add	sp, #16
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	ffffc00f 	.word	0xffffc00f

08002b20 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2221      	movs	r2, #33	; 0x21
 8002b2c:	5c9b      	ldrb	r3, [r3, r2]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d008      	beq.n	8002b46 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2204      	movs	r2, #4
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e020      	b.n	8002b88 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	210e      	movs	r1, #14
 8002b52:	438a      	bics	r2, r1
 8002b54:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2101      	movs	r1, #1
 8002b62:	438a      	bics	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	2101      	movs	r1, #1
 8002b70:	4091      	lsls	r1, r2
 8002b72:	000a      	movs	r2, r1
 8002b74:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2221      	movs	r2, #33	; 0x21
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2220      	movs	r2, #32
 8002b82:	2100      	movs	r1, #0
 8002b84:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	0018      	movs	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b002      	add	sp, #8
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b98:	210f      	movs	r1, #15
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2221      	movs	r2, #33	; 0x21
 8002ba4:	5c9b      	ldrb	r3, [r3, r2]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d006      	beq.n	8002bba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2204      	movs	r2, #4
 8002bb0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002bb2:	187b      	adds	r3, r7, r1
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	701a      	strb	r2, [r3, #0]
 8002bb8:	e028      	b.n	8002c0c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	210e      	movs	r1, #14
 8002bc6:	438a      	bics	r2, r1
 8002bc8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	438a      	bics	r2, r1
 8002bd8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002be2:	2101      	movs	r1, #1
 8002be4:	4091      	lsls	r1, r2
 8002be6:	000a      	movs	r2, r1
 8002be8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2221      	movs	r2, #33	; 0x21
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2220      	movs	r2, #32
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d004      	beq.n	8002c0c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	0010      	movs	r0, r2
 8002c0a:	4798      	blx	r3
    } 
  }
  return status;
 8002c0c:	230f      	movs	r3, #15
 8002c0e:	18fb      	adds	r3, r7, r3
 8002c10:	781b      	ldrb	r3, [r3, #0]
}
 8002c12:	0018      	movs	r0, r3
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b004      	add	sp, #16
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	2204      	movs	r2, #4
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	0013      	movs	r3, r2
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d024      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x72>
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2204      	movs	r2, #4
 8002c46:	4013      	ands	r3, r2
 8002c48:	d020      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2220      	movs	r2, #32
 8002c52:	4013      	ands	r3, r2
 8002c54:	d107      	bne.n	8002c66 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2104      	movs	r1, #4
 8002c62:	438a      	bics	r2, r1
 8002c64:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c6e:	2104      	movs	r1, #4
 8002c70:	4091      	lsls	r1, r2
 8002c72:	000a      	movs	r2, r1
 8002c74:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d100      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x66>
 8002c7e:	e06a      	b.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	0010      	movs	r0, r2
 8002c88:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c8a:	e064      	b.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	2202      	movs	r2, #2
 8002c92:	409a      	lsls	r2, r3
 8002c94:	0013      	movs	r3, r2
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d02b      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0xda>
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d027      	beq.n	8002cf4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2220      	movs	r2, #32
 8002cac:	4013      	ands	r3, r2
 8002cae:	d10b      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	210a      	movs	r1, #10
 8002cbc:	438a      	bics	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2221      	movs	r2, #33	; 0x21
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	2102      	movs	r1, #2
 8002cd2:	4091      	lsls	r1, r2
 8002cd4:	000a      	movs	r2, r1
 8002cd6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	2100      	movs	r1, #0
 8002cde:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d036      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	0010      	movs	r0, r2
 8002cf0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002cf2:	e030      	b.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf8:	2208      	movs	r2, #8
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	0013      	movs	r3, r2
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	4013      	ands	r3, r2
 8002d02:	d028      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2208      	movs	r2, #8
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d024      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	210e      	movs	r1, #14
 8002d18:	438a      	bics	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d24:	2101      	movs	r1, #1
 8002d26:	4091      	lsls	r1, r2
 8002d28:	000a      	movs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2221      	movs	r2, #33	; 0x21
 8002d36:	2101      	movs	r1, #1
 8002d38:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	2100      	movs	r1, #0
 8002d40:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d005      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	0010      	movs	r0, r2
 8002d52:	4798      	blx	r3
    }
   }
}  
 8002d54:	e7ff      	b.n	8002d56 <HAL_DMA_IRQHandler+0x13c>
 8002d56:	46c0      	nop			; (mov r8, r8)
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b004      	add	sp, #16
 8002d5c:	bd80      	pop	{r7, pc}
	...

08002d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a08      	ldr	r2, [pc, #32]	; (8002d90 <DMA_CalcBaseAndBitshift+0x30>)
 8002d6e:	4694      	mov	ip, r2
 8002d70:	4463      	add	r3, ip
 8002d72:	2114      	movs	r1, #20
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7fd f9c7 	bl	8000108 <__udivsi3>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	009a      	lsls	r2, r3, #2
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a03      	ldr	r2, [pc, #12]	; (8002d94 <DMA_CalcBaseAndBitshift+0x34>)
 8002d86:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002d88:	46c0      	nop			; (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b002      	add	sp, #8
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	bffdfff8 	.word	0xbffdfff8
 8002d94:	40020000 	.word	0x40020000

08002d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002da6:	e14f      	b.n	8003048 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2101      	movs	r1, #1
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4091      	lsls	r1, r2
 8002db2:	000a      	movs	r2, r1
 8002db4:	4013      	ands	r3, r2
 8002db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d100      	bne.n	8002dc0 <HAL_GPIO_Init+0x28>
 8002dbe:	e140      	b.n	8003042 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d005      	beq.n	8002dd8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d130      	bne.n	8002e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	409a      	lsls	r2, r3
 8002de6:	0013      	movs	r3, r2
 8002de8:	43da      	mvns	r2, r3
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	0013      	movs	r3, r2
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e0e:	2201      	movs	r2, #1
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	409a      	lsls	r2, r3
 8002e14:	0013      	movs	r3, r2
 8002e16:	43da      	mvns	r2, r3
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	091b      	lsrs	r3, r3, #4
 8002e24:	2201      	movs	r2, #1
 8002e26:	401a      	ands	r2, r3
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	0013      	movs	r3, r2
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2203      	movs	r2, #3
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	d017      	beq.n	8002e76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	2203      	movs	r2, #3
 8002e52:	409a      	lsls	r2, r3
 8002e54:	0013      	movs	r3, r2
 8002e56:	43da      	mvns	r2, r3
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	409a      	lsls	r2, r3
 8002e68:	0013      	movs	r3, r2
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d123      	bne.n	8002eca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	08da      	lsrs	r2, r3, #3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3208      	adds	r2, #8
 8002e8a:	0092      	lsls	r2, r2, #2
 8002e8c:	58d3      	ldr	r3, [r2, r3]
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2207      	movs	r2, #7
 8002e94:	4013      	ands	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	220f      	movs	r2, #15
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	0013      	movs	r3, r2
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	691a      	ldr	r2, [r3, #16]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2107      	movs	r1, #7
 8002eae:	400b      	ands	r3, r1
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	0013      	movs	r3, r2
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	08da      	lsrs	r2, r3, #3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3208      	adds	r2, #8
 8002ec4:	0092      	lsls	r2, r2, #2
 8002ec6:	6939      	ldr	r1, [r7, #16]
 8002ec8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	2203      	movs	r2, #3
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	0013      	movs	r3, r2
 8002eda:	43da      	mvns	r2, r3
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2203      	movs	r2, #3
 8002ee8:	401a      	ands	r2, r3
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	0013      	movs	r3, r2
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	23c0      	movs	r3, #192	; 0xc0
 8002f04:	029b      	lsls	r3, r3, #10
 8002f06:	4013      	ands	r3, r2
 8002f08:	d100      	bne.n	8002f0c <HAL_GPIO_Init+0x174>
 8002f0a:	e09a      	b.n	8003042 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0c:	4b54      	ldr	r3, [pc, #336]	; (8003060 <HAL_GPIO_Init+0x2c8>)
 8002f0e:	699a      	ldr	r2, [r3, #24]
 8002f10:	4b53      	ldr	r3, [pc, #332]	; (8003060 <HAL_GPIO_Init+0x2c8>)
 8002f12:	2101      	movs	r1, #1
 8002f14:	430a      	orrs	r2, r1
 8002f16:	619a      	str	r2, [r3, #24]
 8002f18:	4b51      	ldr	r3, [pc, #324]	; (8003060 <HAL_GPIO_Init+0x2c8>)
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	4013      	ands	r3, r2
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f24:	4a4f      	ldr	r2, [pc, #316]	; (8003064 <HAL_GPIO_Init+0x2cc>)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	089b      	lsrs	r3, r3, #2
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	589b      	ldr	r3, [r3, r2]
 8002f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2203      	movs	r2, #3
 8002f36:	4013      	ands	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	220f      	movs	r2, #15
 8002f3c:	409a      	lsls	r2, r3
 8002f3e:	0013      	movs	r3, r2
 8002f40:	43da      	mvns	r2, r3
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	2390      	movs	r3, #144	; 0x90
 8002f4c:	05db      	lsls	r3, r3, #23
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d013      	beq.n	8002f7a <HAL_GPIO_Init+0x1e2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a44      	ldr	r2, [pc, #272]	; (8003068 <HAL_GPIO_Init+0x2d0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d00d      	beq.n	8002f76 <HAL_GPIO_Init+0x1de>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a43      	ldr	r2, [pc, #268]	; (800306c <HAL_GPIO_Init+0x2d4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d007      	beq.n	8002f72 <HAL_GPIO_Init+0x1da>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a42      	ldr	r2, [pc, #264]	; (8003070 <HAL_GPIO_Init+0x2d8>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d101      	bne.n	8002f6e <HAL_GPIO_Init+0x1d6>
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e006      	b.n	8002f7c <HAL_GPIO_Init+0x1e4>
 8002f6e:	2305      	movs	r3, #5
 8002f70:	e004      	b.n	8002f7c <HAL_GPIO_Init+0x1e4>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e002      	b.n	8002f7c <HAL_GPIO_Init+0x1e4>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e000      	b.n	8002f7c <HAL_GPIO_Init+0x1e4>
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	2103      	movs	r1, #3
 8002f80:	400a      	ands	r2, r1
 8002f82:	0092      	lsls	r2, r2, #2
 8002f84:	4093      	lsls	r3, r2
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f8c:	4935      	ldr	r1, [pc, #212]	; (8003064 <HAL_GPIO_Init+0x2cc>)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	089b      	lsrs	r3, r3, #2
 8002f92:	3302      	adds	r3, #2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f9a:	4b36      	ldr	r3, [pc, #216]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	43da      	mvns	r2, r3
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	2380      	movs	r3, #128	; 0x80
 8002fb0:	025b      	lsls	r3, r3, #9
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	d003      	beq.n	8002fbe <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002fbe:	4b2d      	ldr	r3, [pc, #180]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002fc4:	4b2b      	ldr	r3, [pc, #172]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	43da      	mvns	r2, r3
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	2380      	movs	r3, #128	; 0x80
 8002fda:	029b      	lsls	r3, r3, #10
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d003      	beq.n	8002fe8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002fe8:	4b22      	ldr	r3, [pc, #136]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fee:	4b21      	ldr	r3, [pc, #132]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	2380      	movs	r3, #128	; 0x80
 8003004:	035b      	lsls	r3, r3, #13
 8003006:	4013      	ands	r3, r2
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4313      	orrs	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003012:	4b18      	ldr	r3, [pc, #96]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003018:	4b16      	ldr	r3, [pc, #88]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	43da      	mvns	r2, r3
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4013      	ands	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	2380      	movs	r3, #128	; 0x80
 800302e:	039b      	lsls	r3, r3, #14
 8003030:	4013      	ands	r3, r2
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800303c:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <HAL_GPIO_Init+0x2dc>)
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	3301      	adds	r3, #1
 8003046:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	40da      	lsrs	r2, r3
 8003050:	1e13      	subs	r3, r2, #0
 8003052:	d000      	beq.n	8003056 <HAL_GPIO_Init+0x2be>
 8003054:	e6a8      	b.n	8002da8 <HAL_GPIO_Init+0x10>
  } 
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b006      	add	sp, #24
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	40010000 	.word	0x40010000
 8003068:	48000400 	.word	0x48000400
 800306c:	48000800 	.word	0x48000800
 8003070:	48000c00 	.word	0x48000c00
 8003074:	40010400 	.word	0x40010400

08003078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	0008      	movs	r0, r1
 8003082:	0011      	movs	r1, r2
 8003084:	1cbb      	adds	r3, r7, #2
 8003086:	1c02      	adds	r2, r0, #0
 8003088:	801a      	strh	r2, [r3, #0]
 800308a:	1c7b      	adds	r3, r7, #1
 800308c:	1c0a      	adds	r2, r1, #0
 800308e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003090:	1c7b      	adds	r3, r7, #1
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003098:	1cbb      	adds	r3, r7, #2
 800309a:	881a      	ldrh	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030a0:	e003      	b.n	80030aa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030a2:	1cbb      	adds	r3, r7, #2
 80030a4:	881a      	ldrh	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	46bd      	mov	sp, r7
 80030ae:	b002      	add	sp, #8
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
 80030ba:	000a      	movs	r2, r1
 80030bc:	1cbb      	adds	r3, r7, #2
 80030be:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030c6:	1cbb      	adds	r3, r7, #2
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	4013      	ands	r3, r2
 80030ce:	041a      	lsls	r2, r3, #16
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	1cb9      	adds	r1, r7, #2
 80030d6:	8809      	ldrh	r1, [r1, #0]
 80030d8:	400b      	ands	r3, r1
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
}
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b004      	add	sp, #16
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e082      	b.n	8003200 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2241      	movs	r2, #65	; 0x41
 80030fe:	5c9b      	ldrb	r3, [r3, r2]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d107      	bne.n	8003116 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2240      	movs	r2, #64	; 0x40
 800310a:	2100      	movs	r1, #0
 800310c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	0018      	movs	r0, r3
 8003112:	f7ff fa4f 	bl	80025b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2241      	movs	r2, #65	; 0x41
 800311a:	2124      	movs	r1, #36	; 0x24
 800311c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2101      	movs	r1, #1
 800312a:	438a      	bics	r2, r1
 800312c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4934      	ldr	r1, [pc, #208]	; (8003208 <HAL_I2C_Init+0x120>)
 8003138:	400a      	ands	r2, r1
 800313a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4931      	ldr	r1, [pc, #196]	; (800320c <HAL_I2C_Init+0x124>)
 8003148:	400a      	ands	r2, r1
 800314a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d108      	bne.n	8003166 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2180      	movs	r1, #128	; 0x80
 800315e:	0209      	lsls	r1, r1, #8
 8003160:	430a      	orrs	r2, r1
 8003162:	609a      	str	r2, [r3, #8]
 8003164:	e007      	b.n	8003176 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2184      	movs	r1, #132	; 0x84
 8003170:	0209      	lsls	r1, r1, #8
 8003172:	430a      	orrs	r2, r1
 8003174:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d104      	bne.n	8003188 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2280      	movs	r2, #128	; 0x80
 8003184:	0112      	lsls	r2, r2, #4
 8003186:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	491f      	ldr	r1, [pc, #124]	; (8003210 <HAL_I2C_Init+0x128>)
 8003194:	430a      	orrs	r2, r1
 8003196:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	491a      	ldr	r1, [pc, #104]	; (800320c <HAL_I2C_Init+0x124>)
 80031a4:	400a      	ands	r2, r1
 80031a6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	430a      	orrs	r2, r1
 80031c0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69d9      	ldr	r1, [r3, #28]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1a      	ldr	r2, [r3, #32]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2101      	movs	r1, #1
 80031de:	430a      	orrs	r2, r1
 80031e0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2241      	movs	r2, #65	; 0x41
 80031ec:	2120      	movs	r1, #32
 80031ee:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2242      	movs	r2, #66	; 0x42
 80031fa:	2100      	movs	r1, #0
 80031fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	0018      	movs	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	b002      	add	sp, #8
 8003206:	bd80      	pop	{r7, pc}
 8003208:	f0ffffff 	.word	0xf0ffffff
 800320c:	ffff7fff 	.word	0xffff7fff
 8003210:	02008000 	.word	0x02008000

08003214 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2241      	movs	r2, #65	; 0x41
 8003222:	5c9b      	ldrb	r3, [r3, r2]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b20      	cmp	r3, #32
 8003228:	d138      	bne.n	800329c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2240      	movs	r2, #64	; 0x40
 800322e:	5c9b      	ldrb	r3, [r3, r2]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d101      	bne.n	8003238 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003234:	2302      	movs	r3, #2
 8003236:	e032      	b.n	800329e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2240      	movs	r2, #64	; 0x40
 800323c:	2101      	movs	r1, #1
 800323e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2241      	movs	r2, #65	; 0x41
 8003244:	2124      	movs	r1, #36	; 0x24
 8003246:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2101      	movs	r1, #1
 8003254:	438a      	bics	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4911      	ldr	r1, [pc, #68]	; (80032a8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003264:	400a      	ands	r2, r1
 8003266:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6819      	ldr	r1, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2101      	movs	r1, #1
 8003284:	430a      	orrs	r2, r1
 8003286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2241      	movs	r2, #65	; 0x41
 800328c:	2120      	movs	r1, #32
 800328e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2240      	movs	r2, #64	; 0x40
 8003294:	2100      	movs	r1, #0
 8003296:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003298:	2300      	movs	r3, #0
 800329a:	e000      	b.n	800329e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800329c:	2302      	movs	r3, #2
  }
}
 800329e:	0018      	movs	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b002      	add	sp, #8
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			; (mov r8, r8)
 80032a8:	ffffefff 	.word	0xffffefff

080032ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2241      	movs	r2, #65	; 0x41
 80032ba:	5c9b      	ldrb	r3, [r3, r2]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b20      	cmp	r3, #32
 80032c0:	d139      	bne.n	8003336 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2240      	movs	r2, #64	; 0x40
 80032c6:	5c9b      	ldrb	r3, [r3, r2]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032cc:	2302      	movs	r3, #2
 80032ce:	e033      	b.n	8003338 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2240      	movs	r2, #64	; 0x40
 80032d4:	2101      	movs	r1, #1
 80032d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2241      	movs	r2, #65	; 0x41
 80032dc:	2124      	movs	r1, #36	; 0x24
 80032de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2101      	movs	r1, #1
 80032ec:	438a      	bics	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4a11      	ldr	r2, [pc, #68]	; (8003340 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	021b      	lsls	r3, r3, #8
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	4313      	orrs	r3, r2
 8003308:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2101      	movs	r1, #1
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2241      	movs	r2, #65	; 0x41
 8003326:	2120      	movs	r1, #32
 8003328:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2240      	movs	r2, #64	; 0x40
 800332e:	2100      	movs	r1, #0
 8003330:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e000      	b.n	8003338 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003336:	2302      	movs	r3, #2
  }
}
 8003338:	0018      	movs	r0, r3
 800333a:	46bd      	mov	sp, r7
 800333c:	b004      	add	sp, #16
 800333e:	bd80      	pop	{r7, pc}
 8003340:	fffff0ff 	.word	0xfffff0ff

08003344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e301      	b.n	800395a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2201      	movs	r2, #1
 800335c:	4013      	ands	r3, r2
 800335e:	d100      	bne.n	8003362 <HAL_RCC_OscConfig+0x1e>
 8003360:	e08d      	b.n	800347e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003362:	4bc3      	ldr	r3, [pc, #780]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	220c      	movs	r2, #12
 8003368:	4013      	ands	r3, r2
 800336a:	2b04      	cmp	r3, #4
 800336c:	d00e      	beq.n	800338c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800336e:	4bc0      	ldr	r3, [pc, #768]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	220c      	movs	r2, #12
 8003374:	4013      	ands	r3, r2
 8003376:	2b08      	cmp	r3, #8
 8003378:	d116      	bne.n	80033a8 <HAL_RCC_OscConfig+0x64>
 800337a:	4bbd      	ldr	r3, [pc, #756]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	2380      	movs	r3, #128	; 0x80
 8003380:	025b      	lsls	r3, r3, #9
 8003382:	401a      	ands	r2, r3
 8003384:	2380      	movs	r3, #128	; 0x80
 8003386:	025b      	lsls	r3, r3, #9
 8003388:	429a      	cmp	r2, r3
 800338a:	d10d      	bne.n	80033a8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800338c:	4bb8      	ldr	r3, [pc, #736]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	2380      	movs	r3, #128	; 0x80
 8003392:	029b      	lsls	r3, r3, #10
 8003394:	4013      	ands	r3, r2
 8003396:	d100      	bne.n	800339a <HAL_RCC_OscConfig+0x56>
 8003398:	e070      	b.n	800347c <HAL_RCC_OscConfig+0x138>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d000      	beq.n	80033a4 <HAL_RCC_OscConfig+0x60>
 80033a2:	e06b      	b.n	800347c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e2d8      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d107      	bne.n	80033c0 <HAL_RCC_OscConfig+0x7c>
 80033b0:	4baf      	ldr	r3, [pc, #700]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4bae      	ldr	r3, [pc, #696]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033b6:	2180      	movs	r1, #128	; 0x80
 80033b8:	0249      	lsls	r1, r1, #9
 80033ba:	430a      	orrs	r2, r1
 80033bc:	601a      	str	r2, [r3, #0]
 80033be:	e02f      	b.n	8003420 <HAL_RCC_OscConfig+0xdc>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10c      	bne.n	80033e2 <HAL_RCC_OscConfig+0x9e>
 80033c8:	4ba9      	ldr	r3, [pc, #676]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	4ba8      	ldr	r3, [pc, #672]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033ce:	49a9      	ldr	r1, [pc, #676]	; (8003674 <HAL_RCC_OscConfig+0x330>)
 80033d0:	400a      	ands	r2, r1
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	4ba6      	ldr	r3, [pc, #664]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	4ba5      	ldr	r3, [pc, #660]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033da:	49a7      	ldr	r1, [pc, #668]	; (8003678 <HAL_RCC_OscConfig+0x334>)
 80033dc:	400a      	ands	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	e01e      	b.n	8003420 <HAL_RCC_OscConfig+0xdc>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b05      	cmp	r3, #5
 80033e8:	d10e      	bne.n	8003408 <HAL_RCC_OscConfig+0xc4>
 80033ea:	4ba1      	ldr	r3, [pc, #644]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4ba0      	ldr	r3, [pc, #640]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	02c9      	lsls	r1, r1, #11
 80033f4:	430a      	orrs	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	4b9d      	ldr	r3, [pc, #628]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4b9c      	ldr	r3, [pc, #624]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80033fe:	2180      	movs	r1, #128	; 0x80
 8003400:	0249      	lsls	r1, r1, #9
 8003402:	430a      	orrs	r2, r1
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	e00b      	b.n	8003420 <HAL_RCC_OscConfig+0xdc>
 8003408:	4b99      	ldr	r3, [pc, #612]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	4b98      	ldr	r3, [pc, #608]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800340e:	4999      	ldr	r1, [pc, #612]	; (8003674 <HAL_RCC_OscConfig+0x330>)
 8003410:	400a      	ands	r2, r1
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	4b96      	ldr	r3, [pc, #600]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4b95      	ldr	r3, [pc, #596]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800341a:	4997      	ldr	r1, [pc, #604]	; (8003678 <HAL_RCC_OscConfig+0x334>)
 800341c:	400a      	ands	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d014      	beq.n	8003452 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7ff fa4a 	bl	80028c0 <HAL_GetTick>
 800342c:	0003      	movs	r3, r0
 800342e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003432:	f7ff fa45 	bl	80028c0 <HAL_GetTick>
 8003436:	0002      	movs	r2, r0
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b64      	cmp	r3, #100	; 0x64
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e28a      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003444:	4b8a      	ldr	r3, [pc, #552]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	2380      	movs	r3, #128	; 0x80
 800344a:	029b      	lsls	r3, r3, #10
 800344c:	4013      	ands	r3, r2
 800344e:	d0f0      	beq.n	8003432 <HAL_RCC_OscConfig+0xee>
 8003450:	e015      	b.n	800347e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003452:	f7ff fa35 	bl	80028c0 <HAL_GetTick>
 8003456:	0003      	movs	r3, r0
 8003458:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800345c:	f7ff fa30 	bl	80028c0 <HAL_GetTick>
 8003460:	0002      	movs	r2, r0
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b64      	cmp	r3, #100	; 0x64
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e275      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800346e:	4b80      	ldr	r3, [pc, #512]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	2380      	movs	r3, #128	; 0x80
 8003474:	029b      	lsls	r3, r3, #10
 8003476:	4013      	ands	r3, r2
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x118>
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800347c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2202      	movs	r2, #2
 8003484:	4013      	ands	r3, r2
 8003486:	d100      	bne.n	800348a <HAL_RCC_OscConfig+0x146>
 8003488:	e069      	b.n	800355e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800348a:	4b79      	ldr	r3, [pc, #484]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	220c      	movs	r2, #12
 8003490:	4013      	ands	r3, r2
 8003492:	d00b      	beq.n	80034ac <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003494:	4b76      	ldr	r3, [pc, #472]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	220c      	movs	r2, #12
 800349a:	4013      	ands	r3, r2
 800349c:	2b08      	cmp	r3, #8
 800349e:	d11c      	bne.n	80034da <HAL_RCC_OscConfig+0x196>
 80034a0:	4b73      	ldr	r3, [pc, #460]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	2380      	movs	r3, #128	; 0x80
 80034a6:	025b      	lsls	r3, r3, #9
 80034a8:	4013      	ands	r3, r2
 80034aa:	d116      	bne.n	80034da <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ac:	4b70      	ldr	r3, [pc, #448]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2202      	movs	r2, #2
 80034b2:	4013      	ands	r3, r2
 80034b4:	d005      	beq.n	80034c2 <HAL_RCC_OscConfig+0x17e>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d001      	beq.n	80034c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e24b      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c2:	4b6b      	ldr	r3, [pc, #428]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	22f8      	movs	r2, #248	; 0xf8
 80034c8:	4393      	bics	r3, r2
 80034ca:	0019      	movs	r1, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	00da      	lsls	r2, r3, #3
 80034d2:	4b67      	ldr	r3, [pc, #412]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034d4:	430a      	orrs	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034d8:	e041      	b.n	800355e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d024      	beq.n	800352c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034e2:	4b63      	ldr	r3, [pc, #396]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	4b62      	ldr	r3, [pc, #392]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80034e8:	2101      	movs	r1, #1
 80034ea:	430a      	orrs	r2, r1
 80034ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ee:	f7ff f9e7 	bl	80028c0 <HAL_GetTick>
 80034f2:	0003      	movs	r3, r0
 80034f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034f8:	f7ff f9e2 	bl	80028c0 <HAL_GetTick>
 80034fc:	0002      	movs	r2, r0
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e227      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350a:	4b59      	ldr	r3, [pc, #356]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2202      	movs	r2, #2
 8003510:	4013      	ands	r3, r2
 8003512:	d0f1      	beq.n	80034f8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003514:	4b56      	ldr	r3, [pc, #344]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	22f8      	movs	r2, #248	; 0xf8
 800351a:	4393      	bics	r3, r2
 800351c:	0019      	movs	r1, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	00da      	lsls	r2, r3, #3
 8003524:	4b52      	ldr	r3, [pc, #328]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003526:	430a      	orrs	r2, r1
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	e018      	b.n	800355e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	4b4f      	ldr	r3, [pc, #316]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003532:	2101      	movs	r1, #1
 8003534:	438a      	bics	r2, r1
 8003536:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003538:	f7ff f9c2 	bl	80028c0 <HAL_GetTick>
 800353c:	0003      	movs	r3, r0
 800353e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003542:	f7ff f9bd 	bl	80028c0 <HAL_GetTick>
 8003546:	0002      	movs	r2, r0
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e202      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003554:	4b46      	ldr	r3, [pc, #280]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2202      	movs	r2, #2
 800355a:	4013      	ands	r3, r2
 800355c:	d1f1      	bne.n	8003542 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2208      	movs	r2, #8
 8003564:	4013      	ands	r3, r2
 8003566:	d036      	beq.n	80035d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d019      	beq.n	80035a4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003570:	4b3f      	ldr	r3, [pc, #252]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003574:	4b3e      	ldr	r3, [pc, #248]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003576:	2101      	movs	r1, #1
 8003578:	430a      	orrs	r2, r1
 800357a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800357c:	f7ff f9a0 	bl	80028c0 <HAL_GetTick>
 8003580:	0003      	movs	r3, r0
 8003582:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003586:	f7ff f99b 	bl	80028c0 <HAL_GetTick>
 800358a:	0002      	movs	r2, r0
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e1e0      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003598:	4b35      	ldr	r3, [pc, #212]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	2202      	movs	r2, #2
 800359e:	4013      	ands	r3, r2
 80035a0:	d0f1      	beq.n	8003586 <HAL_RCC_OscConfig+0x242>
 80035a2:	e018      	b.n	80035d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035a4:	4b32      	ldr	r3, [pc, #200]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035a8:	4b31      	ldr	r3, [pc, #196]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035aa:	2101      	movs	r1, #1
 80035ac:	438a      	bics	r2, r1
 80035ae:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b0:	f7ff f986 	bl	80028c0 <HAL_GetTick>
 80035b4:	0003      	movs	r3, r0
 80035b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ba:	f7ff f981 	bl	80028c0 <HAL_GetTick>
 80035be:	0002      	movs	r2, r0
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e1c6      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035cc:	4b28      	ldr	r3, [pc, #160]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	2202      	movs	r2, #2
 80035d2:	4013      	ands	r3, r2
 80035d4:	d1f1      	bne.n	80035ba <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2204      	movs	r2, #4
 80035dc:	4013      	ands	r3, r2
 80035de:	d100      	bne.n	80035e2 <HAL_RCC_OscConfig+0x29e>
 80035e0:	e0b4      	b.n	800374c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035e2:	201f      	movs	r0, #31
 80035e4:	183b      	adds	r3, r7, r0
 80035e6:	2200      	movs	r2, #0
 80035e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ea:	4b21      	ldr	r3, [pc, #132]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	2380      	movs	r3, #128	; 0x80
 80035f0:	055b      	lsls	r3, r3, #21
 80035f2:	4013      	ands	r3, r2
 80035f4:	d110      	bne.n	8003618 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035f6:	4b1e      	ldr	r3, [pc, #120]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035f8:	69da      	ldr	r2, [r3, #28]
 80035fa:	4b1d      	ldr	r3, [pc, #116]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 80035fc:	2180      	movs	r1, #128	; 0x80
 80035fe:	0549      	lsls	r1, r1, #21
 8003600:	430a      	orrs	r2, r1
 8003602:	61da      	str	r2, [r3, #28]
 8003604:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003606:	69da      	ldr	r2, [r3, #28]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	055b      	lsls	r3, r3, #21
 800360c:	4013      	ands	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003612:	183b      	adds	r3, r7, r0
 8003614:	2201      	movs	r2, #1
 8003616:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003618:	4b18      	ldr	r3, [pc, #96]	; (800367c <HAL_RCC_OscConfig+0x338>)
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	4013      	ands	r3, r2
 8003622:	d11a      	bne.n	800365a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003624:	4b15      	ldr	r3, [pc, #84]	; (800367c <HAL_RCC_OscConfig+0x338>)
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4b14      	ldr	r3, [pc, #80]	; (800367c <HAL_RCC_OscConfig+0x338>)
 800362a:	2180      	movs	r1, #128	; 0x80
 800362c:	0049      	lsls	r1, r1, #1
 800362e:	430a      	orrs	r2, r1
 8003630:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003632:	f7ff f945 	bl	80028c0 <HAL_GetTick>
 8003636:	0003      	movs	r3, r0
 8003638:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363a:	e008      	b.n	800364e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363c:	f7ff f940 	bl	80028c0 <HAL_GetTick>
 8003640:	0002      	movs	r2, r0
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	2b64      	cmp	r3, #100	; 0x64
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e185      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364e:	4b0b      	ldr	r3, [pc, #44]	; (800367c <HAL_RCC_OscConfig+0x338>)
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	2380      	movs	r3, #128	; 0x80
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	4013      	ands	r3, r2
 8003658:	d0f0      	beq.n	800363c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10e      	bne.n	8003680 <HAL_RCC_OscConfig+0x33c>
 8003662:	4b03      	ldr	r3, [pc, #12]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003664:	6a1a      	ldr	r2, [r3, #32]
 8003666:	4b02      	ldr	r3, [pc, #8]	; (8003670 <HAL_RCC_OscConfig+0x32c>)
 8003668:	2101      	movs	r1, #1
 800366a:	430a      	orrs	r2, r1
 800366c:	621a      	str	r2, [r3, #32]
 800366e:	e035      	b.n	80036dc <HAL_RCC_OscConfig+0x398>
 8003670:	40021000 	.word	0x40021000
 8003674:	fffeffff 	.word	0xfffeffff
 8003678:	fffbffff 	.word	0xfffbffff
 800367c:	40007000 	.word	0x40007000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10c      	bne.n	80036a2 <HAL_RCC_OscConfig+0x35e>
 8003688:	4bb6      	ldr	r3, [pc, #728]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800368a:	6a1a      	ldr	r2, [r3, #32]
 800368c:	4bb5      	ldr	r3, [pc, #724]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800368e:	2101      	movs	r1, #1
 8003690:	438a      	bics	r2, r1
 8003692:	621a      	str	r2, [r3, #32]
 8003694:	4bb3      	ldr	r3, [pc, #716]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	4bb2      	ldr	r3, [pc, #712]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800369a:	2104      	movs	r1, #4
 800369c:	438a      	bics	r2, r1
 800369e:	621a      	str	r2, [r3, #32]
 80036a0:	e01c      	b.n	80036dc <HAL_RCC_OscConfig+0x398>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	2b05      	cmp	r3, #5
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x380>
 80036aa:	4bae      	ldr	r3, [pc, #696]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036ac:	6a1a      	ldr	r2, [r3, #32]
 80036ae:	4bad      	ldr	r3, [pc, #692]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036b0:	2104      	movs	r1, #4
 80036b2:	430a      	orrs	r2, r1
 80036b4:	621a      	str	r2, [r3, #32]
 80036b6:	4bab      	ldr	r3, [pc, #684]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036b8:	6a1a      	ldr	r2, [r3, #32]
 80036ba:	4baa      	ldr	r3, [pc, #680]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036bc:	2101      	movs	r1, #1
 80036be:	430a      	orrs	r2, r1
 80036c0:	621a      	str	r2, [r3, #32]
 80036c2:	e00b      	b.n	80036dc <HAL_RCC_OscConfig+0x398>
 80036c4:	4ba7      	ldr	r3, [pc, #668]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036c6:	6a1a      	ldr	r2, [r3, #32]
 80036c8:	4ba6      	ldr	r3, [pc, #664]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036ca:	2101      	movs	r1, #1
 80036cc:	438a      	bics	r2, r1
 80036ce:	621a      	str	r2, [r3, #32]
 80036d0:	4ba4      	ldr	r3, [pc, #656]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036d2:	6a1a      	ldr	r2, [r3, #32]
 80036d4:	4ba3      	ldr	r3, [pc, #652]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80036d6:	2104      	movs	r1, #4
 80036d8:	438a      	bics	r2, r1
 80036da:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d014      	beq.n	800370e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e4:	f7ff f8ec 	bl	80028c0 <HAL_GetTick>
 80036e8:	0003      	movs	r3, r0
 80036ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ec:	e009      	b.n	8003702 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036ee:	f7ff f8e7 	bl	80028c0 <HAL_GetTick>
 80036f2:	0002      	movs	r2, r0
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	4a9b      	ldr	r2, [pc, #620]	; (8003968 <HAL_RCC_OscConfig+0x624>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e12b      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003702:	4b98      	ldr	r3, [pc, #608]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	2202      	movs	r2, #2
 8003708:	4013      	ands	r3, r2
 800370a:	d0f0      	beq.n	80036ee <HAL_RCC_OscConfig+0x3aa>
 800370c:	e013      	b.n	8003736 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370e:	f7ff f8d7 	bl	80028c0 <HAL_GetTick>
 8003712:	0003      	movs	r3, r0
 8003714:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003716:	e009      	b.n	800372c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003718:	f7ff f8d2 	bl	80028c0 <HAL_GetTick>
 800371c:	0002      	movs	r2, r0
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	4a91      	ldr	r2, [pc, #580]	; (8003968 <HAL_RCC_OscConfig+0x624>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e116      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800372c:	4b8d      	ldr	r3, [pc, #564]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	2202      	movs	r2, #2
 8003732:	4013      	ands	r3, r2
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003736:	231f      	movs	r3, #31
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d105      	bne.n	800374c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003740:	4b88      	ldr	r3, [pc, #544]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003742:	69da      	ldr	r2, [r3, #28]
 8003744:	4b87      	ldr	r3, [pc, #540]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003746:	4989      	ldr	r1, [pc, #548]	; (800396c <HAL_RCC_OscConfig+0x628>)
 8003748:	400a      	ands	r2, r1
 800374a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2210      	movs	r2, #16
 8003752:	4013      	ands	r3, r2
 8003754:	d063      	beq.n	800381e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d12a      	bne.n	80037b4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800375e:	4b81      	ldr	r3, [pc, #516]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003760:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003762:	4b80      	ldr	r3, [pc, #512]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003764:	2104      	movs	r1, #4
 8003766:	430a      	orrs	r2, r1
 8003768:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800376a:	4b7e      	ldr	r3, [pc, #504]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800376c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800376e:	4b7d      	ldr	r3, [pc, #500]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003770:	2101      	movs	r1, #1
 8003772:	430a      	orrs	r2, r1
 8003774:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003776:	f7ff f8a3 	bl	80028c0 <HAL_GetTick>
 800377a:	0003      	movs	r3, r0
 800377c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003780:	f7ff f89e 	bl	80028c0 <HAL_GetTick>
 8003784:	0002      	movs	r2, r0
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e0e3      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003792:	4b74      	ldr	r3, [pc, #464]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003796:	2202      	movs	r2, #2
 8003798:	4013      	ands	r3, r2
 800379a:	d0f1      	beq.n	8003780 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800379c:	4b71      	ldr	r3, [pc, #452]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800379e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a0:	22f8      	movs	r2, #248	; 0xf8
 80037a2:	4393      	bics	r3, r2
 80037a4:	0019      	movs	r1, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	00da      	lsls	r2, r3, #3
 80037ac:	4b6d      	ldr	r3, [pc, #436]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037ae:	430a      	orrs	r2, r1
 80037b0:	635a      	str	r2, [r3, #52]	; 0x34
 80037b2:	e034      	b.n	800381e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	3305      	adds	r3, #5
 80037ba:	d111      	bne.n	80037e0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80037bc:	4b69      	ldr	r3, [pc, #420]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037c0:	4b68      	ldr	r3, [pc, #416]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037c2:	2104      	movs	r1, #4
 80037c4:	438a      	bics	r2, r1
 80037c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80037c8:	4b66      	ldr	r3, [pc, #408]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037cc:	22f8      	movs	r2, #248	; 0xf8
 80037ce:	4393      	bics	r3, r2
 80037d0:	0019      	movs	r1, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	00da      	lsls	r2, r3, #3
 80037d8:	4b62      	ldr	r3, [pc, #392]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037da:	430a      	orrs	r2, r1
 80037dc:	635a      	str	r2, [r3, #52]	; 0x34
 80037de:	e01e      	b.n	800381e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80037e0:	4b60      	ldr	r3, [pc, #384]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037e4:	4b5f      	ldr	r3, [pc, #380]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037e6:	2104      	movs	r1, #4
 80037e8:	430a      	orrs	r2, r1
 80037ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80037ec:	4b5d      	ldr	r3, [pc, #372]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037f0:	4b5c      	ldr	r3, [pc, #368]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80037f2:	2101      	movs	r1, #1
 80037f4:	438a      	bics	r2, r1
 80037f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f8:	f7ff f862 	bl	80028c0 <HAL_GetTick>
 80037fc:	0003      	movs	r3, r0
 80037fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003802:	f7ff f85d 	bl	80028c0 <HAL_GetTick>
 8003806:	0002      	movs	r2, r0
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e0a2      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003814:	4b53      	ldr	r3, [pc, #332]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003818:	2202      	movs	r2, #2
 800381a:	4013      	ands	r3, r2
 800381c:	d1f1      	bne.n	8003802 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d100      	bne.n	8003828 <HAL_RCC_OscConfig+0x4e4>
 8003826:	e097      	b.n	8003958 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003828:	4b4e      	ldr	r3, [pc, #312]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	220c      	movs	r2, #12
 800382e:	4013      	ands	r3, r2
 8003830:	2b08      	cmp	r3, #8
 8003832:	d100      	bne.n	8003836 <HAL_RCC_OscConfig+0x4f2>
 8003834:	e06b      	b.n	800390e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d14c      	bne.n	80038d8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383e:	4b49      	ldr	r3, [pc, #292]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	4b48      	ldr	r3, [pc, #288]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003844:	494a      	ldr	r1, [pc, #296]	; (8003970 <HAL_RCC_OscConfig+0x62c>)
 8003846:	400a      	ands	r2, r1
 8003848:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7ff f839 	bl	80028c0 <HAL_GetTick>
 800384e:	0003      	movs	r3, r0
 8003850:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003854:	f7ff f834 	bl	80028c0 <HAL_GetTick>
 8003858:	0002      	movs	r2, r0
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e079      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003866:	4b3f      	ldr	r3, [pc, #252]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	2380      	movs	r3, #128	; 0x80
 800386c:	049b      	lsls	r3, r3, #18
 800386e:	4013      	ands	r3, r2
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003872:	4b3c      	ldr	r3, [pc, #240]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003876:	220f      	movs	r2, #15
 8003878:	4393      	bics	r3, r2
 800387a:	0019      	movs	r1, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003880:	4b38      	ldr	r3, [pc, #224]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003882:	430a      	orrs	r2, r1
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c
 8003886:	4b37      	ldr	r3, [pc, #220]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a3a      	ldr	r2, [pc, #232]	; (8003974 <HAL_RCC_OscConfig+0x630>)
 800388c:	4013      	ands	r3, r2
 800388e:	0019      	movs	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	431a      	orrs	r2, r3
 800389a:	4b32      	ldr	r3, [pc, #200]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800389c:	430a      	orrs	r2, r1
 800389e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038a0:	4b30      	ldr	r3, [pc, #192]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	4b2f      	ldr	r3, [pc, #188]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80038a6:	2180      	movs	r1, #128	; 0x80
 80038a8:	0449      	lsls	r1, r1, #17
 80038aa:	430a      	orrs	r2, r1
 80038ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ae:	f7ff f807 	bl	80028c0 <HAL_GetTick>
 80038b2:	0003      	movs	r3, r0
 80038b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b8:	f7ff f802 	bl	80028c0 <HAL_GetTick>
 80038bc:	0002      	movs	r2, r0
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e047      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038ca:	4b26      	ldr	r3, [pc, #152]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	2380      	movs	r3, #128	; 0x80
 80038d0:	049b      	lsls	r3, r3, #18
 80038d2:	4013      	ands	r3, r2
 80038d4:	d0f0      	beq.n	80038b8 <HAL_RCC_OscConfig+0x574>
 80038d6:	e03f      	b.n	8003958 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d8:	4b22      	ldr	r3, [pc, #136]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b21      	ldr	r3, [pc, #132]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 80038de:	4924      	ldr	r1, [pc, #144]	; (8003970 <HAL_RCC_OscConfig+0x62c>)
 80038e0:	400a      	ands	r2, r1
 80038e2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e4:	f7fe ffec 	bl	80028c0 <HAL_GetTick>
 80038e8:	0003      	movs	r3, r0
 80038ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ec:	e008      	b.n	8003900 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ee:	f7fe ffe7 	bl	80028c0 <HAL_GetTick>
 80038f2:	0002      	movs	r2, r0
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e02c      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003900:	4b18      	ldr	r3, [pc, #96]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	2380      	movs	r3, #128	; 0x80
 8003906:	049b      	lsls	r3, r3, #18
 8003908:	4013      	ands	r3, r2
 800390a:	d1f0      	bne.n	80038ee <HAL_RCC_OscConfig+0x5aa>
 800390c:	e024      	b.n	8003958 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d101      	bne.n	800391a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e01f      	b.n	800395a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800391a:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003920:	4b10      	ldr	r3, [pc, #64]	; (8003964 <HAL_RCC_OscConfig+0x620>)
 8003922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003924:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	2380      	movs	r3, #128	; 0x80
 800392a:	025b      	lsls	r3, r3, #9
 800392c:	401a      	ands	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	429a      	cmp	r2, r3
 8003934:	d10e      	bne.n	8003954 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	220f      	movs	r2, #15
 800393a:	401a      	ands	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003940:	429a      	cmp	r2, r3
 8003942:	d107      	bne.n	8003954 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	23f0      	movs	r3, #240	; 0xf0
 8003948:	039b      	lsls	r3, r3, #14
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d001      	beq.n	8003958 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	0018      	movs	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	b008      	add	sp, #32
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			; (mov r8, r8)
 8003964:	40021000 	.word	0x40021000
 8003968:	00001388 	.word	0x00001388
 800396c:	efffffff 	.word	0xefffffff
 8003970:	feffffff 	.word	0xfeffffff
 8003974:	ffc2ffff 	.word	0xffc2ffff

08003978 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e0b3      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800398c:	4b5b      	ldr	r3, [pc, #364]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2201      	movs	r2, #1
 8003992:	4013      	ands	r3, r2
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d911      	bls.n	80039be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399a:	4b58      	ldr	r3, [pc, #352]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2201      	movs	r2, #1
 80039a0:	4393      	bics	r3, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	4b55      	ldr	r3, [pc, #340]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ac:	4b53      	ldr	r3, [pc, #332]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2201      	movs	r2, #1
 80039b2:	4013      	ands	r3, r2
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d001      	beq.n	80039be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e09a      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2202      	movs	r2, #2
 80039c4:	4013      	ands	r3, r2
 80039c6:	d015      	beq.n	80039f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2204      	movs	r2, #4
 80039ce:	4013      	ands	r3, r2
 80039d0:	d006      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80039d2:	4b4b      	ldr	r3, [pc, #300]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	4b4a      	ldr	r3, [pc, #296]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 80039d8:	21e0      	movs	r1, #224	; 0xe0
 80039da:	00c9      	lsls	r1, r1, #3
 80039dc:	430a      	orrs	r2, r1
 80039de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039e0:	4b47      	ldr	r3, [pc, #284]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	22f0      	movs	r2, #240	; 0xf0
 80039e6:	4393      	bics	r3, r2
 80039e8:	0019      	movs	r1, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	4b44      	ldr	r3, [pc, #272]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 80039f0:	430a      	orrs	r2, r1
 80039f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2201      	movs	r2, #1
 80039fa:	4013      	ands	r3, r2
 80039fc:	d040      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d107      	bne.n	8003a16 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a06:	4b3e      	ldr	r3, [pc, #248]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	2380      	movs	r3, #128	; 0x80
 8003a0c:	029b      	lsls	r3, r3, #10
 8003a0e:	4013      	ands	r3, r2
 8003a10:	d114      	bne.n	8003a3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e06e      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d107      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a1e:	4b38      	ldr	r3, [pc, #224]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	2380      	movs	r3, #128	; 0x80
 8003a24:	049b      	lsls	r3, r3, #18
 8003a26:	4013      	ands	r3, r2
 8003a28:	d108      	bne.n	8003a3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e062      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	4b34      	ldr	r3, [pc, #208]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2202      	movs	r2, #2
 8003a34:	4013      	ands	r3, r2
 8003a36:	d101      	bne.n	8003a3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e05b      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a3c:	4b30      	ldr	r3, [pc, #192]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2203      	movs	r2, #3
 8003a42:	4393      	bics	r3, r2
 8003a44:	0019      	movs	r1, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	4b2d      	ldr	r3, [pc, #180]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a50:	f7fe ff36 	bl	80028c0 <HAL_GetTick>
 8003a54:	0003      	movs	r3, r0
 8003a56:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a58:	e009      	b.n	8003a6e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a5a:	f7fe ff31 	bl	80028c0 <HAL_GetTick>
 8003a5e:	0002      	movs	r2, r0
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	4a27      	ldr	r2, [pc, #156]	; (8003b04 <HAL_RCC_ClockConfig+0x18c>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e042      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6e:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	220c      	movs	r2, #12
 8003a74:	401a      	ands	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d1ec      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a80:	4b1e      	ldr	r3, [pc, #120]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2201      	movs	r2, #1
 8003a86:	4013      	ands	r3, r2
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d211      	bcs.n	8003ab2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8e:	4b1b      	ldr	r3, [pc, #108]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2201      	movs	r2, #1
 8003a94:	4393      	bics	r3, r2
 8003a96:	0019      	movs	r1, r3
 8003a98:	4b18      	ldr	r3, [pc, #96]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa0:	4b16      	ldr	r3, [pc, #88]	; (8003afc <HAL_RCC_ClockConfig+0x184>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d001      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e020      	b.n	8003af4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2204      	movs	r2, #4
 8003ab8:	4013      	ands	r3, r2
 8003aba:	d009      	beq.n	8003ad0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003abc:	4b10      	ldr	r3, [pc, #64]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <HAL_RCC_ClockConfig+0x190>)
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	0019      	movs	r1, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003acc:	430a      	orrs	r2, r1
 8003ace:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ad0:	f000 f820 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8003ad4:	0001      	movs	r1, r0
 8003ad6:	4b0a      	ldr	r3, [pc, #40]	; (8003b00 <HAL_RCC_ClockConfig+0x188>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	091b      	lsrs	r3, r3, #4
 8003adc:	220f      	movs	r2, #15
 8003ade:	4013      	ands	r3, r2
 8003ae0:	4a0a      	ldr	r2, [pc, #40]	; (8003b0c <HAL_RCC_ClockConfig+0x194>)
 8003ae2:	5cd3      	ldrb	r3, [r2, r3]
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	40da      	lsrs	r2, r3
 8003ae8:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <HAL_RCC_ClockConfig+0x198>)
 8003aea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f7fe fea1 	bl	8002834 <HAL_InitTick>
  
  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b004      	add	sp, #16
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40022000 	.word	0x40022000
 8003b00:	40021000 	.word	0x40021000
 8003b04:	00001388 	.word	0x00001388
 8003b08:	fffff8ff 	.word	0xfffff8ff
 8003b0c:	08006088 	.word	0x08006088
 8003b10:	20000000 	.word	0x20000000

08003b14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b14:	b590      	push	{r4, r7, lr}
 8003b16:	b08f      	sub	sp, #60	; 0x3c
 8003b18:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003b1a:	2314      	movs	r3, #20
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	4a2b      	ldr	r2, [pc, #172]	; (8003bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b20:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003b22:	c313      	stmia	r3!, {r0, r1, r4}
 8003b24:	6812      	ldr	r2, [r2, #0]
 8003b26:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003b28:	1d3b      	adds	r3, r7, #4
 8003b2a:	4a29      	ldr	r2, [pc, #164]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b2c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003b2e:	c313      	stmia	r3!, {r0, r1, r4}
 8003b30:	6812      	ldr	r2, [r2, #0]
 8003b32:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b38:	2300      	movs	r3, #0
 8003b3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	637b      	str	r3, [r7, #52]	; 0x34
 8003b40:	2300      	movs	r3, #0
 8003b42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8003b48:	4b22      	ldr	r3, [pc, #136]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b50:	220c      	movs	r2, #12
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d002      	beq.n	8003b5e <HAL_RCC_GetSysClockFreq+0x4a>
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d003      	beq.n	8003b64 <HAL_RCC_GetSysClockFreq+0x50>
 8003b5c:	e02d      	b.n	8003bba <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b5e:	4b1e      	ldr	r3, [pc, #120]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b60:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003b62:	e02d      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b66:	0c9b      	lsrs	r3, r3, #18
 8003b68:	220f      	movs	r2, #15
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2214      	movs	r2, #20
 8003b6e:	18ba      	adds	r2, r7, r2
 8003b70:	5cd3      	ldrb	r3, [r2, r3]
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003b74:	4b17      	ldr	r3, [pc, #92]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b78:	220f      	movs	r2, #15
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	1d3a      	adds	r2, r7, #4
 8003b7e:	5cd3      	ldrb	r3, [r2, r3]
 8003b80:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b84:	2380      	movs	r3, #128	; 0x80
 8003b86:	025b      	lsls	r3, r3, #9
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d009      	beq.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003b8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b8e:	4812      	ldr	r0, [pc, #72]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b90:	f7fc faba 	bl	8000108 <__udivsi3>
 8003b94:	0003      	movs	r3, r0
 8003b96:	001a      	movs	r2, r3
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	4353      	muls	r3, r2
 8003b9c:	637b      	str	r3, [r7, #52]	; 0x34
 8003b9e:	e009      	b.n	8003bb4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003ba0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ba2:	000a      	movs	r2, r1
 8003ba4:	0152      	lsls	r2, r2, #5
 8003ba6:	1a52      	subs	r2, r2, r1
 8003ba8:	0193      	lsls	r3, r2, #6
 8003baa:	1a9b      	subs	r3, r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	185b      	adds	r3, r3, r1
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003bb8:	e002      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003bbc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003bbe:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b00f      	add	sp, #60	; 0x3c
 8003bc8:	bd90      	pop	{r4, r7, pc}
 8003bca:	46c0      	nop			; (mov r8, r8)
 8003bcc:	08005fe8 	.word	0x08005fe8
 8003bd0:	08005ff8 	.word	0x08005ff8
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	007a1200 	.word	0x007a1200

08003bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be0:	4b02      	ldr	r3, [pc, #8]	; (8003bec <HAL_RCC_GetHCLKFreq+0x10>)
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	0018      	movs	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	20000000 	.word	0x20000000

08003bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003bf4:	f7ff fff2 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003bf8:	0001      	movs	r1, r0
 8003bfa:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	0a1b      	lsrs	r3, r3, #8
 8003c00:	2207      	movs	r2, #7
 8003c02:	4013      	ands	r3, r2
 8003c04:	4a04      	ldr	r2, [pc, #16]	; (8003c18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c06:	5cd3      	ldrb	r3, [r2, r3]
 8003c08:	40d9      	lsrs	r1, r3
 8003c0a:	000b      	movs	r3, r1
}    
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	46c0      	nop			; (mov r8, r8)
 8003c14:	40021000 	.word	0x40021000
 8003c18:	08006098 	.word	0x08006098

08003c1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	025b      	lsls	r3, r3, #9
 8003c34:	4013      	ands	r3, r2
 8003c36:	d100      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003c38:	e08e      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003c3a:	2017      	movs	r0, #23
 8003c3c:	183b      	adds	r3, r7, r0
 8003c3e:	2200      	movs	r2, #0
 8003c40:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c42:	4b5f      	ldr	r3, [pc, #380]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003c44:	69da      	ldr	r2, [r3, #28]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	055b      	lsls	r3, r3, #21
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d110      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c4e:	4b5c      	ldr	r3, [pc, #368]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003c50:	69da      	ldr	r2, [r3, #28]
 8003c52:	4b5b      	ldr	r3, [pc, #364]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003c54:	2180      	movs	r1, #128	; 0x80
 8003c56:	0549      	lsls	r1, r1, #21
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	61da      	str	r2, [r3, #28]
 8003c5c:	4b58      	ldr	r3, [pc, #352]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003c5e:	69da      	ldr	r2, [r3, #28]
 8003c60:	2380      	movs	r3, #128	; 0x80
 8003c62:	055b      	lsls	r3, r3, #21
 8003c64:	4013      	ands	r3, r2
 8003c66:	60bb      	str	r3, [r7, #8]
 8003c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c6a:	183b      	adds	r3, r7, r0
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c70:	4b54      	ldr	r3, [pc, #336]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	2380      	movs	r3, #128	; 0x80
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d11a      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c7c:	4b51      	ldr	r3, [pc, #324]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4b50      	ldr	r3, [pc, #320]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c82:	2180      	movs	r1, #128	; 0x80
 8003c84:	0049      	lsls	r1, r1, #1
 8003c86:	430a      	orrs	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8a:	f7fe fe19 	bl	80028c0 <HAL_GetTick>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c92:	e008      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c94:	f7fe fe14 	bl	80028c0 <HAL_GetTick>
 8003c98:	0002      	movs	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b64      	cmp	r3, #100	; 0x64
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e087      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca6:	4b47      	ldr	r3, [pc, #284]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	2380      	movs	r3, #128	; 0x80
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d0f0      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cb2:	4b43      	ldr	r3, [pc, #268]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cb4:	6a1a      	ldr	r2, [r3, #32]
 8003cb6:	23c0      	movs	r3, #192	; 0xc0
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	4013      	ands	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d034      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	23c0      	movs	r3, #192	; 0xc0
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	4013      	ands	r3, r2
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d02c      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cd4:	4b3a      	ldr	r3, [pc, #232]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	4a3b      	ldr	r2, [pc, #236]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003cda:	4013      	ands	r3, r2
 8003cdc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003cde:	4b38      	ldr	r3, [pc, #224]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003ce0:	6a1a      	ldr	r2, [r3, #32]
 8003ce2:	4b37      	ldr	r3, [pc, #220]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003ce4:	2180      	movs	r1, #128	; 0x80
 8003ce6:	0249      	lsls	r1, r1, #9
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cec:	4b34      	ldr	r3, [pc, #208]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cee:	6a1a      	ldr	r2, [r3, #32]
 8003cf0:	4b33      	ldr	r3, [pc, #204]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cf2:	4936      	ldr	r1, [pc, #216]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003cf4:	400a      	ands	r2, r1
 8003cf6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003cf8:	4b31      	ldr	r3, [pc, #196]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2201      	movs	r2, #1
 8003d02:	4013      	ands	r3, r2
 8003d04:	d013      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d06:	f7fe fddb 	bl	80028c0 <HAL_GetTick>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d0e:	e009      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d10:	f7fe fdd6 	bl	80028c0 <HAL_GetTick>
 8003d14:	0002      	movs	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	4a2d      	ldr	r2, [pc, #180]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e048      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d24:	4b26      	ldr	r3, [pc, #152]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	2202      	movs	r2, #2
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d2e:	4b24      	ldr	r3, [pc, #144]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	4a25      	ldr	r2, [pc, #148]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	0019      	movs	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	4b20      	ldr	r3, [pc, #128]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d42:	2317      	movs	r3, #23
 8003d44:	18fb      	adds	r3, r7, r3
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d105      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d4c:	4b1c      	ldr	r3, [pc, #112]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d4e:	69da      	ldr	r2, [r3, #28]
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d52:	4920      	ldr	r1, [pc, #128]	; (8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d54:	400a      	ands	r2, r1
 8003d56:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	4013      	ands	r3, r2
 8003d60:	d009      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d62:	4b17      	ldr	r3, [pc, #92]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	2203      	movs	r2, #3
 8003d68:	4393      	bics	r3, r2
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	4b13      	ldr	r3, [pc, #76]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d72:	430a      	orrs	r2, r1
 8003d74:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	d009      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d80:	4b0f      	ldr	r3, [pc, #60]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d84:	2210      	movs	r2, #16
 8003d86:	4393      	bics	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003d90:	430a      	orrs	r2, r1
 8003d92:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	2380      	movs	r3, #128	; 0x80
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	d009      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003da0:	4b07      	ldr	r3, [pc, #28]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	2240      	movs	r2, #64	; 0x40
 8003da6:	4393      	bics	r3, r2
 8003da8:	0019      	movs	r1, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691a      	ldr	r2, [r3, #16]
 8003dae:	4b04      	ldr	r3, [pc, #16]	; (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003db0:	430a      	orrs	r2, r1
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	0018      	movs	r0, r3
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b006      	add	sp, #24
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	40007000 	.word	0x40007000
 8003dc8:	fffffcff 	.word	0xfffffcff
 8003dcc:	fffeffff 	.word	0xfffeffff
 8003dd0:	00001388 	.word	0x00001388
 8003dd4:	efffffff 	.word	0xefffffff

08003dd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e044      	b.n	8003e74 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d107      	bne.n	8003e02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2274      	movs	r2, #116	; 0x74
 8003df6:	2100      	movs	r1, #0
 8003df8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	f7fe fc27 	bl	8002650 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2224      	movs	r2, #36	; 0x24
 8003e06:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2101      	movs	r1, #1
 8003e14:	438a      	bics	r2, r1
 8003e16:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f000 fb24 	bl	8004468 <UART_SetConfig>
 8003e20:	0003      	movs	r3, r0
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d101      	bne.n	8003e2a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e024      	b.n	8003e74 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	0018      	movs	r0, r3
 8003e36:	f000 fc57 	bl	80046e8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	490d      	ldr	r1, [pc, #52]	; (8003e7c <HAL_UART_Init+0xa4>)
 8003e46:	400a      	ands	r2, r1
 8003e48:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	212a      	movs	r1, #42	; 0x2a
 8003e56:	438a      	bics	r2, r1
 8003e58:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2101      	movs	r1, #1
 8003e66:	430a      	orrs	r2, r1
 8003e68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f000 fcef 	bl	8004850 <UART_CheckIdleState>
 8003e72:	0003      	movs	r3, r0
}
 8003e74:	0018      	movs	r0, r3
 8003e76:	46bd      	mov	sp, r7
 8003e78:	b002      	add	sp, #8
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	ffffb7ff 	.word	0xffffb7ff

08003e80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e80:	b590      	push	{r4, r7, lr}
 8003e82:	b0ab      	sub	sp, #172	; 0xac
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	69db      	ldr	r3, [r3, #28]
 8003e8e:	22a4      	movs	r2, #164	; 0xa4
 8003e90:	18b9      	adds	r1, r7, r2
 8003e92:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	20a0      	movs	r0, #160	; 0xa0
 8003e9c:	1839      	adds	r1, r7, r0
 8003e9e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	219c      	movs	r1, #156	; 0x9c
 8003ea8:	1879      	adds	r1, r7, r1
 8003eaa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003eac:	0011      	movs	r1, r2
 8003eae:	18bb      	adds	r3, r7, r2
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a99      	ldr	r2, [pc, #612]	; (8004118 <HAL_UART_IRQHandler+0x298>)
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	2298      	movs	r2, #152	; 0x98
 8003eb8:	18bc      	adds	r4, r7, r2
 8003eba:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003ebc:	18bb      	adds	r3, r7, r2
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d114      	bne.n	8003eee <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	4013      	ands	r3, r2
 8003ecc:	d00f      	beq.n	8003eee <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ece:	183b      	adds	r3, r7, r0
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d00a      	beq.n	8003eee <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d100      	bne.n	8003ee2 <HAL_UART_IRQHandler+0x62>
 8003ee0:	e296      	b.n	8004410 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	0010      	movs	r0, r2
 8003eea:	4798      	blx	r3
      }
      return;
 8003eec:	e290      	b.n	8004410 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003eee:	2398      	movs	r3, #152	; 0x98
 8003ef0:	18fb      	adds	r3, r7, r3
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d100      	bne.n	8003efa <HAL_UART_IRQHandler+0x7a>
 8003ef8:	e114      	b.n	8004124 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003efa:	239c      	movs	r3, #156	; 0x9c
 8003efc:	18fb      	adds	r3, r7, r3
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2201      	movs	r2, #1
 8003f02:	4013      	ands	r3, r2
 8003f04:	d106      	bne.n	8003f14 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003f06:	23a0      	movs	r3, #160	; 0xa0
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a83      	ldr	r2, [pc, #524]	; (800411c <HAL_UART_IRQHandler+0x29c>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d100      	bne.n	8003f14 <HAL_UART_IRQHandler+0x94>
 8003f12:	e107      	b.n	8004124 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f14:	23a4      	movs	r3, #164	; 0xa4
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	d012      	beq.n	8003f46 <HAL_UART_IRQHandler+0xc6>
 8003f20:	23a0      	movs	r3, #160	; 0xa0
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	2380      	movs	r3, #128	; 0x80
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d00b      	beq.n	8003f46 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2201      	movs	r2, #1
 8003f34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2280      	movs	r2, #128	; 0x80
 8003f3a:	589b      	ldr	r3, [r3, r2]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2180      	movs	r1, #128	; 0x80
 8003f44:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f46:	23a4      	movs	r3, #164	; 0xa4
 8003f48:	18fb      	adds	r3, r7, r3
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	4013      	ands	r3, r2
 8003f50:	d011      	beq.n	8003f76 <HAL_UART_IRQHandler+0xf6>
 8003f52:	239c      	movs	r3, #156	; 0x9c
 8003f54:	18fb      	adds	r3, r7, r3
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d00b      	beq.n	8003f76 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2202      	movs	r2, #2
 8003f64:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2280      	movs	r2, #128	; 0x80
 8003f6a:	589b      	ldr	r3, [r3, r2]
 8003f6c:	2204      	movs	r2, #4
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2180      	movs	r1, #128	; 0x80
 8003f74:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f76:	23a4      	movs	r3, #164	; 0xa4
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2204      	movs	r2, #4
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d011      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x126>
 8003f82:	239c      	movs	r3, #156	; 0x9c
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d00b      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2204      	movs	r2, #4
 8003f94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2280      	movs	r2, #128	; 0x80
 8003f9a:	589b      	ldr	r3, [r3, r2]
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2180      	movs	r1, #128	; 0x80
 8003fa4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003fa6:	23a4      	movs	r3, #164	; 0xa4
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2208      	movs	r2, #8
 8003fae:	4013      	ands	r3, r2
 8003fb0:	d017      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003fb2:	23a0      	movs	r3, #160	; 0xa0
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d105      	bne.n	8003fca <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003fbe:	239c      	movs	r3, #156	; 0x9c
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003fc8:	d00b      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2208      	movs	r2, #8
 8003fd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2280      	movs	r2, #128	; 0x80
 8003fd6:	589b      	ldr	r3, [r3, r2]
 8003fd8:	2208      	movs	r2, #8
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2180      	movs	r1, #128	; 0x80
 8003fe0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003fe2:	23a4      	movs	r3, #164	; 0xa4
 8003fe4:	18fb      	adds	r3, r7, r3
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	4013      	ands	r3, r2
 8003fee:	d013      	beq.n	8004018 <HAL_UART_IRQHandler+0x198>
 8003ff0:	23a0      	movs	r3, #160	; 0xa0
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	2380      	movs	r3, #128	; 0x80
 8003ff8:	04db      	lsls	r3, r3, #19
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d00c      	beq.n	8004018 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2280      	movs	r2, #128	; 0x80
 8004004:	0112      	lsls	r2, r2, #4
 8004006:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2280      	movs	r2, #128	; 0x80
 800400c:	589b      	ldr	r3, [r3, r2]
 800400e:	2220      	movs	r2, #32
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2180      	movs	r1, #128	; 0x80
 8004016:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2280      	movs	r2, #128	; 0x80
 800401c:	589b      	ldr	r3, [r3, r2]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d100      	bne.n	8004024 <HAL_UART_IRQHandler+0x1a4>
 8004022:	e1f7      	b.n	8004414 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004024:	23a4      	movs	r3, #164	; 0xa4
 8004026:	18fb      	adds	r3, r7, r3
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2220      	movs	r2, #32
 800402c:	4013      	ands	r3, r2
 800402e:	d00e      	beq.n	800404e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004030:	23a0      	movs	r3, #160	; 0xa0
 8004032:	18fb      	adds	r3, r7, r3
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2220      	movs	r2, #32
 8004038:	4013      	ands	r3, r2
 800403a:	d008      	beq.n	800404e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004040:	2b00      	cmp	r3, #0
 8004042:	d004      	beq.n	800404e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	0010      	movs	r0, r2
 800404c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2280      	movs	r2, #128	; 0x80
 8004052:	589b      	ldr	r3, [r3, r2]
 8004054:	2194      	movs	r1, #148	; 0x94
 8004056:	187a      	adds	r2, r7, r1
 8004058:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	2240      	movs	r2, #64	; 0x40
 8004062:	4013      	ands	r3, r2
 8004064:	2b40      	cmp	r3, #64	; 0x40
 8004066:	d004      	beq.n	8004072 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004068:	187b      	adds	r3, r7, r1
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2228      	movs	r2, #40	; 0x28
 800406e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004070:	d047      	beq.n	8004102 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	0018      	movs	r0, r3
 8004076:	f000 fcf7 	bl	8004a68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2240      	movs	r2, #64	; 0x40
 8004082:	4013      	ands	r3, r2
 8004084:	2b40      	cmp	r3, #64	; 0x40
 8004086:	d137      	bne.n	80040f8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004088:	f3ef 8310 	mrs	r3, PRIMASK
 800408c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800408e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004090:	2090      	movs	r0, #144	; 0x90
 8004092:	183a      	adds	r2, r7, r0
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	2301      	movs	r3, #1
 8004098:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800409c:	f383 8810 	msr	PRIMASK, r3
}
 80040a0:	46c0      	nop			; (mov r8, r8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2140      	movs	r1, #64	; 0x40
 80040ae:	438a      	bics	r2, r1
 80040b0:	609a      	str	r2, [r3, #8]
 80040b2:	183b      	adds	r3, r7, r0
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80040ba:	f383 8810 	msr	PRIMASK, r3
}
 80040be:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d012      	beq.n	80040ee <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040cc:	4a14      	ldr	r2, [pc, #80]	; (8004120 <HAL_UART_IRQHandler+0x2a0>)
 80040ce:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d4:	0018      	movs	r0, r3
 80040d6:	f7fe fd5b 	bl	8002b90 <HAL_DMA_Abort_IT>
 80040da:	1e03      	subs	r3, r0, #0
 80040dc:	d01a      	beq.n	8004114 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e8:	0018      	movs	r0, r3
 80040ea:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ec:	e012      	b.n	8004114 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	0018      	movs	r0, r3
 80040f2:	f000 f9a5 	bl	8004440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f6:	e00d      	b.n	8004114 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	0018      	movs	r0, r3
 80040fc:	f000 f9a0 	bl	8004440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004100:	e008      	b.n	8004114 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	0018      	movs	r0, r3
 8004106:	f000 f99b 	bl	8004440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2280      	movs	r2, #128	; 0x80
 800410e:	2100      	movs	r1, #0
 8004110:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004112:	e17f      	b.n	8004414 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004114:	46c0      	nop			; (mov r8, r8)
    return;
 8004116:	e17d      	b.n	8004414 <HAL_UART_IRQHandler+0x594>
 8004118:	0000080f 	.word	0x0000080f
 800411c:	04000120 	.word	0x04000120
 8004120:	08004b2d 	.word	0x08004b2d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004128:	2b01      	cmp	r3, #1
 800412a:	d000      	beq.n	800412e <HAL_UART_IRQHandler+0x2ae>
 800412c:	e131      	b.n	8004392 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800412e:	23a4      	movs	r3, #164	; 0xa4
 8004130:	18fb      	adds	r3, r7, r3
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2210      	movs	r2, #16
 8004136:	4013      	ands	r3, r2
 8004138:	d100      	bne.n	800413c <HAL_UART_IRQHandler+0x2bc>
 800413a:	e12a      	b.n	8004392 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800413c:	23a0      	movs	r3, #160	; 0xa0
 800413e:	18fb      	adds	r3, r7, r3
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2210      	movs	r2, #16
 8004144:	4013      	ands	r3, r2
 8004146:	d100      	bne.n	800414a <HAL_UART_IRQHandler+0x2ca>
 8004148:	e123      	b.n	8004392 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2210      	movs	r2, #16
 8004150:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2240      	movs	r2, #64	; 0x40
 800415a:	4013      	ands	r3, r2
 800415c:	2b40      	cmp	r3, #64	; 0x40
 800415e:	d000      	beq.n	8004162 <HAL_UART_IRQHandler+0x2e2>
 8004160:	e09b      	b.n	800429a <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	217e      	movs	r1, #126	; 0x7e
 800416c:	187b      	adds	r3, r7, r1
 800416e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004170:	187b      	adds	r3, r7, r1
 8004172:	881b      	ldrh	r3, [r3, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d100      	bne.n	800417a <HAL_UART_IRQHandler+0x2fa>
 8004178:	e14e      	b.n	8004418 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2258      	movs	r2, #88	; 0x58
 800417e:	5a9b      	ldrh	r3, [r3, r2]
 8004180:	187a      	adds	r2, r7, r1
 8004182:	8812      	ldrh	r2, [r2, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d300      	bcc.n	800418a <HAL_UART_IRQHandler+0x30a>
 8004188:	e146      	b.n	8004418 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	187a      	adds	r2, r7, r1
 800418e:	215a      	movs	r1, #90	; 0x5a
 8004190:	8812      	ldrh	r2, [r2, #0]
 8004192:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b20      	cmp	r3, #32
 800419c:	d06e      	beq.n	800427c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800419e:	f3ef 8310 	mrs	r3, PRIMASK
 80041a2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80041a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041a6:	67bb      	str	r3, [r7, #120]	; 0x78
 80041a8:	2301      	movs	r3, #1
 80041aa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041ae:	f383 8810 	msr	PRIMASK, r3
}
 80041b2:	46c0      	nop			; (mov r8, r8)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	499a      	ldr	r1, [pc, #616]	; (8004428 <HAL_UART_IRQHandler+0x5a8>)
 80041c0:	400a      	ands	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041c6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ca:	f383 8810 	msr	PRIMASK, r3
}
 80041ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d0:	f3ef 8310 	mrs	r3, PRIMASK
 80041d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80041d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d8:	677b      	str	r3, [r7, #116]	; 0x74
 80041da:	2301      	movs	r3, #1
 80041dc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041e0:	f383 8810 	msr	PRIMASK, r3
}
 80041e4:	46c0      	nop			; (mov r8, r8)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2101      	movs	r1, #1
 80041f2:	438a      	bics	r2, r1
 80041f4:	609a      	str	r2, [r3, #8]
 80041f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041f8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041fc:	f383 8810 	msr	PRIMASK, r3
}
 8004200:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004202:	f3ef 8310 	mrs	r3, PRIMASK
 8004206:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004208:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800420a:	673b      	str	r3, [r7, #112]	; 0x70
 800420c:	2301      	movs	r3, #1
 800420e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004212:	f383 8810 	msr	PRIMASK, r3
}
 8004216:	46c0      	nop			; (mov r8, r8)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2140      	movs	r1, #64	; 0x40
 8004224:	438a      	bics	r2, r1
 8004226:	609a      	str	r2, [r3, #8]
 8004228:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800422a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800422c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800422e:	f383 8810 	msr	PRIMASK, r3
}
 8004232:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2220      	movs	r2, #32
 8004238:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004240:	f3ef 8310 	mrs	r3, PRIMASK
 8004244:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004246:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	66fb      	str	r3, [r7, #108]	; 0x6c
 800424a:	2301      	movs	r3, #1
 800424c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004250:	f383 8810 	msr	PRIMASK, r3
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2110      	movs	r1, #16
 8004262:	438a      	bics	r2, r1
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004268:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800426c:	f383 8810 	msr	PRIMASK, r3
}
 8004270:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004276:	0018      	movs	r0, r3
 8004278:	f7fe fc52 	bl	8002b20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2258      	movs	r2, #88	; 0x58
 8004280:	5a9a      	ldrh	r2, [r3, r2]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	215a      	movs	r1, #90	; 0x5a
 8004286:	5a5b      	ldrh	r3, [r3, r1]
 8004288:	b29b      	uxth	r3, r3
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	b29a      	uxth	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	0011      	movs	r1, r2
 8004292:	0018      	movs	r0, r3
 8004294:	f000 f8dc 	bl	8004450 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004298:	e0be      	b.n	8004418 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2258      	movs	r2, #88	; 0x58
 800429e:	5a99      	ldrh	r1, [r3, r2]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	225a      	movs	r2, #90	; 0x5a
 80042a4:	5a9b      	ldrh	r3, [r3, r2]
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	208e      	movs	r0, #142	; 0x8e
 80042aa:	183b      	adds	r3, r7, r0
 80042ac:	1a8a      	subs	r2, r1, r2
 80042ae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	225a      	movs	r2, #90	; 0x5a
 80042b4:	5a9b      	ldrh	r3, [r3, r2]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d100      	bne.n	80042be <HAL_UART_IRQHandler+0x43e>
 80042bc:	e0ae      	b.n	800441c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80042be:	183b      	adds	r3, r7, r0
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d100      	bne.n	80042c8 <HAL_UART_IRQHandler+0x448>
 80042c6:	e0a9      	b.n	800441c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042c8:	f3ef 8310 	mrs	r3, PRIMASK
 80042cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80042ce:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042d0:	2488      	movs	r4, #136	; 0x88
 80042d2:	193a      	adds	r2, r7, r4
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	2301      	movs	r3, #1
 80042d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	f383 8810 	msr	PRIMASK, r3
}
 80042e0:	46c0      	nop			; (mov r8, r8)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	494f      	ldr	r1, [pc, #316]	; (800442c <HAL_UART_IRQHandler+0x5ac>)
 80042ee:	400a      	ands	r2, r1
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	193b      	adds	r3, r7, r4
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f383 8810 	msr	PRIMASK, r3
}
 80042fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004300:	f3ef 8310 	mrs	r3, PRIMASK
 8004304:	61bb      	str	r3, [r7, #24]
  return(result);
 8004306:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004308:	2484      	movs	r4, #132	; 0x84
 800430a:	193a      	adds	r2, r7, r4
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	2301      	movs	r3, #1
 8004310:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	f383 8810 	msr	PRIMASK, r3
}
 8004318:	46c0      	nop			; (mov r8, r8)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2101      	movs	r1, #1
 8004326:	438a      	bics	r2, r1
 8004328:	609a      	str	r2, [r3, #8]
 800432a:	193b      	adds	r3, r7, r4
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	f383 8810 	msr	PRIMASK, r3
}
 8004336:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800434a:	f3ef 8310 	mrs	r3, PRIMASK
 800434e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004352:	2480      	movs	r4, #128	; 0x80
 8004354:	193a      	adds	r2, r7, r4
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	2301      	movs	r3, #1
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	f383 8810 	msr	PRIMASK, r3
}
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2110      	movs	r1, #16
 8004370:	438a      	bics	r2, r1
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	193b      	adds	r3, r7, r4
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437c:	f383 8810 	msr	PRIMASK, r3
}
 8004380:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004382:	183b      	adds	r3, r7, r0
 8004384:	881a      	ldrh	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	0011      	movs	r1, r2
 800438a:	0018      	movs	r0, r3
 800438c:	f000 f860 	bl	8004450 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004390:	e044      	b.n	800441c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004392:	23a4      	movs	r3, #164	; 0xa4
 8004394:	18fb      	adds	r3, r7, r3
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	2380      	movs	r3, #128	; 0x80
 800439a:	035b      	lsls	r3, r3, #13
 800439c:	4013      	ands	r3, r2
 800439e:	d010      	beq.n	80043c2 <HAL_UART_IRQHandler+0x542>
 80043a0:	239c      	movs	r3, #156	; 0x9c
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	2380      	movs	r3, #128	; 0x80
 80043a8:	03db      	lsls	r3, r3, #15
 80043aa:	4013      	ands	r3, r2
 80043ac:	d009      	beq.n	80043c2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2280      	movs	r2, #128	; 0x80
 80043b4:	0352      	lsls	r2, r2, #13
 80043b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	0018      	movs	r0, r3
 80043bc:	f000 fbf8 	bl	8004bb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80043c0:	e02f      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80043c2:	23a4      	movs	r3, #164	; 0xa4
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2280      	movs	r2, #128	; 0x80
 80043ca:	4013      	ands	r3, r2
 80043cc:	d00f      	beq.n	80043ee <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80043ce:	23a0      	movs	r3, #160	; 0xa0
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2280      	movs	r2, #128	; 0x80
 80043d6:	4013      	ands	r3, r2
 80043d8:	d009      	beq.n	80043ee <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01e      	beq.n	8004420 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	0010      	movs	r0, r2
 80043ea:	4798      	blx	r3
    }
    return;
 80043ec:	e018      	b.n	8004420 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80043ee:	23a4      	movs	r3, #164	; 0xa4
 80043f0:	18fb      	adds	r3, r7, r3
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2240      	movs	r2, #64	; 0x40
 80043f6:	4013      	ands	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_UART_IRQHandler+0x5a2>
 80043fa:	23a0      	movs	r3, #160	; 0xa0
 80043fc:	18fb      	adds	r3, r7, r3
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2240      	movs	r2, #64	; 0x40
 8004402:	4013      	ands	r3, r2
 8004404:	d00d      	beq.n	8004422 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	0018      	movs	r0, r3
 800440a:	f000 fba6 	bl	8004b5a <UART_EndTransmit_IT>
    return;
 800440e:	e008      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
      return;
 8004410:	46c0      	nop			; (mov r8, r8)
 8004412:	e006      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
    return;
 8004414:	46c0      	nop			; (mov r8, r8)
 8004416:	e004      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
      return;
 8004418:	46c0      	nop			; (mov r8, r8)
 800441a:	e002      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
      return;
 800441c:	46c0      	nop			; (mov r8, r8)
 800441e:	e000      	b.n	8004422 <HAL_UART_IRQHandler+0x5a2>
    return;
 8004420:	46c0      	nop			; (mov r8, r8)
  }

}
 8004422:	46bd      	mov	sp, r7
 8004424:	b02b      	add	sp, #172	; 0xac
 8004426:	bd90      	pop	{r4, r7, pc}
 8004428:	fffffeff 	.word	0xfffffeff
 800442c:	fffffedf 	.word	0xfffffedf

08004430 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004438:	46c0      	nop			; (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b002      	add	sp, #8
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004448:	46c0      	nop			; (mov r8, r8)
 800444a:	46bd      	mov	sp, r7
 800444c:	b002      	add	sp, #8
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	000a      	movs	r2, r1
 800445a:	1cbb      	adds	r3, r7, #2
 800445c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	46bd      	mov	sp, r7
 8004462:	b002      	add	sp, #8
 8004464:	bd80      	pop	{r7, pc}
	...

08004468 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004470:	231e      	movs	r3, #30
 8004472:	18fb      	adds	r3, r7, r3
 8004474:	2200      	movs	r2, #0
 8004476:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a8d      	ldr	r2, [pc, #564]	; (80046cc <UART_SetConfig+0x264>)
 8004498:	4013      	ands	r3, r2
 800449a:	0019      	movs	r1, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	4a88      	ldr	r2, [pc, #544]	; (80046d0 <UART_SetConfig+0x268>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	0019      	movs	r1, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68da      	ldr	r2, [r3, #12]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a7f      	ldr	r2, [pc, #508]	; (80046d4 <UART_SetConfig+0x26c>)
 80044d6:	4013      	ands	r3, r2
 80044d8:	0019      	movs	r1, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	430a      	orrs	r2, r1
 80044e2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a7b      	ldr	r2, [pc, #492]	; (80046d8 <UART_SetConfig+0x270>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d127      	bne.n	800453e <UART_SetConfig+0xd6>
 80044ee:	4b7b      	ldr	r3, [pc, #492]	; (80046dc <UART_SetConfig+0x274>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	2203      	movs	r2, #3
 80044f4:	4013      	ands	r3, r2
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	d00d      	beq.n	8004516 <UART_SetConfig+0xae>
 80044fa:	d81b      	bhi.n	8004534 <UART_SetConfig+0xcc>
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d014      	beq.n	800452a <UART_SetConfig+0xc2>
 8004500:	d818      	bhi.n	8004534 <UART_SetConfig+0xcc>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d002      	beq.n	800450c <UART_SetConfig+0xa4>
 8004506:	2b01      	cmp	r3, #1
 8004508:	d00a      	beq.n	8004520 <UART_SetConfig+0xb8>
 800450a:	e013      	b.n	8004534 <UART_SetConfig+0xcc>
 800450c:	231f      	movs	r3, #31
 800450e:	18fb      	adds	r3, r7, r3
 8004510:	2200      	movs	r2, #0
 8004512:	701a      	strb	r2, [r3, #0]
 8004514:	e021      	b.n	800455a <UART_SetConfig+0xf2>
 8004516:	231f      	movs	r3, #31
 8004518:	18fb      	adds	r3, r7, r3
 800451a:	2202      	movs	r2, #2
 800451c:	701a      	strb	r2, [r3, #0]
 800451e:	e01c      	b.n	800455a <UART_SetConfig+0xf2>
 8004520:	231f      	movs	r3, #31
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	2204      	movs	r2, #4
 8004526:	701a      	strb	r2, [r3, #0]
 8004528:	e017      	b.n	800455a <UART_SetConfig+0xf2>
 800452a:	231f      	movs	r3, #31
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	2208      	movs	r2, #8
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e012      	b.n	800455a <UART_SetConfig+0xf2>
 8004534:	231f      	movs	r3, #31
 8004536:	18fb      	adds	r3, r7, r3
 8004538:	2210      	movs	r2, #16
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e00d      	b.n	800455a <UART_SetConfig+0xf2>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a67      	ldr	r2, [pc, #412]	; (80046e0 <UART_SetConfig+0x278>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d104      	bne.n	8004552 <UART_SetConfig+0xea>
 8004548:	231f      	movs	r3, #31
 800454a:	18fb      	adds	r3, r7, r3
 800454c:	2200      	movs	r2, #0
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	e003      	b.n	800455a <UART_SetConfig+0xf2>
 8004552:	231f      	movs	r3, #31
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	2210      	movs	r2, #16
 8004558:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69da      	ldr	r2, [r3, #28]
 800455e:	2380      	movs	r3, #128	; 0x80
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	429a      	cmp	r2, r3
 8004564:	d15d      	bne.n	8004622 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8004566:	231f      	movs	r3, #31
 8004568:	18fb      	adds	r3, r7, r3
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	2b08      	cmp	r3, #8
 800456e:	d015      	beq.n	800459c <UART_SetConfig+0x134>
 8004570:	dc18      	bgt.n	80045a4 <UART_SetConfig+0x13c>
 8004572:	2b04      	cmp	r3, #4
 8004574:	d00d      	beq.n	8004592 <UART_SetConfig+0x12a>
 8004576:	dc15      	bgt.n	80045a4 <UART_SetConfig+0x13c>
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <UART_SetConfig+0x11a>
 800457c:	2b02      	cmp	r3, #2
 800457e:	d005      	beq.n	800458c <UART_SetConfig+0x124>
 8004580:	e010      	b.n	80045a4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004582:	f7ff fb35 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8004586:	0003      	movs	r3, r0
 8004588:	61bb      	str	r3, [r7, #24]
        break;
 800458a:	e012      	b.n	80045b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800458c:	4b55      	ldr	r3, [pc, #340]	; (80046e4 <UART_SetConfig+0x27c>)
 800458e:	61bb      	str	r3, [r7, #24]
        break;
 8004590:	e00f      	b.n	80045b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004592:	f7ff fabf 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8004596:	0003      	movs	r3, r0
 8004598:	61bb      	str	r3, [r7, #24]
        break;
 800459a:	e00a      	b.n	80045b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459c:	2380      	movs	r3, #128	; 0x80
 800459e:	021b      	lsls	r3, r3, #8
 80045a0:	61bb      	str	r3, [r7, #24]
        break;
 80045a2:	e006      	b.n	80045b2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045a8:	231e      	movs	r3, #30
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]
        break;
 80045b0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d100      	bne.n	80045ba <UART_SetConfig+0x152>
 80045b8:	e07b      	b.n	80046b2 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	005a      	lsls	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	085b      	lsrs	r3, r3, #1
 80045c4:	18d2      	adds	r2, r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	0019      	movs	r1, r3
 80045cc:	0010      	movs	r0, r2
 80045ce:	f7fb fd9b 	bl	8000108 <__udivsi3>
 80045d2:	0003      	movs	r3, r0
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	2b0f      	cmp	r3, #15
 80045dc:	d91c      	bls.n	8004618 <UART_SetConfig+0x1b0>
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	2380      	movs	r3, #128	; 0x80
 80045e2:	025b      	lsls	r3, r3, #9
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d217      	bcs.n	8004618 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	200e      	movs	r0, #14
 80045ee:	183b      	adds	r3, r7, r0
 80045f0:	210f      	movs	r1, #15
 80045f2:	438a      	bics	r2, r1
 80045f4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	085b      	lsrs	r3, r3, #1
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2207      	movs	r2, #7
 80045fe:	4013      	ands	r3, r2
 8004600:	b299      	uxth	r1, r3
 8004602:	183b      	adds	r3, r7, r0
 8004604:	183a      	adds	r2, r7, r0
 8004606:	8812      	ldrh	r2, [r2, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	183a      	adds	r2, r7, r0
 8004612:	8812      	ldrh	r2, [r2, #0]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	e04c      	b.n	80046b2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004618:	231e      	movs	r3, #30
 800461a:	18fb      	adds	r3, r7, r3
 800461c:	2201      	movs	r2, #1
 800461e:	701a      	strb	r2, [r3, #0]
 8004620:	e047      	b.n	80046b2 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004622:	231f      	movs	r3, #31
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	2b08      	cmp	r3, #8
 800462a:	d015      	beq.n	8004658 <UART_SetConfig+0x1f0>
 800462c:	dc18      	bgt.n	8004660 <UART_SetConfig+0x1f8>
 800462e:	2b04      	cmp	r3, #4
 8004630:	d00d      	beq.n	800464e <UART_SetConfig+0x1e6>
 8004632:	dc15      	bgt.n	8004660 <UART_SetConfig+0x1f8>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <UART_SetConfig+0x1d6>
 8004638:	2b02      	cmp	r3, #2
 800463a:	d005      	beq.n	8004648 <UART_SetConfig+0x1e0>
 800463c:	e010      	b.n	8004660 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800463e:	f7ff fad7 	bl	8003bf0 <HAL_RCC_GetPCLK1Freq>
 8004642:	0003      	movs	r3, r0
 8004644:	61bb      	str	r3, [r7, #24]
        break;
 8004646:	e012      	b.n	800466e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004648:	4b26      	ldr	r3, [pc, #152]	; (80046e4 <UART_SetConfig+0x27c>)
 800464a:	61bb      	str	r3, [r7, #24]
        break;
 800464c:	e00f      	b.n	800466e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800464e:	f7ff fa61 	bl	8003b14 <HAL_RCC_GetSysClockFreq>
 8004652:	0003      	movs	r3, r0
 8004654:	61bb      	str	r3, [r7, #24]
        break;
 8004656:	e00a      	b.n	800466e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004658:	2380      	movs	r3, #128	; 0x80
 800465a:	021b      	lsls	r3, r3, #8
 800465c:	61bb      	str	r3, [r7, #24]
        break;
 800465e:	e006      	b.n	800466e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004664:	231e      	movs	r3, #30
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	2201      	movs	r2, #1
 800466a:	701a      	strb	r2, [r3, #0]
        break;
 800466c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d01e      	beq.n	80046b2 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	085a      	lsrs	r2, r3, #1
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	18d2      	adds	r2, r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	0019      	movs	r1, r3
 8004684:	0010      	movs	r0, r2
 8004686:	f7fb fd3f 	bl	8000108 <__udivsi3>
 800468a:	0003      	movs	r3, r0
 800468c:	b29b      	uxth	r3, r3
 800468e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	2b0f      	cmp	r3, #15
 8004694:	d909      	bls.n	80046aa <UART_SetConfig+0x242>
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	2380      	movs	r3, #128	; 0x80
 800469a:	025b      	lsls	r3, r3, #9
 800469c:	429a      	cmp	r2, r3
 800469e:	d204      	bcs.n	80046aa <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	60da      	str	r2, [r3, #12]
 80046a8:	e003      	b.n	80046b2 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80046aa:	231e      	movs	r3, #30
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2201      	movs	r2, #1
 80046b0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80046be:	231e      	movs	r3, #30
 80046c0:	18fb      	adds	r3, r7, r3
 80046c2:	781b      	ldrb	r3, [r3, #0]
}
 80046c4:	0018      	movs	r0, r3
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b008      	add	sp, #32
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	ffff69f3 	.word	0xffff69f3
 80046d0:	ffffcfff 	.word	0xffffcfff
 80046d4:	fffff4ff 	.word	0xfffff4ff
 80046d8:	40013800 	.word	0x40013800
 80046dc:	40021000 	.word	0x40021000
 80046e0:	40004400 	.word	0x40004400
 80046e4:	007a1200 	.word	0x007a1200

080046e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	2201      	movs	r2, #1
 80046f6:	4013      	ands	r3, r2
 80046f8:	d00b      	beq.n	8004712 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	4a4a      	ldr	r2, [pc, #296]	; (800482c <UART_AdvFeatureConfig+0x144>)
 8004702:	4013      	ands	r3, r2
 8004704:	0019      	movs	r1, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004716:	2202      	movs	r2, #2
 8004718:	4013      	ands	r3, r2
 800471a:	d00b      	beq.n	8004734 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	4a43      	ldr	r2, [pc, #268]	; (8004830 <UART_AdvFeatureConfig+0x148>)
 8004724:	4013      	ands	r3, r2
 8004726:	0019      	movs	r1, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004738:	2204      	movs	r2, #4
 800473a:	4013      	ands	r3, r2
 800473c:	d00b      	beq.n	8004756 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	4a3b      	ldr	r2, [pc, #236]	; (8004834 <UART_AdvFeatureConfig+0x14c>)
 8004746:	4013      	ands	r3, r2
 8004748:	0019      	movs	r1, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	2208      	movs	r2, #8
 800475c:	4013      	ands	r3, r2
 800475e:	d00b      	beq.n	8004778 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	4a34      	ldr	r2, [pc, #208]	; (8004838 <UART_AdvFeatureConfig+0x150>)
 8004768:	4013      	ands	r3, r2
 800476a:	0019      	movs	r1, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	2210      	movs	r2, #16
 800477e:	4013      	ands	r3, r2
 8004780:	d00b      	beq.n	800479a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	4a2c      	ldr	r2, [pc, #176]	; (800483c <UART_AdvFeatureConfig+0x154>)
 800478a:	4013      	ands	r3, r2
 800478c:	0019      	movs	r1, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	430a      	orrs	r2, r1
 8004798:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	2220      	movs	r2, #32
 80047a0:	4013      	ands	r3, r2
 80047a2:	d00b      	beq.n	80047bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	4a25      	ldr	r2, [pc, #148]	; (8004840 <UART_AdvFeatureConfig+0x158>)
 80047ac:	4013      	ands	r3, r2
 80047ae:	0019      	movs	r1, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c0:	2240      	movs	r2, #64	; 0x40
 80047c2:	4013      	ands	r3, r2
 80047c4:	d01d      	beq.n	8004802 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	4a1d      	ldr	r2, [pc, #116]	; (8004844 <UART_AdvFeatureConfig+0x15c>)
 80047ce:	4013      	ands	r3, r2
 80047d0:	0019      	movs	r1, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	035b      	lsls	r3, r3, #13
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d10b      	bne.n	8004802 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	4a15      	ldr	r2, [pc, #84]	; (8004848 <UART_AdvFeatureConfig+0x160>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	0019      	movs	r1, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	2280      	movs	r2, #128	; 0x80
 8004808:	4013      	ands	r3, r2
 800480a:	d00b      	beq.n	8004824 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	4a0e      	ldr	r2, [pc, #56]	; (800484c <UART_AdvFeatureConfig+0x164>)
 8004814:	4013      	ands	r3, r2
 8004816:	0019      	movs	r1, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	605a      	str	r2, [r3, #4]
  }
}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	46bd      	mov	sp, r7
 8004828:	b002      	add	sp, #8
 800482a:	bd80      	pop	{r7, pc}
 800482c:	fffdffff 	.word	0xfffdffff
 8004830:	fffeffff 	.word	0xfffeffff
 8004834:	fffbffff 	.word	0xfffbffff
 8004838:	ffff7fff 	.word	0xffff7fff
 800483c:	ffffefff 	.word	0xffffefff
 8004840:	ffffdfff 	.word	0xffffdfff
 8004844:	ffefffff 	.word	0xffefffff
 8004848:	ff9fffff 	.word	0xff9fffff
 800484c:	fff7ffff 	.word	0xfff7ffff

08004850 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af02      	add	r7, sp, #8
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2280      	movs	r2, #128	; 0x80
 800485c:	2100      	movs	r1, #0
 800485e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004860:	f7fe f82e 	bl	80028c0 <HAL_GetTick>
 8004864:	0003      	movs	r3, r0
 8004866:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2208      	movs	r2, #8
 8004870:	4013      	ands	r3, r2
 8004872:	2b08      	cmp	r3, #8
 8004874:	d10c      	bne.n	8004890 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2280      	movs	r2, #128	; 0x80
 800487a:	0391      	lsls	r1, r2, #14
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4a17      	ldr	r2, [pc, #92]	; (80048dc <UART_CheckIdleState+0x8c>)
 8004880:	9200      	str	r2, [sp, #0]
 8004882:	2200      	movs	r2, #0
 8004884:	f000 f82c 	bl	80048e0 <UART_WaitOnFlagUntilTimeout>
 8004888:	1e03      	subs	r3, r0, #0
 800488a:	d001      	beq.n	8004890 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e021      	b.n	80048d4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2204      	movs	r2, #4
 8004898:	4013      	ands	r3, r2
 800489a:	2b04      	cmp	r3, #4
 800489c:	d10c      	bne.n	80048b8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2280      	movs	r2, #128	; 0x80
 80048a2:	03d1      	lsls	r1, r2, #15
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	4a0d      	ldr	r2, [pc, #52]	; (80048dc <UART_CheckIdleState+0x8c>)
 80048a8:	9200      	str	r2, [sp, #0]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f000 f818 	bl	80048e0 <UART_WaitOnFlagUntilTimeout>
 80048b0:	1e03      	subs	r3, r0, #0
 80048b2:	d001      	beq.n	80048b8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e00d      	b.n	80048d4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2220      	movs	r2, #32
 80048bc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2220      	movs	r2, #32
 80048c2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2274      	movs	r2, #116	; 0x74
 80048ce:	2100      	movs	r1, #0
 80048d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	0018      	movs	r0, r3
 80048d6:	46bd      	mov	sp, r7
 80048d8:	b004      	add	sp, #16
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	01ffffff 	.word	0x01ffffff

080048e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b094      	sub	sp, #80	; 0x50
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	603b      	str	r3, [r7, #0]
 80048ec:	1dfb      	adds	r3, r7, #7
 80048ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f0:	e0a3      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048f4:	3301      	adds	r3, #1
 80048f6:	d100      	bne.n	80048fa <UART_WaitOnFlagUntilTimeout+0x1a>
 80048f8:	e09f      	b.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fa:	f7fd ffe1 	bl	80028c0 <HAL_GetTick>
 80048fe:	0002      	movs	r2, r0
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004906:	429a      	cmp	r2, r3
 8004908:	d302      	bcc.n	8004910 <UART_WaitOnFlagUntilTimeout+0x30>
 800490a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800490c:	2b00      	cmp	r3, #0
 800490e:	d13d      	bne.n	800498c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004910:	f3ef 8310 	mrs	r3, PRIMASK
 8004914:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004916:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004918:	647b      	str	r3, [r7, #68]	; 0x44
 800491a:	2301      	movs	r3, #1
 800491c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800491e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004920:	f383 8810 	msr	PRIMASK, r3
}
 8004924:	46c0      	nop			; (mov r8, r8)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	494c      	ldr	r1, [pc, #304]	; (8004a64 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004932:	400a      	ands	r2, r1
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004938:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493c:	f383 8810 	msr	PRIMASK, r3
}
 8004940:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004942:	f3ef 8310 	mrs	r3, PRIMASK
 8004946:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800494a:	643b      	str	r3, [r7, #64]	; 0x40
 800494c:	2301      	movs	r3, #1
 800494e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2101      	movs	r1, #1
 8004964:	438a      	bics	r2, r1
 8004966:	609a      	str	r2, [r3, #8]
 8004968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800496a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2220      	movs	r2, #32
 8004978:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2220      	movs	r2, #32
 800497e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2274      	movs	r2, #116	; 0x74
 8004984:	2100      	movs	r1, #0
 8004986:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e067      	b.n	8004a5c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2204      	movs	r2, #4
 8004994:	4013      	ands	r3, r2
 8004996:	d050      	beq.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	69da      	ldr	r2, [r3, #28]
 800499e:	2380      	movs	r3, #128	; 0x80
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	401a      	ands	r2, r3
 80049a4:	2380      	movs	r3, #128	; 0x80
 80049a6:	011b      	lsls	r3, r3, #4
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d146      	bne.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2280      	movs	r2, #128	; 0x80
 80049b2:	0112      	lsls	r2, r2, #4
 80049b4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049b6:	f3ef 8310 	mrs	r3, PRIMASK
 80049ba:	613b      	str	r3, [r7, #16]
  return(result);
 80049bc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049c0:	2301      	movs	r3, #1
 80049c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	f383 8810 	msr	PRIMASK, r3
}
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4923      	ldr	r1, [pc, #140]	; (8004a64 <UART_WaitOnFlagUntilTimeout+0x184>)
 80049d8:	400a      	ands	r2, r1
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	f383 8810 	msr	PRIMASK, r3
}
 80049e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049e8:	f3ef 8310 	mrs	r3, PRIMASK
 80049ec:	61fb      	str	r3, [r7, #28]
  return(result);
 80049ee:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80049f2:	2301      	movs	r3, #1
 80049f4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f383 8810 	msr	PRIMASK, r3
}
 80049fc:	46c0      	nop			; (mov r8, r8)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2101      	movs	r1, #1
 8004a0a:	438a      	bics	r2, r1
 8004a0c:	609a      	str	r2, [r3, #8]
 8004a0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	f383 8810 	msr	PRIMASK, r3
}
 8004a18:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2280      	movs	r2, #128	; 0x80
 8004a2a:	2120      	movs	r1, #32
 8004a2c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2274      	movs	r2, #116	; 0x74
 8004a32:	2100      	movs	r1, #0
 8004a34:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e010      	b.n	8004a5c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	4013      	ands	r3, r2
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	425a      	negs	r2, r3
 8004a4a:	4153      	adcs	r3, r2
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	001a      	movs	r2, r3
 8004a50:	1dfb      	adds	r3, r7, #7
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d100      	bne.n	8004a5a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004a58:	e74b      	b.n	80048f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b014      	add	sp, #80	; 0x50
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	fffffe5f 	.word	0xfffffe5f

08004a68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b08e      	sub	sp, #56	; 0x38
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a70:	f3ef 8310 	mrs	r3, PRIMASK
 8004a74:	617b      	str	r3, [r7, #20]
  return(result);
 8004a76:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a78:	637b      	str	r3, [r7, #52]	; 0x34
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	f383 8810 	msr	PRIMASK, r3
}
 8004a84:	46c0      	nop			; (mov r8, r8)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4925      	ldr	r1, [pc, #148]	; (8004b28 <UART_EndRxTransfer+0xc0>)
 8004a92:	400a      	ands	r2, r1
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	f383 8810 	msr	PRIMASK, r3
}
 8004aa0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa6:	623b      	str	r3, [r7, #32]
  return(result);
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aaa:	633b      	str	r3, [r7, #48]	; 0x30
 8004aac:	2301      	movs	r3, #1
 8004aae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab2:	f383 8810 	msr	PRIMASK, r3
}
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689a      	ldr	r2, [r3, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	438a      	bics	r2, r1
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aca:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	f383 8810 	msr	PRIMASK, r3
}
 8004ad2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d118      	bne.n	8004b0e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004adc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ae0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f383 8810 	msr	PRIMASK, r3
}
 8004af0:	46c0      	nop			; (mov r8, r8)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2110      	movs	r1, #16
 8004afe:	438a      	bics	r2, r1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004b20:	46c0      	nop			; (mov r8, r8)
 8004b22:	46bd      	mov	sp, r7
 8004b24:	b00e      	add	sp, #56	; 0x38
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	fffffedf 	.word	0xfffffedf

08004b2c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	225a      	movs	r2, #90	; 0x5a
 8004b3e:	2100      	movs	r1, #0
 8004b40:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2252      	movs	r2, #82	; 0x52
 8004b46:	2100      	movs	r1, #0
 8004b48:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f7ff fc77 	bl	8004440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	46bd      	mov	sp, r7
 8004b56:	b004      	add	sp, #16
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b086      	sub	sp, #24
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b62:	f3ef 8310 	mrs	r3, PRIMASK
 8004b66:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b68:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b6a:	617b      	str	r3, [r7, #20]
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f383 8810 	msr	PRIMASK, r3
}
 8004b76:	46c0      	nop			; (mov r8, r8)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2140      	movs	r1, #64	; 0x40
 8004b84:	438a      	bics	r2, r1
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2220      	movs	r2, #32
 8004b98:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7ff fc44 	bl	8004430 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
 8004baa:	46bd      	mov	sp, r7
 8004bac:	b006      	add	sp, #24
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004bb8:	46c0      	nop			; (mov r8, r8)
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	b002      	add	sp, #8
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <__errno>:
 8004bc0:	4b01      	ldr	r3, [pc, #4]	; (8004bc8 <__errno+0x8>)
 8004bc2:	6818      	ldr	r0, [r3, #0]
 8004bc4:	4770      	bx	lr
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	2000000c 	.word	0x2000000c

08004bcc <__libc_init_array>:
 8004bcc:	b570      	push	{r4, r5, r6, lr}
 8004bce:	2600      	movs	r6, #0
 8004bd0:	4d0c      	ldr	r5, [pc, #48]	; (8004c04 <__libc_init_array+0x38>)
 8004bd2:	4c0d      	ldr	r4, [pc, #52]	; (8004c08 <__libc_init_array+0x3c>)
 8004bd4:	1b64      	subs	r4, r4, r5
 8004bd6:	10a4      	asrs	r4, r4, #2
 8004bd8:	42a6      	cmp	r6, r4
 8004bda:	d109      	bne.n	8004bf0 <__libc_init_array+0x24>
 8004bdc:	2600      	movs	r6, #0
 8004bde:	f001 f9f7 	bl	8005fd0 <_init>
 8004be2:	4d0a      	ldr	r5, [pc, #40]	; (8004c0c <__libc_init_array+0x40>)
 8004be4:	4c0a      	ldr	r4, [pc, #40]	; (8004c10 <__libc_init_array+0x44>)
 8004be6:	1b64      	subs	r4, r4, r5
 8004be8:	10a4      	asrs	r4, r4, #2
 8004bea:	42a6      	cmp	r6, r4
 8004bec:	d105      	bne.n	8004bfa <__libc_init_array+0x2e>
 8004bee:	bd70      	pop	{r4, r5, r6, pc}
 8004bf0:	00b3      	lsls	r3, r6, #2
 8004bf2:	58eb      	ldr	r3, [r5, r3]
 8004bf4:	4798      	blx	r3
 8004bf6:	3601      	adds	r6, #1
 8004bf8:	e7ee      	b.n	8004bd8 <__libc_init_array+0xc>
 8004bfa:	00b3      	lsls	r3, r6, #2
 8004bfc:	58eb      	ldr	r3, [r5, r3]
 8004bfe:	4798      	blx	r3
 8004c00:	3601      	adds	r6, #1
 8004c02:	e7f2      	b.n	8004bea <__libc_init_array+0x1e>
 8004c04:	080060d8 	.word	0x080060d8
 8004c08:	080060d8 	.word	0x080060d8
 8004c0c:	080060d8 	.word	0x080060d8
 8004c10:	080060dc 	.word	0x080060dc

08004c14 <memset>:
 8004c14:	0003      	movs	r3, r0
 8004c16:	1882      	adds	r2, r0, r2
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d100      	bne.n	8004c1e <memset+0xa>
 8004c1c:	4770      	bx	lr
 8004c1e:	7019      	strb	r1, [r3, #0]
 8004c20:	3301      	adds	r3, #1
 8004c22:	e7f9      	b.n	8004c18 <memset+0x4>

08004c24 <floor>:
 8004c24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c26:	004b      	lsls	r3, r1, #1
 8004c28:	4a3d      	ldr	r2, [pc, #244]	; (8004d20 <floor+0xfc>)
 8004c2a:	0d5b      	lsrs	r3, r3, #21
 8004c2c:	189f      	adds	r7, r3, r2
 8004c2e:	4684      	mov	ip, r0
 8004c30:	000e      	movs	r6, r1
 8004c32:	000d      	movs	r5, r1
 8004c34:	0004      	movs	r4, r0
 8004c36:	9001      	str	r0, [sp, #4]
 8004c38:	2f13      	cmp	r7, #19
 8004c3a:	dc34      	bgt.n	8004ca6 <floor+0x82>
 8004c3c:	2f00      	cmp	r7, #0
 8004c3e:	da16      	bge.n	8004c6e <floor+0x4a>
 8004c40:	4a38      	ldr	r2, [pc, #224]	; (8004d24 <floor+0x100>)
 8004c42:	4b39      	ldr	r3, [pc, #228]	; (8004d28 <floor+0x104>)
 8004c44:	4660      	mov	r0, ip
 8004c46:	0031      	movs	r1, r6
 8004c48:	f7fb fb46 	bl	80002d8 <__aeabi_dadd>
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	2300      	movs	r3, #0
 8004c50:	f7fb fb10 	bl	8000274 <__aeabi_dcmpgt>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	d007      	beq.n	8004c68 <floor+0x44>
 8004c58:	2e00      	cmp	r6, #0
 8004c5a:	da5d      	bge.n	8004d18 <floor+0xf4>
 8004c5c:	0073      	lsls	r3, r6, #1
 8004c5e:	085b      	lsrs	r3, r3, #1
 8004c60:	431c      	orrs	r4, r3
 8004c62:	d001      	beq.n	8004c68 <floor+0x44>
 8004c64:	2400      	movs	r4, #0
 8004c66:	4d31      	ldr	r5, [pc, #196]	; (8004d2c <floor+0x108>)
 8004c68:	46a4      	mov	ip, r4
 8004c6a:	002e      	movs	r6, r5
 8004c6c:	e029      	b.n	8004cc2 <floor+0x9e>
 8004c6e:	4b30      	ldr	r3, [pc, #192]	; (8004d30 <floor+0x10c>)
 8004c70:	413b      	asrs	r3, r7
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	400b      	ands	r3, r1
 8004c76:	4303      	orrs	r3, r0
 8004c78:	d023      	beq.n	8004cc2 <floor+0x9e>
 8004c7a:	4a2a      	ldr	r2, [pc, #168]	; (8004d24 <floor+0x100>)
 8004c7c:	4b2a      	ldr	r3, [pc, #168]	; (8004d28 <floor+0x104>)
 8004c7e:	4660      	mov	r0, ip
 8004c80:	0031      	movs	r1, r6
 8004c82:	f7fb fb29 	bl	80002d8 <__aeabi_dadd>
 8004c86:	2200      	movs	r2, #0
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f7fb faf3 	bl	8000274 <__aeabi_dcmpgt>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d0ea      	beq.n	8004c68 <floor+0x44>
 8004c92:	2e00      	cmp	r6, #0
 8004c94:	da03      	bge.n	8004c9e <floor+0x7a>
 8004c96:	2380      	movs	r3, #128	; 0x80
 8004c98:	035b      	lsls	r3, r3, #13
 8004c9a:	413b      	asrs	r3, r7
 8004c9c:	18f5      	adds	r5, r6, r3
 8004c9e:	9b00      	ldr	r3, [sp, #0]
 8004ca0:	2400      	movs	r4, #0
 8004ca2:	439d      	bics	r5, r3
 8004ca4:	e7e0      	b.n	8004c68 <floor+0x44>
 8004ca6:	2f33      	cmp	r7, #51	; 0x33
 8004ca8:	dd0f      	ble.n	8004cca <floor+0xa6>
 8004caa:	2380      	movs	r3, #128	; 0x80
 8004cac:	00db      	lsls	r3, r3, #3
 8004cae:	429f      	cmp	r7, r3
 8004cb0:	d107      	bne.n	8004cc2 <floor+0x9e>
 8004cb2:	0002      	movs	r2, r0
 8004cb4:	000b      	movs	r3, r1
 8004cb6:	4660      	mov	r0, ip
 8004cb8:	0031      	movs	r1, r6
 8004cba:	f7fb fb0d 	bl	80002d8 <__aeabi_dadd>
 8004cbe:	4684      	mov	ip, r0
 8004cc0:	000e      	movs	r6, r1
 8004cc2:	4660      	mov	r0, ip
 8004cc4:	0031      	movs	r1, r6
 8004cc6:	b003      	add	sp, #12
 8004cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cca:	4a1a      	ldr	r2, [pc, #104]	; (8004d34 <floor+0x110>)
 8004ccc:	189b      	adds	r3, r3, r2
 8004cce:	2201      	movs	r2, #1
 8004cd0:	4252      	negs	r2, r2
 8004cd2:	40da      	lsrs	r2, r3
 8004cd4:	9200      	str	r2, [sp, #0]
 8004cd6:	4210      	tst	r0, r2
 8004cd8:	d0f3      	beq.n	8004cc2 <floor+0x9e>
 8004cda:	4a12      	ldr	r2, [pc, #72]	; (8004d24 <floor+0x100>)
 8004cdc:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <floor+0x104>)
 8004cde:	4660      	mov	r0, ip
 8004ce0:	0031      	movs	r1, r6
 8004ce2:	f7fb faf9 	bl	80002d8 <__aeabi_dadd>
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f7fb fac3 	bl	8000274 <__aeabi_dcmpgt>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	d0ba      	beq.n	8004c68 <floor+0x44>
 8004cf2:	2e00      	cmp	r6, #0
 8004cf4:	da02      	bge.n	8004cfc <floor+0xd8>
 8004cf6:	2f14      	cmp	r7, #20
 8004cf8:	d103      	bne.n	8004d02 <floor+0xde>
 8004cfa:	3501      	adds	r5, #1
 8004cfc:	9b00      	ldr	r3, [sp, #0]
 8004cfe:	439c      	bics	r4, r3
 8004d00:	e7b2      	b.n	8004c68 <floor+0x44>
 8004d02:	2334      	movs	r3, #52	; 0x34
 8004d04:	1bdf      	subs	r7, r3, r7
 8004d06:	3b33      	subs	r3, #51	; 0x33
 8004d08:	40bb      	lsls	r3, r7
 8004d0a:	18e4      	adds	r4, r4, r3
 8004d0c:	9b01      	ldr	r3, [sp, #4]
 8004d0e:	429c      	cmp	r4, r3
 8004d10:	419b      	sbcs	r3, r3
 8004d12:	425b      	negs	r3, r3
 8004d14:	18f5      	adds	r5, r6, r3
 8004d16:	e7f1      	b.n	8004cfc <floor+0xd8>
 8004d18:	2400      	movs	r4, #0
 8004d1a:	0025      	movs	r5, r4
 8004d1c:	e7a4      	b.n	8004c68 <floor+0x44>
 8004d1e:	46c0      	nop			; (mov r8, r8)
 8004d20:	fffffc01 	.word	0xfffffc01
 8004d24:	8800759c 	.word	0x8800759c
 8004d28:	7e37e43c 	.word	0x7e37e43c
 8004d2c:	bff00000 	.word	0xbff00000
 8004d30:	000fffff 	.word	0x000fffff
 8004d34:	fffffbed 	.word	0xfffffbed

08004d38 <log10>:
 8004d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3a:	0004      	movs	r4, r0
 8004d3c:	000d      	movs	r5, r1
 8004d3e:	f000 f89f 	bl	8004e80 <__ieee754_log10>
 8004d42:	0022      	movs	r2, r4
 8004d44:	0006      	movs	r6, r0
 8004d46:	000f      	movs	r7, r1
 8004d48:	002b      	movs	r3, r5
 8004d4a:	0020      	movs	r0, r4
 8004d4c:	0029      	movs	r1, r5
 8004d4e:	f7fc ffff 	bl	8001d50 <__aeabi_dcmpun>
 8004d52:	2800      	cmp	r0, #0
 8004d54:	d115      	bne.n	8004d82 <log10+0x4a>
 8004d56:	2200      	movs	r2, #0
 8004d58:	2300      	movs	r3, #0
 8004d5a:	0020      	movs	r0, r4
 8004d5c:	0029      	movs	r1, r5
 8004d5e:	f7fb fa7f 	bl	8000260 <__aeabi_dcmple>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	d00d      	beq.n	8004d82 <log10+0x4a>
 8004d66:	2200      	movs	r2, #0
 8004d68:	2300      	movs	r3, #0
 8004d6a:	0020      	movs	r0, r4
 8004d6c:	0029      	movs	r1, r5
 8004d6e:	f7fb fa67 	bl	8000240 <__aeabi_dcmpeq>
 8004d72:	2800      	cmp	r0, #0
 8004d74:	d008      	beq.n	8004d88 <log10+0x50>
 8004d76:	f7ff ff23 	bl	8004bc0 <__errno>
 8004d7a:	2322      	movs	r3, #34	; 0x22
 8004d7c:	2600      	movs	r6, #0
 8004d7e:	4f07      	ldr	r7, [pc, #28]	; (8004d9c <log10+0x64>)
 8004d80:	6003      	str	r3, [r0, #0]
 8004d82:	0030      	movs	r0, r6
 8004d84:	0039      	movs	r1, r7
 8004d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d88:	f7ff ff1a 	bl	8004bc0 <__errno>
 8004d8c:	2321      	movs	r3, #33	; 0x21
 8004d8e:	6003      	str	r3, [r0, #0]
 8004d90:	4803      	ldr	r0, [pc, #12]	; (8004da0 <log10+0x68>)
 8004d92:	f000 fef3 	bl	8005b7c <nan>
 8004d96:	0006      	movs	r6, r0
 8004d98:	000f      	movs	r7, r1
 8004d9a:	e7f2      	b.n	8004d82 <log10+0x4a>
 8004d9c:	fff00000 	.word	0xfff00000
 8004da0:	080060a0 	.word	0x080060a0

08004da4 <pow>:
 8004da4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004da6:	0014      	movs	r4, r2
 8004da8:	001d      	movs	r5, r3
 8004daa:	9000      	str	r0, [sp, #0]
 8004dac:	9101      	str	r1, [sp, #4]
 8004dae:	f000 f8e9 	bl	8004f84 <__ieee754_pow>
 8004db2:	0022      	movs	r2, r4
 8004db4:	0006      	movs	r6, r0
 8004db6:	000f      	movs	r7, r1
 8004db8:	002b      	movs	r3, r5
 8004dba:	0020      	movs	r0, r4
 8004dbc:	0029      	movs	r1, r5
 8004dbe:	f7fc ffc7 	bl	8001d50 <__aeabi_dcmpun>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d13f      	bne.n	8004e46 <pow+0xa2>
 8004dc6:	9800      	ldr	r0, [sp, #0]
 8004dc8:	9901      	ldr	r1, [sp, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f7fb fa37 	bl	8000240 <__aeabi_dcmpeq>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d019      	beq.n	8004e0a <pow+0x66>
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2300      	movs	r3, #0
 8004dda:	0020      	movs	r0, r4
 8004ddc:	0029      	movs	r1, r5
 8004dde:	f7fb fa2f 	bl	8000240 <__aeabi_dcmpeq>
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d146      	bne.n	8004e74 <pow+0xd0>
 8004de6:	0020      	movs	r0, r4
 8004de8:	0029      	movs	r1, r5
 8004dea:	f000 febf 	bl	8005b6c <finite>
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d029      	beq.n	8004e46 <pow+0xa2>
 8004df2:	2200      	movs	r2, #0
 8004df4:	2300      	movs	r3, #0
 8004df6:	0020      	movs	r0, r4
 8004df8:	0029      	movs	r1, r5
 8004dfa:	f7fb fa27 	bl	800024c <__aeabi_dcmplt>
 8004dfe:	2800      	cmp	r0, #0
 8004e00:	d021      	beq.n	8004e46 <pow+0xa2>
 8004e02:	f7ff fedd 	bl	8004bc0 <__errno>
 8004e06:	2322      	movs	r3, #34	; 0x22
 8004e08:	e01c      	b.n	8004e44 <pow+0xa0>
 8004e0a:	0030      	movs	r0, r6
 8004e0c:	0039      	movs	r1, r7
 8004e0e:	f000 fead 	bl	8005b6c <finite>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	d11b      	bne.n	8004e4e <pow+0xaa>
 8004e16:	9800      	ldr	r0, [sp, #0]
 8004e18:	9901      	ldr	r1, [sp, #4]
 8004e1a:	f000 fea7 	bl	8005b6c <finite>
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	d015      	beq.n	8004e4e <pow+0xaa>
 8004e22:	0020      	movs	r0, r4
 8004e24:	0029      	movs	r1, r5
 8004e26:	f000 fea1 	bl	8005b6c <finite>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d00f      	beq.n	8004e4e <pow+0xaa>
 8004e2e:	0032      	movs	r2, r6
 8004e30:	003b      	movs	r3, r7
 8004e32:	0030      	movs	r0, r6
 8004e34:	0039      	movs	r1, r7
 8004e36:	f7fc ff8b 	bl	8001d50 <__aeabi_dcmpun>
 8004e3a:	2800      	cmp	r0, #0
 8004e3c:	d0e1      	beq.n	8004e02 <pow+0x5e>
 8004e3e:	f7ff febf 	bl	8004bc0 <__errno>
 8004e42:	2321      	movs	r3, #33	; 0x21
 8004e44:	6003      	str	r3, [r0, #0]
 8004e46:	0030      	movs	r0, r6
 8004e48:	0039      	movs	r1, r7
 8004e4a:	b003      	add	sp, #12
 8004e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2300      	movs	r3, #0
 8004e52:	0030      	movs	r0, r6
 8004e54:	0039      	movs	r1, r7
 8004e56:	f7fb f9f3 	bl	8000240 <__aeabi_dcmpeq>
 8004e5a:	2800      	cmp	r0, #0
 8004e5c:	d0f3      	beq.n	8004e46 <pow+0xa2>
 8004e5e:	9800      	ldr	r0, [sp, #0]
 8004e60:	9901      	ldr	r1, [sp, #4]
 8004e62:	f000 fe83 	bl	8005b6c <finite>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	d0ed      	beq.n	8004e46 <pow+0xa2>
 8004e6a:	0020      	movs	r0, r4
 8004e6c:	0029      	movs	r1, r5
 8004e6e:	f000 fe7d 	bl	8005b6c <finite>
 8004e72:	e7c4      	b.n	8004dfe <pow+0x5a>
 8004e74:	2600      	movs	r6, #0
 8004e76:	4f01      	ldr	r7, [pc, #4]	; (8004e7c <pow+0xd8>)
 8004e78:	e7e5      	b.n	8004e46 <pow+0xa2>
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	3ff00000 	.word	0x3ff00000

08004e80 <__ieee754_log10>:
 8004e80:	2280      	movs	r2, #128	; 0x80
 8004e82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e84:	000b      	movs	r3, r1
 8004e86:	0004      	movs	r4, r0
 8004e88:	000d      	movs	r5, r1
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	0352      	lsls	r2, r2, #13
 8004e8e:	4291      	cmp	r1, r2
 8004e90:	da26      	bge.n	8004ee0 <__ieee754_log10+0x60>
 8004e92:	004a      	lsls	r2, r1, #1
 8004e94:	0852      	lsrs	r2, r2, #1
 8004e96:	4302      	orrs	r2, r0
 8004e98:	d107      	bne.n	8004eaa <__ieee754_log10+0x2a>
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2000      	movs	r0, #0
 8004ea0:	492d      	ldr	r1, [pc, #180]	; (8004f58 <__ieee754_log10+0xd8>)
 8004ea2:	f7fb fd55 	bl	8000950 <__aeabi_ddiv>
 8004ea6:	b005      	add	sp, #20
 8004ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eaa:	2900      	cmp	r1, #0
 8004eac:	da05      	bge.n	8004eba <__ieee754_log10+0x3a>
 8004eae:	0002      	movs	r2, r0
 8004eb0:	f7fc fbbc 	bl	800162c <__aeabi_dsub>
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e7f3      	b.n	8004ea2 <__ieee754_log10+0x22>
 8004eba:	2200      	movs	r2, #0
 8004ebc:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <__ieee754_log10+0xdc>)
 8004ebe:	f7fc f949 	bl	8001154 <__aeabi_dmul>
 8004ec2:	2236      	movs	r2, #54	; 0x36
 8004ec4:	0004      	movs	r4, r0
 8004ec6:	000d      	movs	r5, r1
 8004ec8:	000b      	movs	r3, r1
 8004eca:	4252      	negs	r2, r2
 8004ecc:	4924      	ldr	r1, [pc, #144]	; (8004f60 <__ieee754_log10+0xe0>)
 8004ece:	428b      	cmp	r3, r1
 8004ed0:	dd08      	ble.n	8004ee4 <__ieee754_log10+0x64>
 8004ed2:	0022      	movs	r2, r4
 8004ed4:	002b      	movs	r3, r5
 8004ed6:	0020      	movs	r0, r4
 8004ed8:	0029      	movs	r1, r5
 8004eda:	f7fb f9fd 	bl	80002d8 <__aeabi_dadd>
 8004ede:	e7e2      	b.n	8004ea6 <__ieee754_log10+0x26>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	e7f3      	b.n	8004ecc <__ieee754_log10+0x4c>
 8004ee4:	491f      	ldr	r1, [pc, #124]	; (8004f64 <__ieee754_log10+0xe4>)
 8004ee6:	1518      	asrs	r0, r3, #20
 8004ee8:	1840      	adds	r0, r0, r1
 8004eea:	1880      	adds	r0, r0, r2
 8004eec:	0fc2      	lsrs	r2, r0, #31
 8004eee:	031b      	lsls	r3, r3, #12
 8004ef0:	0b1b      	lsrs	r3, r3, #12
 8004ef2:	1880      	adds	r0, r0, r2
 8004ef4:	9203      	str	r2, [sp, #12]
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	f7fc ff7e 	bl	8001df8 <__aeabi_i2d>
 8004efc:	9a03      	ldr	r2, [sp, #12]
 8004efe:	4b1a      	ldr	r3, [pc, #104]	; (8004f68 <__ieee754_log10+0xe8>)
 8004f00:	0006      	movs	r6, r0
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	9a00      	ldr	r2, [sp, #0]
 8004f06:	051b      	lsls	r3, r3, #20
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	000f      	movs	r7, r1
 8004f0c:	0020      	movs	r0, r4
 8004f0e:	0011      	movs	r1, r2
 8004f10:	f000 feae 	bl	8005c70 <__ieee754_log>
 8004f14:	4a15      	ldr	r2, [pc, #84]	; (8004f6c <__ieee754_log10+0xec>)
 8004f16:	0004      	movs	r4, r0
 8004f18:	000d      	movs	r5, r1
 8004f1a:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <__ieee754_log10+0xf0>)
 8004f1c:	0030      	movs	r0, r6
 8004f1e:	0039      	movs	r1, r7
 8004f20:	f7fc f918 	bl	8001154 <__aeabi_dmul>
 8004f24:	4a13      	ldr	r2, [pc, #76]	; (8004f74 <__ieee754_log10+0xf4>)
 8004f26:	9000      	str	r0, [sp, #0]
 8004f28:	9101      	str	r1, [sp, #4]
 8004f2a:	4b13      	ldr	r3, [pc, #76]	; (8004f78 <__ieee754_log10+0xf8>)
 8004f2c:	0020      	movs	r0, r4
 8004f2e:	0029      	movs	r1, r5
 8004f30:	f7fc f910 	bl	8001154 <__aeabi_dmul>
 8004f34:	0002      	movs	r2, r0
 8004f36:	000b      	movs	r3, r1
 8004f38:	9800      	ldr	r0, [sp, #0]
 8004f3a:	9901      	ldr	r1, [sp, #4]
 8004f3c:	f7fb f9cc 	bl	80002d8 <__aeabi_dadd>
 8004f40:	4a0e      	ldr	r2, [pc, #56]	; (8004f7c <__ieee754_log10+0xfc>)
 8004f42:	4b0f      	ldr	r3, [pc, #60]	; (8004f80 <__ieee754_log10+0x100>)
 8004f44:	0004      	movs	r4, r0
 8004f46:	000d      	movs	r5, r1
 8004f48:	0030      	movs	r0, r6
 8004f4a:	0039      	movs	r1, r7
 8004f4c:	f7fc f902 	bl	8001154 <__aeabi_dmul>
 8004f50:	0002      	movs	r2, r0
 8004f52:	000b      	movs	r3, r1
 8004f54:	e7bf      	b.n	8004ed6 <__ieee754_log10+0x56>
 8004f56:	46c0      	nop			; (mov r8, r8)
 8004f58:	c3500000 	.word	0xc3500000
 8004f5c:	43500000 	.word	0x43500000
 8004f60:	7fefffff 	.word	0x7fefffff
 8004f64:	fffffc01 	.word	0xfffffc01
 8004f68:	000003ff 	.word	0x000003ff
 8004f6c:	11f12b36 	.word	0x11f12b36
 8004f70:	3d59fef3 	.word	0x3d59fef3
 8004f74:	1526e50e 	.word	0x1526e50e
 8004f78:	3fdbcb7b 	.word	0x3fdbcb7b
 8004f7c:	509f6000 	.word	0x509f6000
 8004f80:	3fd34413 	.word	0x3fd34413

08004f84 <__ieee754_pow>:
 8004f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f86:	b095      	sub	sp, #84	; 0x54
 8004f88:	9202      	str	r2, [sp, #8]
 8004f8a:	9303      	str	r3, [sp, #12]
 8004f8c:	9b03      	ldr	r3, [sp, #12]
 8004f8e:	9a03      	ldr	r2, [sp, #12]
 8004f90:	9304      	str	r3, [sp, #16]
 8004f92:	9b02      	ldr	r3, [sp, #8]
 8004f94:	0056      	lsls	r6, r2, #1
 8004f96:	001a      	movs	r2, r3
 8004f98:	0876      	lsrs	r6, r6, #1
 8004f9a:	0007      	movs	r7, r0
 8004f9c:	000d      	movs	r5, r1
 8004f9e:	4332      	orrs	r2, r6
 8004fa0:	d119      	bne.n	8004fd6 <__ieee754_pow+0x52>
 8004fa2:	2180      	movs	r1, #128	; 0x80
 8004fa4:	0309      	lsls	r1, r1, #12
 8004fa6:	4069      	eors	r1, r5
 8004fa8:	0002      	movs	r2, r0
 8004faa:	000b      	movs	r3, r1
 8004fac:	1892      	adds	r2, r2, r2
 8004fae:	415b      	adcs	r3, r3
 8004fb0:	4989      	ldr	r1, [pc, #548]	; (80051d8 <__ieee754_pow+0x254>)
 8004fb2:	428b      	cmp	r3, r1
 8004fb4:	d806      	bhi.n	8004fc4 <__ieee754_pow+0x40>
 8004fb6:	d001      	beq.n	8004fbc <__ieee754_pow+0x38>
 8004fb8:	f000 fcb6 	bl	8005928 <__ieee754_pow+0x9a4>
 8004fbc:	2a00      	cmp	r2, #0
 8004fbe:	d101      	bne.n	8004fc4 <__ieee754_pow+0x40>
 8004fc0:	f000 fcb2 	bl	8005928 <__ieee754_pow+0x9a4>
 8004fc4:	9a02      	ldr	r2, [sp, #8]
 8004fc6:	9b03      	ldr	r3, [sp, #12]
 8004fc8:	0038      	movs	r0, r7
 8004fca:	0029      	movs	r1, r5
 8004fcc:	f7fb f984 	bl	80002d8 <__aeabi_dadd>
 8004fd0:	9000      	str	r0, [sp, #0]
 8004fd2:	9101      	str	r1, [sp, #4]
 8004fd4:	e0ad      	b.n	8005132 <__ieee754_pow+0x1ae>
 8004fd6:	4a81      	ldr	r2, [pc, #516]	; (80051dc <__ieee754_pow+0x258>)
 8004fd8:	004c      	lsls	r4, r1, #1
 8004fda:	9108      	str	r1, [sp, #32]
 8004fdc:	9000      	str	r0, [sp, #0]
 8004fde:	0864      	lsrs	r4, r4, #1
 8004fe0:	4294      	cmp	r4, r2
 8004fe2:	dc08      	bgt.n	8004ff6 <__ieee754_pow+0x72>
 8004fe4:	d101      	bne.n	8004fea <__ieee754_pow+0x66>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d1ec      	bne.n	8004fc4 <__ieee754_pow+0x40>
 8004fea:	4a7c      	ldr	r2, [pc, #496]	; (80051dc <__ieee754_pow+0x258>)
 8004fec:	4296      	cmp	r6, r2
 8004fee:	dc02      	bgt.n	8004ff6 <__ieee754_pow+0x72>
 8004ff0:	d10c      	bne.n	800500c <__ieee754_pow+0x88>
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <__ieee754_pow+0x88>
 8004ff6:	4b7a      	ldr	r3, [pc, #488]	; (80051e0 <__ieee754_pow+0x25c>)
 8004ff8:	18eb      	adds	r3, r5, r3
 8004ffa:	433b      	orrs	r3, r7
 8004ffc:	d1e2      	bne.n	8004fc4 <__ieee754_pow+0x40>
 8004ffe:	2180      	movs	r1, #128	; 0x80
 8005000:	9803      	ldr	r0, [sp, #12]
 8005002:	0309      	lsls	r1, r1, #12
 8005004:	4048      	eors	r0, r1
 8005006:	0003      	movs	r3, r0
 8005008:	9a02      	ldr	r2, [sp, #8]
 800500a:	e7cf      	b.n	8004fac <__ieee754_pow+0x28>
 800500c:	2200      	movs	r2, #0
 800500e:	9206      	str	r2, [sp, #24]
 8005010:	2d00      	cmp	r5, #0
 8005012:	da69      	bge.n	80050e8 <__ieee754_pow+0x164>
 8005014:	4a73      	ldr	r2, [pc, #460]	; (80051e4 <__ieee754_pow+0x260>)
 8005016:	4296      	cmp	r6, r2
 8005018:	dc64      	bgt.n	80050e4 <__ieee754_pow+0x160>
 800501a:	4a73      	ldr	r2, [pc, #460]	; (80051e8 <__ieee754_pow+0x264>)
 800501c:	4296      	cmp	r6, r2
 800501e:	dd11      	ble.n	8005044 <__ieee754_pow+0xc0>
 8005020:	4972      	ldr	r1, [pc, #456]	; (80051ec <__ieee754_pow+0x268>)
 8005022:	1532      	asrs	r2, r6, #20
 8005024:	1852      	adds	r2, r2, r1
 8005026:	2a14      	cmp	r2, #20
 8005028:	dd3c      	ble.n	80050a4 <__ieee754_pow+0x120>
 800502a:	2134      	movs	r1, #52	; 0x34
 800502c:	1a8a      	subs	r2, r1, r2
 800502e:	9902      	ldr	r1, [sp, #8]
 8005030:	40d1      	lsrs	r1, r2
 8005032:	0008      	movs	r0, r1
 8005034:	4090      	lsls	r0, r2
 8005036:	4298      	cmp	r0, r3
 8005038:	d104      	bne.n	8005044 <__ieee754_pow+0xc0>
 800503a:	2201      	movs	r2, #1
 800503c:	4011      	ands	r1, r2
 800503e:	1892      	adds	r2, r2, r2
 8005040:	1a52      	subs	r2, r2, r1
 8005042:	9206      	str	r2, [sp, #24]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d03c      	beq.n	80050c2 <__ieee754_pow+0x13e>
 8005048:	0038      	movs	r0, r7
 800504a:	0029      	movs	r1, r5
 800504c:	f000 fd8b 	bl	8005b66 <fabs>
 8005050:	9000      	str	r0, [sp, #0]
 8005052:	9101      	str	r1, [sp, #4]
 8005054:	2f00      	cmp	r7, #0
 8005056:	d000      	beq.n	800505a <__ieee754_pow+0xd6>
 8005058:	e094      	b.n	8005184 <__ieee754_pow+0x200>
 800505a:	2c00      	cmp	r4, #0
 800505c:	d005      	beq.n	800506a <__ieee754_pow+0xe6>
 800505e:	4a64      	ldr	r2, [pc, #400]	; (80051f0 <__ieee754_pow+0x26c>)
 8005060:	00ab      	lsls	r3, r5, #2
 8005062:	089b      	lsrs	r3, r3, #2
 8005064:	4293      	cmp	r3, r2
 8005066:	d000      	beq.n	800506a <__ieee754_pow+0xe6>
 8005068:	e08c      	b.n	8005184 <__ieee754_pow+0x200>
 800506a:	9b04      	ldr	r3, [sp, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	da07      	bge.n	8005080 <__ieee754_pow+0xfc>
 8005070:	9a00      	ldr	r2, [sp, #0]
 8005072:	9b01      	ldr	r3, [sp, #4]
 8005074:	2000      	movs	r0, #0
 8005076:	495e      	ldr	r1, [pc, #376]	; (80051f0 <__ieee754_pow+0x26c>)
 8005078:	f7fb fc6a 	bl	8000950 <__aeabi_ddiv>
 800507c:	9000      	str	r0, [sp, #0]
 800507e:	9101      	str	r1, [sp, #4]
 8005080:	9b08      	ldr	r3, [sp, #32]
 8005082:	2b00      	cmp	r3, #0
 8005084:	da55      	bge.n	8005132 <__ieee754_pow+0x1ae>
 8005086:	4b56      	ldr	r3, [pc, #344]	; (80051e0 <__ieee754_pow+0x25c>)
 8005088:	18e4      	adds	r4, r4, r3
 800508a:	9b06      	ldr	r3, [sp, #24]
 800508c:	431c      	orrs	r4, r3
 800508e:	d000      	beq.n	8005092 <__ieee754_pow+0x10e>
 8005090:	e06c      	b.n	800516c <__ieee754_pow+0x1e8>
 8005092:	9a00      	ldr	r2, [sp, #0]
 8005094:	9b01      	ldr	r3, [sp, #4]
 8005096:	0010      	movs	r0, r2
 8005098:	0019      	movs	r1, r3
 800509a:	f7fc fac7 	bl	800162c <__aeabi_dsub>
 800509e:	0002      	movs	r2, r0
 80050a0:	000b      	movs	r3, r1
 80050a2:	e01c      	b.n	80050de <__ieee754_pow+0x15a>
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1cf      	bne.n	8005048 <__ieee754_pow+0xc4>
 80050a8:	3314      	adds	r3, #20
 80050aa:	1a9a      	subs	r2, r3, r2
 80050ac:	0033      	movs	r3, r6
 80050ae:	4113      	asrs	r3, r2
 80050b0:	0019      	movs	r1, r3
 80050b2:	4091      	lsls	r1, r2
 80050b4:	42b1      	cmp	r1, r6
 80050b6:	d104      	bne.n	80050c2 <__ieee754_pow+0x13e>
 80050b8:	2201      	movs	r2, #1
 80050ba:	4013      	ands	r3, r2
 80050bc:	1892      	adds	r2, r2, r2
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	9306      	str	r3, [sp, #24]
 80050c2:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <__ieee754_pow+0x26c>)
 80050c4:	429e      	cmp	r6, r3
 80050c6:	d138      	bne.n	800513a <__ieee754_pow+0x1b6>
 80050c8:	0038      	movs	r0, r7
 80050ca:	0029      	movs	r1, r5
 80050cc:	9b04      	ldr	r3, [sp, #16]
 80050ce:	9000      	str	r0, [sp, #0]
 80050d0:	9101      	str	r1, [sp, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da2d      	bge.n	8005132 <__ieee754_pow+0x1ae>
 80050d6:	003a      	movs	r2, r7
 80050d8:	002b      	movs	r3, r5
 80050da:	2000      	movs	r0, #0
 80050dc:	4944      	ldr	r1, [pc, #272]	; (80051f0 <__ieee754_pow+0x26c>)
 80050de:	f7fb fc37 	bl	8000950 <__aeabi_ddiv>
 80050e2:	e775      	b.n	8004fd0 <__ieee754_pow+0x4c>
 80050e4:	2202      	movs	r2, #2
 80050e6:	9206      	str	r2, [sp, #24]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1ad      	bne.n	8005048 <__ieee754_pow+0xc4>
 80050ec:	4b3b      	ldr	r3, [pc, #236]	; (80051dc <__ieee754_pow+0x258>)
 80050ee:	429e      	cmp	r6, r3
 80050f0:	d1e7      	bne.n	80050c2 <__ieee754_pow+0x13e>
 80050f2:	4b3b      	ldr	r3, [pc, #236]	; (80051e0 <__ieee754_pow+0x25c>)
 80050f4:	18e3      	adds	r3, r4, r3
 80050f6:	431f      	orrs	r7, r3
 80050f8:	d101      	bne.n	80050fe <__ieee754_pow+0x17a>
 80050fa:	f000 fc15 	bl	8005928 <__ieee754_pow+0x9a4>
 80050fe:	4b3a      	ldr	r3, [pc, #232]	; (80051e8 <__ieee754_pow+0x264>)
 8005100:	429c      	cmp	r4, r3
 8005102:	dd09      	ble.n	8005118 <__ieee754_pow+0x194>
 8005104:	9b04      	ldr	r3, [sp, #16]
 8005106:	2b00      	cmp	r3, #0
 8005108:	da01      	bge.n	800510e <__ieee754_pow+0x18a>
 800510a:	f000 fc11 	bl	8005930 <__ieee754_pow+0x9ac>
 800510e:	9b02      	ldr	r3, [sp, #8]
 8005110:	9c03      	ldr	r4, [sp, #12]
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	9401      	str	r4, [sp, #4]
 8005116:	e00c      	b.n	8005132 <__ieee754_pow+0x1ae>
 8005118:	9b04      	ldr	r3, [sp, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	db01      	blt.n	8005122 <__ieee754_pow+0x19e>
 800511e:	f000 fc07 	bl	8005930 <__ieee754_pow+0x9ac>
 8005122:	2280      	movs	r2, #128	; 0x80
 8005124:	0612      	lsls	r2, r2, #24
 8005126:	4694      	mov	ip, r2
 8005128:	9b02      	ldr	r3, [sp, #8]
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	4463      	add	r3, ip
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	9800      	ldr	r0, [sp, #0]
 8005134:	9901      	ldr	r1, [sp, #4]
 8005136:	b015      	add	sp, #84	; 0x54
 8005138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800513a:	2380      	movs	r3, #128	; 0x80
 800513c:	9a04      	ldr	r2, [sp, #16]
 800513e:	05db      	lsls	r3, r3, #23
 8005140:	429a      	cmp	r2, r3
 8005142:	d106      	bne.n	8005152 <__ieee754_pow+0x1ce>
 8005144:	003a      	movs	r2, r7
 8005146:	002b      	movs	r3, r5
 8005148:	0038      	movs	r0, r7
 800514a:	0029      	movs	r1, r5
 800514c:	f7fc f802 	bl	8001154 <__aeabi_dmul>
 8005150:	e73e      	b.n	8004fd0 <__ieee754_pow+0x4c>
 8005152:	4b28      	ldr	r3, [pc, #160]	; (80051f4 <__ieee754_pow+0x270>)
 8005154:	9a04      	ldr	r2, [sp, #16]
 8005156:	429a      	cmp	r2, r3
 8005158:	d000      	beq.n	800515c <__ieee754_pow+0x1d8>
 800515a:	e775      	b.n	8005048 <__ieee754_pow+0xc4>
 800515c:	2d00      	cmp	r5, #0
 800515e:	da00      	bge.n	8005162 <__ieee754_pow+0x1de>
 8005160:	e772      	b.n	8005048 <__ieee754_pow+0xc4>
 8005162:	0038      	movs	r0, r7
 8005164:	0029      	movs	r1, r5
 8005166:	f000 fc17 	bl	8005998 <__ieee754_sqrt>
 800516a:	e731      	b.n	8004fd0 <__ieee754_pow+0x4c>
 800516c:	9b06      	ldr	r3, [sp, #24]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d1df      	bne.n	8005132 <__ieee754_pow+0x1ae>
 8005172:	9800      	ldr	r0, [sp, #0]
 8005174:	2180      	movs	r1, #128	; 0x80
 8005176:	0002      	movs	r2, r0
 8005178:	9801      	ldr	r0, [sp, #4]
 800517a:	0609      	lsls	r1, r1, #24
 800517c:	1843      	adds	r3, r0, r1
 800517e:	9200      	str	r2, [sp, #0]
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	e7d6      	b.n	8005132 <__ieee754_pow+0x1ae>
 8005184:	0feb      	lsrs	r3, r5, #31
 8005186:	3b01      	subs	r3, #1
 8005188:	930e      	str	r3, [sp, #56]	; 0x38
 800518a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800518c:	9b06      	ldr	r3, [sp, #24]
 800518e:	4313      	orrs	r3, r2
 8005190:	d104      	bne.n	800519c <__ieee754_pow+0x218>
 8005192:	003a      	movs	r2, r7
 8005194:	002b      	movs	r3, r5
 8005196:	0038      	movs	r0, r7
 8005198:	0029      	movs	r1, r5
 800519a:	e77e      	b.n	800509a <__ieee754_pow+0x116>
 800519c:	4b16      	ldr	r3, [pc, #88]	; (80051f8 <__ieee754_pow+0x274>)
 800519e:	429e      	cmp	r6, r3
 80051a0:	dc00      	bgt.n	80051a4 <__ieee754_pow+0x220>
 80051a2:	e0ef      	b.n	8005384 <__ieee754_pow+0x400>
 80051a4:	4b15      	ldr	r3, [pc, #84]	; (80051fc <__ieee754_pow+0x278>)
 80051a6:	429e      	cmp	r6, r3
 80051a8:	dd09      	ble.n	80051be <__ieee754_pow+0x23a>
 80051aa:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <__ieee754_pow+0x264>)
 80051ac:	429c      	cmp	r4, r3
 80051ae:	dc0c      	bgt.n	80051ca <__ieee754_pow+0x246>
 80051b0:	9b04      	ldr	r3, [sp, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	da0c      	bge.n	80051d0 <__ieee754_pow+0x24c>
 80051b6:	2000      	movs	r0, #0
 80051b8:	f000 fcce 	bl	8005b58 <__math_oflow>
 80051bc:	e708      	b.n	8004fd0 <__ieee754_pow+0x4c>
 80051be:	4b10      	ldr	r3, [pc, #64]	; (8005200 <__ieee754_pow+0x27c>)
 80051c0:	429c      	cmp	r4, r3
 80051c2:	ddf5      	ble.n	80051b0 <__ieee754_pow+0x22c>
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <__ieee754_pow+0x26c>)
 80051c6:	429c      	cmp	r4, r3
 80051c8:	dd1c      	ble.n	8005204 <__ieee754_pow+0x280>
 80051ca:	9b04      	ldr	r3, [sp, #16]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	dcf2      	bgt.n	80051b6 <__ieee754_pow+0x232>
 80051d0:	2000      	movs	r0, #0
 80051d2:	f000 fcba 	bl	8005b4a <__math_uflow>
 80051d6:	e6fb      	b.n	8004fd0 <__ieee754_pow+0x4c>
 80051d8:	fff00000 	.word	0xfff00000
 80051dc:	7ff00000 	.word	0x7ff00000
 80051e0:	c0100000 	.word	0xc0100000
 80051e4:	433fffff 	.word	0x433fffff
 80051e8:	3fefffff 	.word	0x3fefffff
 80051ec:	fffffc01 	.word	0xfffffc01
 80051f0:	3ff00000 	.word	0x3ff00000
 80051f4:	3fe00000 	.word	0x3fe00000
 80051f8:	41e00000 	.word	0x41e00000
 80051fc:	43f00000 	.word	0x43f00000
 8005200:	3feffffe 	.word	0x3feffffe
 8005204:	2200      	movs	r2, #0
 8005206:	9800      	ldr	r0, [sp, #0]
 8005208:	9901      	ldr	r1, [sp, #4]
 800520a:	4b52      	ldr	r3, [pc, #328]	; (8005354 <__ieee754_pow+0x3d0>)
 800520c:	f7fc fa0e 	bl	800162c <__aeabi_dsub>
 8005210:	22c0      	movs	r2, #192	; 0xc0
 8005212:	4b51      	ldr	r3, [pc, #324]	; (8005358 <__ieee754_pow+0x3d4>)
 8005214:	05d2      	lsls	r2, r2, #23
 8005216:	0004      	movs	r4, r0
 8005218:	000d      	movs	r5, r1
 800521a:	f7fb ff9b 	bl	8001154 <__aeabi_dmul>
 800521e:	4a4f      	ldr	r2, [pc, #316]	; (800535c <__ieee754_pow+0x3d8>)
 8005220:	9000      	str	r0, [sp, #0]
 8005222:	9101      	str	r1, [sp, #4]
 8005224:	4b4e      	ldr	r3, [pc, #312]	; (8005360 <__ieee754_pow+0x3dc>)
 8005226:	0020      	movs	r0, r4
 8005228:	0029      	movs	r1, r5
 800522a:	f7fb ff93 	bl	8001154 <__aeabi_dmul>
 800522e:	2200      	movs	r2, #0
 8005230:	9004      	str	r0, [sp, #16]
 8005232:	9105      	str	r1, [sp, #20]
 8005234:	4b4b      	ldr	r3, [pc, #300]	; (8005364 <__ieee754_pow+0x3e0>)
 8005236:	0020      	movs	r0, r4
 8005238:	0029      	movs	r1, r5
 800523a:	f7fb ff8b 	bl	8001154 <__aeabi_dmul>
 800523e:	0002      	movs	r2, r0
 8005240:	000b      	movs	r3, r1
 8005242:	4849      	ldr	r0, [pc, #292]	; (8005368 <__ieee754_pow+0x3e4>)
 8005244:	4949      	ldr	r1, [pc, #292]	; (800536c <__ieee754_pow+0x3e8>)
 8005246:	f7fc f9f1 	bl	800162c <__aeabi_dsub>
 800524a:	0022      	movs	r2, r4
 800524c:	002b      	movs	r3, r5
 800524e:	f7fb ff81 	bl	8001154 <__aeabi_dmul>
 8005252:	0002      	movs	r2, r0
 8005254:	000b      	movs	r3, r1
 8005256:	2000      	movs	r0, #0
 8005258:	4945      	ldr	r1, [pc, #276]	; (8005370 <__ieee754_pow+0x3ec>)
 800525a:	f7fc f9e7 	bl	800162c <__aeabi_dsub>
 800525e:	0022      	movs	r2, r4
 8005260:	0006      	movs	r6, r0
 8005262:	000f      	movs	r7, r1
 8005264:	002b      	movs	r3, r5
 8005266:	0020      	movs	r0, r4
 8005268:	0029      	movs	r1, r5
 800526a:	f7fb ff73 	bl	8001154 <__aeabi_dmul>
 800526e:	0002      	movs	r2, r0
 8005270:	000b      	movs	r3, r1
 8005272:	0030      	movs	r0, r6
 8005274:	0039      	movs	r1, r7
 8005276:	f7fb ff6d 	bl	8001154 <__aeabi_dmul>
 800527a:	4a3e      	ldr	r2, [pc, #248]	; (8005374 <__ieee754_pow+0x3f0>)
 800527c:	4b36      	ldr	r3, [pc, #216]	; (8005358 <__ieee754_pow+0x3d4>)
 800527e:	f7fb ff69 	bl	8001154 <__aeabi_dmul>
 8005282:	0002      	movs	r2, r0
 8005284:	000b      	movs	r3, r1
 8005286:	9804      	ldr	r0, [sp, #16]
 8005288:	9905      	ldr	r1, [sp, #20]
 800528a:	f7fc f9cf 	bl	800162c <__aeabi_dsub>
 800528e:	0002      	movs	r2, r0
 8005290:	000b      	movs	r3, r1
 8005292:	0004      	movs	r4, r0
 8005294:	000d      	movs	r5, r1
 8005296:	9800      	ldr	r0, [sp, #0]
 8005298:	9901      	ldr	r1, [sp, #4]
 800529a:	f7fb f81d 	bl	80002d8 <__aeabi_dadd>
 800529e:	9a00      	ldr	r2, [sp, #0]
 80052a0:	9b01      	ldr	r3, [sp, #4]
 80052a2:	2000      	movs	r0, #0
 80052a4:	000f      	movs	r7, r1
 80052a6:	0006      	movs	r6, r0
 80052a8:	f7fc f9c0 	bl	800162c <__aeabi_dsub>
 80052ac:	0002      	movs	r2, r0
 80052ae:	000b      	movs	r3, r1
 80052b0:	0020      	movs	r0, r4
 80052b2:	0029      	movs	r1, r5
 80052b4:	f7fc f9ba 	bl	800162c <__aeabi_dsub>
 80052b8:	9b06      	ldr	r3, [sp, #24]
 80052ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052bc:	3b01      	subs	r3, #1
 80052be:	9004      	str	r0, [sp, #16]
 80052c0:	9105      	str	r1, [sp, #20]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	d000      	beq.n	80052c8 <__ieee754_pow+0x344>
 80052c6:	e1db      	b.n	8005680 <__ieee754_pow+0x6fc>
 80052c8:	2300      	movs	r3, #0
 80052ca:	4c2b      	ldr	r4, [pc, #172]	; (8005378 <__ieee754_pow+0x3f4>)
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	9401      	str	r4, [sp, #4]
 80052d0:	9c02      	ldr	r4, [sp, #8]
 80052d2:	9d03      	ldr	r5, [sp, #12]
 80052d4:	9802      	ldr	r0, [sp, #8]
 80052d6:	9903      	ldr	r1, [sp, #12]
 80052d8:	2400      	movs	r4, #0
 80052da:	002b      	movs	r3, r5
 80052dc:	0022      	movs	r2, r4
 80052de:	f7fc f9a5 	bl	800162c <__aeabi_dsub>
 80052e2:	0032      	movs	r2, r6
 80052e4:	003b      	movs	r3, r7
 80052e6:	f7fb ff35 	bl	8001154 <__aeabi_dmul>
 80052ea:	9a02      	ldr	r2, [sp, #8]
 80052ec:	9b03      	ldr	r3, [sp, #12]
 80052ee:	9006      	str	r0, [sp, #24]
 80052f0:	9107      	str	r1, [sp, #28]
 80052f2:	9804      	ldr	r0, [sp, #16]
 80052f4:	9905      	ldr	r1, [sp, #20]
 80052f6:	f7fb ff2d 	bl	8001154 <__aeabi_dmul>
 80052fa:	0002      	movs	r2, r0
 80052fc:	000b      	movs	r3, r1
 80052fe:	9806      	ldr	r0, [sp, #24]
 8005300:	9907      	ldr	r1, [sp, #28]
 8005302:	f7fa ffe9 	bl	80002d8 <__aeabi_dadd>
 8005306:	0022      	movs	r2, r4
 8005308:	002b      	movs	r3, r5
 800530a:	9004      	str	r0, [sp, #16]
 800530c:	9105      	str	r1, [sp, #20]
 800530e:	0030      	movs	r0, r6
 8005310:	0039      	movs	r1, r7
 8005312:	f7fb ff1f 	bl	8001154 <__aeabi_dmul>
 8005316:	0006      	movs	r6, r0
 8005318:	000f      	movs	r7, r1
 800531a:	000b      	movs	r3, r1
 800531c:	0002      	movs	r2, r0
 800531e:	9804      	ldr	r0, [sp, #16]
 8005320:	9905      	ldr	r1, [sp, #20]
 8005322:	9606      	str	r6, [sp, #24]
 8005324:	9707      	str	r7, [sp, #28]
 8005326:	f7fa ffd7 	bl	80002d8 <__aeabi_dadd>
 800532a:	4b14      	ldr	r3, [pc, #80]	; (800537c <__ieee754_pow+0x3f8>)
 800532c:	0005      	movs	r5, r0
 800532e:	000c      	movs	r4, r1
 8005330:	9108      	str	r1, [sp, #32]
 8005332:	4299      	cmp	r1, r3
 8005334:	dc00      	bgt.n	8005338 <__ieee754_pow+0x3b4>
 8005336:	e2d6      	b.n	80058e6 <__ieee754_pow+0x962>
 8005338:	4b11      	ldr	r3, [pc, #68]	; (8005380 <__ieee754_pow+0x3fc>)
 800533a:	18cb      	adds	r3, r1, r3
 800533c:	4303      	orrs	r3, r0
 800533e:	d100      	bne.n	8005342 <__ieee754_pow+0x3be>
 8005340:	e1d8      	b.n	80056f4 <__ieee754_pow+0x770>
 8005342:	9800      	ldr	r0, [sp, #0]
 8005344:	9901      	ldr	r1, [sp, #4]
 8005346:	2300      	movs	r3, #0
 8005348:	2200      	movs	r2, #0
 800534a:	f7fa ff7f 	bl	800024c <__aeabi_dcmplt>
 800534e:	1e43      	subs	r3, r0, #1
 8005350:	4198      	sbcs	r0, r3
 8005352:	e731      	b.n	80051b8 <__ieee754_pow+0x234>
 8005354:	3ff00000 	.word	0x3ff00000
 8005358:	3ff71547 	.word	0x3ff71547
 800535c:	f85ddf44 	.word	0xf85ddf44
 8005360:	3e54ae0b 	.word	0x3e54ae0b
 8005364:	3fd00000 	.word	0x3fd00000
 8005368:	55555555 	.word	0x55555555
 800536c:	3fd55555 	.word	0x3fd55555
 8005370:	3fe00000 	.word	0x3fe00000
 8005374:	652b82fe 	.word	0x652b82fe
 8005378:	bff00000 	.word	0xbff00000
 800537c:	408fffff 	.word	0x408fffff
 8005380:	bf700000 	.word	0xbf700000
 8005384:	4bc0      	ldr	r3, [pc, #768]	; (8005688 <__ieee754_pow+0x704>)
 8005386:	2200      	movs	r2, #0
 8005388:	422b      	tst	r3, r5
 800538a:	d10a      	bne.n	80053a2 <__ieee754_pow+0x41e>
 800538c:	9800      	ldr	r0, [sp, #0]
 800538e:	9901      	ldr	r1, [sp, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	4bbe      	ldr	r3, [pc, #760]	; (800568c <__ieee754_pow+0x708>)
 8005394:	f7fb fede 	bl	8001154 <__aeabi_dmul>
 8005398:	2235      	movs	r2, #53	; 0x35
 800539a:	9000      	str	r0, [sp, #0]
 800539c:	9101      	str	r1, [sp, #4]
 800539e:	9c01      	ldr	r4, [sp, #4]
 80053a0:	4252      	negs	r2, r2
 80053a2:	49bb      	ldr	r1, [pc, #748]	; (8005690 <__ieee754_pow+0x70c>)
 80053a4:	1523      	asrs	r3, r4, #20
 80053a6:	185b      	adds	r3, r3, r1
 80053a8:	189b      	adds	r3, r3, r2
 80053aa:	0324      	lsls	r4, r4, #12
 80053ac:	4db9      	ldr	r5, [pc, #740]	; (8005694 <__ieee754_pow+0x710>)
 80053ae:	930d      	str	r3, [sp, #52]	; 0x34
 80053b0:	4bb9      	ldr	r3, [pc, #740]	; (8005698 <__ieee754_pow+0x714>)
 80053b2:	0b22      	lsrs	r2, r4, #12
 80053b4:	4315      	orrs	r5, r2
 80053b6:	2400      	movs	r4, #0
 80053b8:	429a      	cmp	r2, r3
 80053ba:	dd09      	ble.n	80053d0 <__ieee754_pow+0x44c>
 80053bc:	4bb7      	ldr	r3, [pc, #732]	; (800569c <__ieee754_pow+0x718>)
 80053be:	3401      	adds	r4, #1
 80053c0:	429a      	cmp	r2, r3
 80053c2:	dd05      	ble.n	80053d0 <__ieee754_pow+0x44c>
 80053c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053c6:	191b      	adds	r3, r3, r4
 80053c8:	2400      	movs	r4, #0
 80053ca:	930d      	str	r3, [sp, #52]	; 0x34
 80053cc:	4bb4      	ldr	r3, [pc, #720]	; (80056a0 <__ieee754_pow+0x71c>)
 80053ce:	18ed      	adds	r5, r5, r3
 80053d0:	00e3      	lsls	r3, r4, #3
 80053d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80053d4:	4bb3      	ldr	r3, [pc, #716]	; (80056a4 <__ieee754_pow+0x720>)
 80053d6:	00e2      	lsls	r2, r4, #3
 80053d8:	189b      	adds	r3, r3, r2
 80053da:	9800      	ldr	r0, [sp, #0]
 80053dc:	9901      	ldr	r1, [sp, #4]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	0029      	movs	r1, r5
 80053e4:	0006      	movs	r6, r0
 80053e6:	920a      	str	r2, [sp, #40]	; 0x28
 80053e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80053ea:	f7fc f91f 	bl	800162c <__aeabi_dsub>
 80053ee:	0032      	movs	r2, r6
 80053f0:	002b      	movs	r3, r5
 80053f2:	9010      	str	r0, [sp, #64]	; 0x40
 80053f4:	9111      	str	r1, [sp, #68]	; 0x44
 80053f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80053f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053fa:	f7fa ff6d 	bl	80002d8 <__aeabi_dadd>
 80053fe:	0002      	movs	r2, r0
 8005400:	000b      	movs	r3, r1
 8005402:	2000      	movs	r0, #0
 8005404:	49a3      	ldr	r1, [pc, #652]	; (8005694 <__ieee754_pow+0x710>)
 8005406:	f7fb faa3 	bl	8000950 <__aeabi_ddiv>
 800540a:	0002      	movs	r2, r0
 800540c:	000b      	movs	r3, r1
 800540e:	9012      	str	r0, [sp, #72]	; 0x48
 8005410:	9113      	str	r1, [sp, #76]	; 0x4c
 8005412:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005414:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005416:	f7fb fe9d 	bl	8001154 <__aeabi_dmul>
 800541a:	9008      	str	r0, [sp, #32]
 800541c:	9109      	str	r1, [sp, #36]	; 0x24
 800541e:	9a08      	ldr	r2, [sp, #32]
 8005420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005422:	2180      	movs	r1, #128	; 0x80
 8005424:	9204      	str	r2, [sp, #16]
 8005426:	9305      	str	r3, [sp, #20]
 8005428:	2300      	movs	r3, #0
 800542a:	002f      	movs	r7, r5
 800542c:	0589      	lsls	r1, r1, #22
 800542e:	106d      	asrs	r5, r5, #1
 8005430:	430d      	orrs	r5, r1
 8005432:	2180      	movs	r1, #128	; 0x80
 8005434:	9304      	str	r3, [sp, #16]
 8005436:	9a04      	ldr	r2, [sp, #16]
 8005438:	9b05      	ldr	r3, [sp, #20]
 800543a:	9200      	str	r2, [sp, #0]
 800543c:	9301      	str	r3, [sp, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	0309      	lsls	r1, r1, #12
 8005442:	186d      	adds	r5, r5, r1
 8005444:	04a1      	lsls	r1, r4, #18
 8005446:	186b      	adds	r3, r5, r1
 8005448:	9800      	ldr	r0, [sp, #0]
 800544a:	9901      	ldr	r1, [sp, #4]
 800544c:	0014      	movs	r4, r2
 800544e:	001d      	movs	r5, r3
 8005450:	f7fb fe80 	bl	8001154 <__aeabi_dmul>
 8005454:	0002      	movs	r2, r0
 8005456:	000b      	movs	r3, r1
 8005458:	9810      	ldr	r0, [sp, #64]	; 0x40
 800545a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800545c:	f7fc f8e6 	bl	800162c <__aeabi_dsub>
 8005460:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005464:	9010      	str	r0, [sp, #64]	; 0x40
 8005466:	9111      	str	r1, [sp, #68]	; 0x44
 8005468:	0020      	movs	r0, r4
 800546a:	0029      	movs	r1, r5
 800546c:	f7fc f8de 	bl	800162c <__aeabi_dsub>
 8005470:	0002      	movs	r2, r0
 8005472:	000b      	movs	r3, r1
 8005474:	0030      	movs	r0, r6
 8005476:	0039      	movs	r1, r7
 8005478:	f7fc f8d8 	bl	800162c <__aeabi_dsub>
 800547c:	9a00      	ldr	r2, [sp, #0]
 800547e:	9b01      	ldr	r3, [sp, #4]
 8005480:	f7fb fe68 	bl	8001154 <__aeabi_dmul>
 8005484:	0002      	movs	r2, r0
 8005486:	000b      	movs	r3, r1
 8005488:	9810      	ldr	r0, [sp, #64]	; 0x40
 800548a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800548c:	f7fc f8ce 	bl	800162c <__aeabi_dsub>
 8005490:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005492:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005494:	f7fb fe5e 	bl	8001154 <__aeabi_dmul>
 8005498:	9a08      	ldr	r2, [sp, #32]
 800549a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800549c:	900a      	str	r0, [sp, #40]	; 0x28
 800549e:	910b      	str	r1, [sp, #44]	; 0x2c
 80054a0:	0010      	movs	r0, r2
 80054a2:	0019      	movs	r1, r3
 80054a4:	f7fb fe56 	bl	8001154 <__aeabi_dmul>
 80054a8:	0006      	movs	r6, r0
 80054aa:	000f      	movs	r7, r1
 80054ac:	4a7e      	ldr	r2, [pc, #504]	; (80056a8 <__ieee754_pow+0x724>)
 80054ae:	4b7f      	ldr	r3, [pc, #508]	; (80056ac <__ieee754_pow+0x728>)
 80054b0:	f7fb fe50 	bl	8001154 <__aeabi_dmul>
 80054b4:	4a7e      	ldr	r2, [pc, #504]	; (80056b0 <__ieee754_pow+0x72c>)
 80054b6:	4b7f      	ldr	r3, [pc, #508]	; (80056b4 <__ieee754_pow+0x730>)
 80054b8:	f7fa ff0e 	bl	80002d8 <__aeabi_dadd>
 80054bc:	0032      	movs	r2, r6
 80054be:	003b      	movs	r3, r7
 80054c0:	f7fb fe48 	bl	8001154 <__aeabi_dmul>
 80054c4:	4a7c      	ldr	r2, [pc, #496]	; (80056b8 <__ieee754_pow+0x734>)
 80054c6:	4b7d      	ldr	r3, [pc, #500]	; (80056bc <__ieee754_pow+0x738>)
 80054c8:	f7fa ff06 	bl	80002d8 <__aeabi_dadd>
 80054cc:	0032      	movs	r2, r6
 80054ce:	003b      	movs	r3, r7
 80054d0:	f7fb fe40 	bl	8001154 <__aeabi_dmul>
 80054d4:	4a7a      	ldr	r2, [pc, #488]	; (80056c0 <__ieee754_pow+0x73c>)
 80054d6:	4b7b      	ldr	r3, [pc, #492]	; (80056c4 <__ieee754_pow+0x740>)
 80054d8:	f7fa fefe 	bl	80002d8 <__aeabi_dadd>
 80054dc:	0032      	movs	r2, r6
 80054de:	003b      	movs	r3, r7
 80054e0:	f7fb fe38 	bl	8001154 <__aeabi_dmul>
 80054e4:	4a78      	ldr	r2, [pc, #480]	; (80056c8 <__ieee754_pow+0x744>)
 80054e6:	4b79      	ldr	r3, [pc, #484]	; (80056cc <__ieee754_pow+0x748>)
 80054e8:	f7fa fef6 	bl	80002d8 <__aeabi_dadd>
 80054ec:	0032      	movs	r2, r6
 80054ee:	003b      	movs	r3, r7
 80054f0:	f7fb fe30 	bl	8001154 <__aeabi_dmul>
 80054f4:	4a76      	ldr	r2, [pc, #472]	; (80056d0 <__ieee754_pow+0x74c>)
 80054f6:	4b77      	ldr	r3, [pc, #476]	; (80056d4 <__ieee754_pow+0x750>)
 80054f8:	f7fa feee 	bl	80002d8 <__aeabi_dadd>
 80054fc:	0032      	movs	r2, r6
 80054fe:	0004      	movs	r4, r0
 8005500:	000d      	movs	r5, r1
 8005502:	003b      	movs	r3, r7
 8005504:	0030      	movs	r0, r6
 8005506:	0039      	movs	r1, r7
 8005508:	f7fb fe24 	bl	8001154 <__aeabi_dmul>
 800550c:	0002      	movs	r2, r0
 800550e:	000b      	movs	r3, r1
 8005510:	0020      	movs	r0, r4
 8005512:	0029      	movs	r1, r5
 8005514:	f7fb fe1e 	bl	8001154 <__aeabi_dmul>
 8005518:	9a00      	ldr	r2, [sp, #0]
 800551a:	9b01      	ldr	r3, [sp, #4]
 800551c:	0004      	movs	r4, r0
 800551e:	000d      	movs	r5, r1
 8005520:	9808      	ldr	r0, [sp, #32]
 8005522:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005524:	f7fa fed8 	bl	80002d8 <__aeabi_dadd>
 8005528:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800552a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800552c:	f7fb fe12 	bl	8001154 <__aeabi_dmul>
 8005530:	0022      	movs	r2, r4
 8005532:	002b      	movs	r3, r5
 8005534:	f7fa fed0 	bl	80002d8 <__aeabi_dadd>
 8005538:	9a00      	ldr	r2, [sp, #0]
 800553a:	9b01      	ldr	r3, [sp, #4]
 800553c:	9010      	str	r0, [sp, #64]	; 0x40
 800553e:	9111      	str	r1, [sp, #68]	; 0x44
 8005540:	0010      	movs	r0, r2
 8005542:	0019      	movs	r1, r3
 8005544:	f7fb fe06 	bl	8001154 <__aeabi_dmul>
 8005548:	2200      	movs	r2, #0
 800554a:	4b63      	ldr	r3, [pc, #396]	; (80056d8 <__ieee754_pow+0x754>)
 800554c:	0004      	movs	r4, r0
 800554e:	000d      	movs	r5, r1
 8005550:	f7fa fec2 	bl	80002d8 <__aeabi_dadd>
 8005554:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005556:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005558:	f7fa febe 	bl	80002d8 <__aeabi_dadd>
 800555c:	2600      	movs	r6, #0
 800555e:	000f      	movs	r7, r1
 8005560:	0032      	movs	r2, r6
 8005562:	000b      	movs	r3, r1
 8005564:	9800      	ldr	r0, [sp, #0]
 8005566:	9901      	ldr	r1, [sp, #4]
 8005568:	f7fb fdf4 	bl	8001154 <__aeabi_dmul>
 800556c:	2200      	movs	r2, #0
 800556e:	9000      	str	r0, [sp, #0]
 8005570:	9101      	str	r1, [sp, #4]
 8005572:	4b59      	ldr	r3, [pc, #356]	; (80056d8 <__ieee754_pow+0x754>)
 8005574:	0030      	movs	r0, r6
 8005576:	0039      	movs	r1, r7
 8005578:	f7fc f858 	bl	800162c <__aeabi_dsub>
 800557c:	0022      	movs	r2, r4
 800557e:	002b      	movs	r3, r5
 8005580:	f7fc f854 	bl	800162c <__aeabi_dsub>
 8005584:	0002      	movs	r2, r0
 8005586:	000b      	movs	r3, r1
 8005588:	9810      	ldr	r0, [sp, #64]	; 0x40
 800558a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800558c:	f7fc f84e 	bl	800162c <__aeabi_dsub>
 8005590:	9a08      	ldr	r2, [sp, #32]
 8005592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005594:	f7fb fdde 	bl	8001154 <__aeabi_dmul>
 8005598:	0032      	movs	r2, r6
 800559a:	0004      	movs	r4, r0
 800559c:	000d      	movs	r5, r1
 800559e:	980a      	ldr	r0, [sp, #40]	; 0x28
 80055a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055a2:	003b      	movs	r3, r7
 80055a4:	f7fb fdd6 	bl	8001154 <__aeabi_dmul>
 80055a8:	0002      	movs	r2, r0
 80055aa:	000b      	movs	r3, r1
 80055ac:	0020      	movs	r0, r4
 80055ae:	0029      	movs	r1, r5
 80055b0:	f7fa fe92 	bl	80002d8 <__aeabi_dadd>
 80055b4:	0004      	movs	r4, r0
 80055b6:	000d      	movs	r5, r1
 80055b8:	0002      	movs	r2, r0
 80055ba:	000b      	movs	r3, r1
 80055bc:	9800      	ldr	r0, [sp, #0]
 80055be:	9901      	ldr	r1, [sp, #4]
 80055c0:	f7fa fe8a 	bl	80002d8 <__aeabi_dadd>
 80055c4:	2600      	movs	r6, #0
 80055c6:	22e0      	movs	r2, #224	; 0xe0
 80055c8:	4b44      	ldr	r3, [pc, #272]	; (80056dc <__ieee754_pow+0x758>)
 80055ca:	0612      	lsls	r2, r2, #24
 80055cc:	0030      	movs	r0, r6
 80055ce:	000f      	movs	r7, r1
 80055d0:	f7fb fdc0 	bl	8001154 <__aeabi_dmul>
 80055d4:	9008      	str	r0, [sp, #32]
 80055d6:	9109      	str	r1, [sp, #36]	; 0x24
 80055d8:	9a00      	ldr	r2, [sp, #0]
 80055da:	9b01      	ldr	r3, [sp, #4]
 80055dc:	0039      	movs	r1, r7
 80055de:	0030      	movs	r0, r6
 80055e0:	f7fc f824 	bl	800162c <__aeabi_dsub>
 80055e4:	0002      	movs	r2, r0
 80055e6:	000b      	movs	r3, r1
 80055e8:	0020      	movs	r0, r4
 80055ea:	0029      	movs	r1, r5
 80055ec:	f7fc f81e 	bl	800162c <__aeabi_dsub>
 80055f0:	4a3b      	ldr	r2, [pc, #236]	; (80056e0 <__ieee754_pow+0x75c>)
 80055f2:	4b3a      	ldr	r3, [pc, #232]	; (80056dc <__ieee754_pow+0x758>)
 80055f4:	f7fb fdae 	bl	8001154 <__aeabi_dmul>
 80055f8:	4a3a      	ldr	r2, [pc, #232]	; (80056e4 <__ieee754_pow+0x760>)
 80055fa:	0004      	movs	r4, r0
 80055fc:	000d      	movs	r5, r1
 80055fe:	4b3a      	ldr	r3, [pc, #232]	; (80056e8 <__ieee754_pow+0x764>)
 8005600:	0039      	movs	r1, r7
 8005602:	0030      	movs	r0, r6
 8005604:	f7fb fda6 	bl	8001154 <__aeabi_dmul>
 8005608:	0002      	movs	r2, r0
 800560a:	000b      	movs	r3, r1
 800560c:	0020      	movs	r0, r4
 800560e:	0029      	movs	r1, r5
 8005610:	f7fa fe62 	bl	80002d8 <__aeabi_dadd>
 8005614:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005616:	4b35      	ldr	r3, [pc, #212]	; (80056ec <__ieee754_pow+0x768>)
 8005618:	189b      	adds	r3, r3, r2
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f7fa fe5b 	bl	80002d8 <__aeabi_dadd>
 8005622:	900a      	str	r0, [sp, #40]	; 0x28
 8005624:	910b      	str	r1, [sp, #44]	; 0x2c
 8005626:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005628:	f7fc fbe6 	bl	8001df8 <__aeabi_i2d>
 800562c:	0004      	movs	r4, r0
 800562e:	000d      	movs	r5, r1
 8005630:	9808      	ldr	r0, [sp, #32]
 8005632:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005634:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005636:	4b2e      	ldr	r3, [pc, #184]	; (80056f0 <__ieee754_pow+0x76c>)
 8005638:	189b      	adds	r3, r3, r2
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	9200      	str	r2, [sp, #0]
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005646:	f7fa fe47 	bl	80002d8 <__aeabi_dadd>
 800564a:	9a00      	ldr	r2, [sp, #0]
 800564c:	9b01      	ldr	r3, [sp, #4]
 800564e:	f7fa fe43 	bl	80002d8 <__aeabi_dadd>
 8005652:	0022      	movs	r2, r4
 8005654:	002b      	movs	r3, r5
 8005656:	f7fa fe3f 	bl	80002d8 <__aeabi_dadd>
 800565a:	0022      	movs	r2, r4
 800565c:	002b      	movs	r3, r5
 800565e:	0030      	movs	r0, r6
 8005660:	000f      	movs	r7, r1
 8005662:	f7fb ffe3 	bl	800162c <__aeabi_dsub>
 8005666:	9a00      	ldr	r2, [sp, #0]
 8005668:	9b01      	ldr	r3, [sp, #4]
 800566a:	f7fb ffdf 	bl	800162c <__aeabi_dsub>
 800566e:	9a08      	ldr	r2, [sp, #32]
 8005670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005672:	f7fb ffdb 	bl	800162c <__aeabi_dsub>
 8005676:	0002      	movs	r2, r0
 8005678:	000b      	movs	r3, r1
 800567a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800567c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800567e:	e619      	b.n	80052b4 <__ieee754_pow+0x330>
 8005680:	2300      	movs	r3, #0
 8005682:	4c04      	ldr	r4, [pc, #16]	; (8005694 <__ieee754_pow+0x710>)
 8005684:	e622      	b.n	80052cc <__ieee754_pow+0x348>
 8005686:	46c0      	nop			; (mov r8, r8)
 8005688:	7ff00000 	.word	0x7ff00000
 800568c:	43400000 	.word	0x43400000
 8005690:	fffffc01 	.word	0xfffffc01
 8005694:	3ff00000 	.word	0x3ff00000
 8005698:	0003988e 	.word	0x0003988e
 800569c:	000bb679 	.word	0x000bb679
 80056a0:	fff00000 	.word	0xfff00000
 80056a4:	080060a8 	.word	0x080060a8
 80056a8:	4a454eef 	.word	0x4a454eef
 80056ac:	3fca7e28 	.word	0x3fca7e28
 80056b0:	93c9db65 	.word	0x93c9db65
 80056b4:	3fcd864a 	.word	0x3fcd864a
 80056b8:	a91d4101 	.word	0xa91d4101
 80056bc:	3fd17460 	.word	0x3fd17460
 80056c0:	518f264d 	.word	0x518f264d
 80056c4:	3fd55555 	.word	0x3fd55555
 80056c8:	db6fabff 	.word	0xdb6fabff
 80056cc:	3fdb6db6 	.word	0x3fdb6db6
 80056d0:	33333303 	.word	0x33333303
 80056d4:	3fe33333 	.word	0x3fe33333
 80056d8:	40080000 	.word	0x40080000
 80056dc:	3feec709 	.word	0x3feec709
 80056e0:	dc3a03fd 	.word	0xdc3a03fd
 80056e4:	145b01f5 	.word	0x145b01f5
 80056e8:	be3e2fe0 	.word	0xbe3e2fe0
 80056ec:	080060c8 	.word	0x080060c8
 80056f0:	080060b8 	.word	0x080060b8
 80056f4:	4a90      	ldr	r2, [pc, #576]	; (8005938 <__ieee754_pow+0x9b4>)
 80056f6:	4b91      	ldr	r3, [pc, #580]	; (800593c <__ieee754_pow+0x9b8>)
 80056f8:	9804      	ldr	r0, [sp, #16]
 80056fa:	9905      	ldr	r1, [sp, #20]
 80056fc:	f7fa fdec 	bl	80002d8 <__aeabi_dadd>
 8005700:	0032      	movs	r2, r6
 8005702:	9002      	str	r0, [sp, #8]
 8005704:	9103      	str	r1, [sp, #12]
 8005706:	003b      	movs	r3, r7
 8005708:	0028      	movs	r0, r5
 800570a:	0021      	movs	r1, r4
 800570c:	f7fb ff8e 	bl	800162c <__aeabi_dsub>
 8005710:	0002      	movs	r2, r0
 8005712:	000b      	movs	r3, r1
 8005714:	9802      	ldr	r0, [sp, #8]
 8005716:	9903      	ldr	r1, [sp, #12]
 8005718:	f7fa fdac 	bl	8000274 <__aeabi_dcmpgt>
 800571c:	2800      	cmp	r0, #0
 800571e:	d000      	beq.n	8005722 <__ieee754_pow+0x79e>
 8005720:	e60f      	b.n	8005342 <__ieee754_pow+0x3be>
 8005722:	2100      	movs	r1, #0
 8005724:	4a86      	ldr	r2, [pc, #536]	; (8005940 <__ieee754_pow+0x9bc>)
 8005726:	0063      	lsls	r3, r4, #1
 8005728:	085b      	lsrs	r3, r3, #1
 800572a:	9102      	str	r1, [sp, #8]
 800572c:	4293      	cmp	r3, r2
 800572e:	dd25      	ble.n	800577c <__ieee754_pow+0x7f8>
 8005730:	4a84      	ldr	r2, [pc, #528]	; (8005944 <__ieee754_pow+0x9c0>)
 8005732:	151b      	asrs	r3, r3, #20
 8005734:	189b      	adds	r3, r3, r2
 8005736:	2280      	movs	r2, #128	; 0x80
 8005738:	0352      	lsls	r2, r2, #13
 800573a:	4694      	mov	ip, r2
 800573c:	411a      	asrs	r2, r3
 800573e:	1914      	adds	r4, r2, r4
 8005740:	4b81      	ldr	r3, [pc, #516]	; (8005948 <__ieee754_pow+0x9c4>)
 8005742:	0060      	lsls	r0, r4, #1
 8005744:	4d81      	ldr	r5, [pc, #516]	; (800594c <__ieee754_pow+0x9c8>)
 8005746:	0d40      	lsrs	r0, r0, #21
 8005748:	18c0      	adds	r0, r0, r3
 800574a:	4105      	asrs	r5, r0
 800574c:	0021      	movs	r1, r4
 800574e:	43a9      	bics	r1, r5
 8005750:	000b      	movs	r3, r1
 8005752:	4661      	mov	r1, ip
 8005754:	0324      	lsls	r4, r4, #12
 8005756:	0b24      	lsrs	r4, r4, #12
 8005758:	4321      	orrs	r1, r4
 800575a:	2414      	movs	r4, #20
 800575c:	1a20      	subs	r0, r4, r0
 800575e:	4101      	asrs	r1, r0
 8005760:	9102      	str	r1, [sp, #8]
 8005762:	9908      	ldr	r1, [sp, #32]
 8005764:	2200      	movs	r2, #0
 8005766:	2900      	cmp	r1, #0
 8005768:	da02      	bge.n	8005770 <__ieee754_pow+0x7ec>
 800576a:	9902      	ldr	r1, [sp, #8]
 800576c:	4249      	negs	r1, r1
 800576e:	9102      	str	r1, [sp, #8]
 8005770:	0030      	movs	r0, r6
 8005772:	0039      	movs	r1, r7
 8005774:	f7fb ff5a 	bl	800162c <__aeabi_dsub>
 8005778:	9006      	str	r0, [sp, #24]
 800577a:	9107      	str	r1, [sp, #28]
 800577c:	9a04      	ldr	r2, [sp, #16]
 800577e:	9b05      	ldr	r3, [sp, #20]
 8005780:	9806      	ldr	r0, [sp, #24]
 8005782:	9907      	ldr	r1, [sp, #28]
 8005784:	2600      	movs	r6, #0
 8005786:	f7fa fda7 	bl	80002d8 <__aeabi_dadd>
 800578a:	2200      	movs	r2, #0
 800578c:	0030      	movs	r0, r6
 800578e:	4b70      	ldr	r3, [pc, #448]	; (8005950 <__ieee754_pow+0x9cc>)
 8005790:	000f      	movs	r7, r1
 8005792:	f7fb fcdf 	bl	8001154 <__aeabi_dmul>
 8005796:	9a06      	ldr	r2, [sp, #24]
 8005798:	9b07      	ldr	r3, [sp, #28]
 800579a:	9008      	str	r0, [sp, #32]
 800579c:	9109      	str	r1, [sp, #36]	; 0x24
 800579e:	0030      	movs	r0, r6
 80057a0:	0039      	movs	r1, r7
 80057a2:	f7fb ff43 	bl	800162c <__aeabi_dsub>
 80057a6:	0002      	movs	r2, r0
 80057a8:	000b      	movs	r3, r1
 80057aa:	9804      	ldr	r0, [sp, #16]
 80057ac:	9905      	ldr	r1, [sp, #20]
 80057ae:	f7fb ff3d 	bl	800162c <__aeabi_dsub>
 80057b2:	4a68      	ldr	r2, [pc, #416]	; (8005954 <__ieee754_pow+0x9d0>)
 80057b4:	4b68      	ldr	r3, [pc, #416]	; (8005958 <__ieee754_pow+0x9d4>)
 80057b6:	f7fb fccd 	bl	8001154 <__aeabi_dmul>
 80057ba:	4a68      	ldr	r2, [pc, #416]	; (800595c <__ieee754_pow+0x9d8>)
 80057bc:	0004      	movs	r4, r0
 80057be:	000d      	movs	r5, r1
 80057c0:	0030      	movs	r0, r6
 80057c2:	0039      	movs	r1, r7
 80057c4:	4b66      	ldr	r3, [pc, #408]	; (8005960 <__ieee754_pow+0x9dc>)
 80057c6:	f7fb fcc5 	bl	8001154 <__aeabi_dmul>
 80057ca:	0002      	movs	r2, r0
 80057cc:	000b      	movs	r3, r1
 80057ce:	0020      	movs	r0, r4
 80057d0:	0029      	movs	r1, r5
 80057d2:	f7fa fd81 	bl	80002d8 <__aeabi_dadd>
 80057d6:	0004      	movs	r4, r0
 80057d8:	000d      	movs	r5, r1
 80057da:	0002      	movs	r2, r0
 80057dc:	000b      	movs	r3, r1
 80057de:	9808      	ldr	r0, [sp, #32]
 80057e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057e2:	f7fa fd79 	bl	80002d8 <__aeabi_dadd>
 80057e6:	9a08      	ldr	r2, [sp, #32]
 80057e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ea:	0006      	movs	r6, r0
 80057ec:	000f      	movs	r7, r1
 80057ee:	f7fb ff1d 	bl	800162c <__aeabi_dsub>
 80057f2:	0002      	movs	r2, r0
 80057f4:	000b      	movs	r3, r1
 80057f6:	0020      	movs	r0, r4
 80057f8:	0029      	movs	r1, r5
 80057fa:	f7fb ff17 	bl	800162c <__aeabi_dsub>
 80057fe:	0032      	movs	r2, r6
 8005800:	9004      	str	r0, [sp, #16]
 8005802:	9105      	str	r1, [sp, #20]
 8005804:	003b      	movs	r3, r7
 8005806:	0030      	movs	r0, r6
 8005808:	0039      	movs	r1, r7
 800580a:	f7fb fca3 	bl	8001154 <__aeabi_dmul>
 800580e:	0004      	movs	r4, r0
 8005810:	000d      	movs	r5, r1
 8005812:	4a54      	ldr	r2, [pc, #336]	; (8005964 <__ieee754_pow+0x9e0>)
 8005814:	4b54      	ldr	r3, [pc, #336]	; (8005968 <__ieee754_pow+0x9e4>)
 8005816:	f7fb fc9d 	bl	8001154 <__aeabi_dmul>
 800581a:	4a54      	ldr	r2, [pc, #336]	; (800596c <__ieee754_pow+0x9e8>)
 800581c:	4b54      	ldr	r3, [pc, #336]	; (8005970 <__ieee754_pow+0x9ec>)
 800581e:	f7fb ff05 	bl	800162c <__aeabi_dsub>
 8005822:	0022      	movs	r2, r4
 8005824:	002b      	movs	r3, r5
 8005826:	f7fb fc95 	bl	8001154 <__aeabi_dmul>
 800582a:	4a52      	ldr	r2, [pc, #328]	; (8005974 <__ieee754_pow+0x9f0>)
 800582c:	4b52      	ldr	r3, [pc, #328]	; (8005978 <__ieee754_pow+0x9f4>)
 800582e:	f7fa fd53 	bl	80002d8 <__aeabi_dadd>
 8005832:	0022      	movs	r2, r4
 8005834:	002b      	movs	r3, r5
 8005836:	f7fb fc8d 	bl	8001154 <__aeabi_dmul>
 800583a:	4a50      	ldr	r2, [pc, #320]	; (800597c <__ieee754_pow+0x9f8>)
 800583c:	4b50      	ldr	r3, [pc, #320]	; (8005980 <__ieee754_pow+0x9fc>)
 800583e:	f7fb fef5 	bl	800162c <__aeabi_dsub>
 8005842:	0022      	movs	r2, r4
 8005844:	002b      	movs	r3, r5
 8005846:	f7fb fc85 	bl	8001154 <__aeabi_dmul>
 800584a:	4a4e      	ldr	r2, [pc, #312]	; (8005984 <__ieee754_pow+0xa00>)
 800584c:	4b4e      	ldr	r3, [pc, #312]	; (8005988 <__ieee754_pow+0xa04>)
 800584e:	f7fa fd43 	bl	80002d8 <__aeabi_dadd>
 8005852:	0022      	movs	r2, r4
 8005854:	002b      	movs	r3, r5
 8005856:	f7fb fc7d 	bl	8001154 <__aeabi_dmul>
 800585a:	0002      	movs	r2, r0
 800585c:	000b      	movs	r3, r1
 800585e:	0030      	movs	r0, r6
 8005860:	0039      	movs	r1, r7
 8005862:	f7fb fee3 	bl	800162c <__aeabi_dsub>
 8005866:	0004      	movs	r4, r0
 8005868:	000d      	movs	r5, r1
 800586a:	0002      	movs	r2, r0
 800586c:	000b      	movs	r3, r1
 800586e:	0030      	movs	r0, r6
 8005870:	0039      	movs	r1, r7
 8005872:	f7fb fc6f 	bl	8001154 <__aeabi_dmul>
 8005876:	2380      	movs	r3, #128	; 0x80
 8005878:	9006      	str	r0, [sp, #24]
 800587a:	9107      	str	r1, [sp, #28]
 800587c:	2200      	movs	r2, #0
 800587e:	0020      	movs	r0, r4
 8005880:	0029      	movs	r1, r5
 8005882:	05db      	lsls	r3, r3, #23
 8005884:	f7fb fed2 	bl	800162c <__aeabi_dsub>
 8005888:	0002      	movs	r2, r0
 800588a:	000b      	movs	r3, r1
 800588c:	9806      	ldr	r0, [sp, #24]
 800588e:	9907      	ldr	r1, [sp, #28]
 8005890:	f7fb f85e 	bl	8000950 <__aeabi_ddiv>
 8005894:	9a04      	ldr	r2, [sp, #16]
 8005896:	9b05      	ldr	r3, [sp, #20]
 8005898:	0004      	movs	r4, r0
 800589a:	000d      	movs	r5, r1
 800589c:	0030      	movs	r0, r6
 800589e:	0039      	movs	r1, r7
 80058a0:	f7fb fc58 	bl	8001154 <__aeabi_dmul>
 80058a4:	9a04      	ldr	r2, [sp, #16]
 80058a6:	9b05      	ldr	r3, [sp, #20]
 80058a8:	f7fa fd16 	bl	80002d8 <__aeabi_dadd>
 80058ac:	0002      	movs	r2, r0
 80058ae:	000b      	movs	r3, r1
 80058b0:	0020      	movs	r0, r4
 80058b2:	0029      	movs	r1, r5
 80058b4:	f7fb feba 	bl	800162c <__aeabi_dsub>
 80058b8:	0032      	movs	r2, r6
 80058ba:	003b      	movs	r3, r7
 80058bc:	f7fb feb6 	bl	800162c <__aeabi_dsub>
 80058c0:	0002      	movs	r2, r0
 80058c2:	000b      	movs	r3, r1
 80058c4:	2000      	movs	r0, #0
 80058c6:	4931      	ldr	r1, [pc, #196]	; (800598c <__ieee754_pow+0xa08>)
 80058c8:	f7fb feb0 	bl	800162c <__aeabi_dsub>
 80058cc:	9b02      	ldr	r3, [sp, #8]
 80058ce:	051b      	lsls	r3, r3, #20
 80058d0:	185b      	adds	r3, r3, r1
 80058d2:	151a      	asrs	r2, r3, #20
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	dc25      	bgt.n	8005924 <__ieee754_pow+0x9a0>
 80058d8:	9a02      	ldr	r2, [sp, #8]
 80058da:	f000 f955 	bl	8005b88 <scalbn>
 80058de:	9a00      	ldr	r2, [sp, #0]
 80058e0:	9b01      	ldr	r3, [sp, #4]
 80058e2:	f7ff fc33 	bl	800514c <__ieee754_pow+0x1c8>
 80058e6:	4a2a      	ldr	r2, [pc, #168]	; (8005990 <__ieee754_pow+0xa0c>)
 80058e8:	004b      	lsls	r3, r1, #1
 80058ea:	085b      	lsrs	r3, r3, #1
 80058ec:	4293      	cmp	r3, r2
 80058ee:	dc00      	bgt.n	80058f2 <__ieee754_pow+0x96e>
 80058f0:	e717      	b.n	8005722 <__ieee754_pow+0x79e>
 80058f2:	4b28      	ldr	r3, [pc, #160]	; (8005994 <__ieee754_pow+0xa10>)
 80058f4:	18cb      	adds	r3, r1, r3
 80058f6:	4303      	orrs	r3, r0
 80058f8:	d008      	beq.n	800590c <__ieee754_pow+0x988>
 80058fa:	9800      	ldr	r0, [sp, #0]
 80058fc:	9901      	ldr	r1, [sp, #4]
 80058fe:	2300      	movs	r3, #0
 8005900:	2200      	movs	r2, #0
 8005902:	f7fa fca3 	bl	800024c <__aeabi_dcmplt>
 8005906:	1e43      	subs	r3, r0, #1
 8005908:	4198      	sbcs	r0, r3
 800590a:	e462      	b.n	80051d2 <__ieee754_pow+0x24e>
 800590c:	0032      	movs	r2, r6
 800590e:	003b      	movs	r3, r7
 8005910:	f7fb fe8c 	bl	800162c <__aeabi_dsub>
 8005914:	9a04      	ldr	r2, [sp, #16]
 8005916:	9b05      	ldr	r3, [sp, #20]
 8005918:	f7fa fcb6 	bl	8000288 <__aeabi_dcmpge>
 800591c:	2800      	cmp	r0, #0
 800591e:	d100      	bne.n	8005922 <__ieee754_pow+0x99e>
 8005920:	e6ff      	b.n	8005722 <__ieee754_pow+0x79e>
 8005922:	e7ea      	b.n	80058fa <__ieee754_pow+0x976>
 8005924:	0019      	movs	r1, r3
 8005926:	e7da      	b.n	80058de <__ieee754_pow+0x95a>
 8005928:	2300      	movs	r3, #0
 800592a:	4c18      	ldr	r4, [pc, #96]	; (800598c <__ieee754_pow+0xa08>)
 800592c:	f7ff fbf1 	bl	8005112 <__ieee754_pow+0x18e>
 8005930:	2300      	movs	r3, #0
 8005932:	2400      	movs	r4, #0
 8005934:	f7ff fbed 	bl	8005112 <__ieee754_pow+0x18e>
 8005938:	652b82fe 	.word	0x652b82fe
 800593c:	3c971547 	.word	0x3c971547
 8005940:	3fe00000 	.word	0x3fe00000
 8005944:	fffffc02 	.word	0xfffffc02
 8005948:	fffffc01 	.word	0xfffffc01
 800594c:	000fffff 	.word	0x000fffff
 8005950:	3fe62e43 	.word	0x3fe62e43
 8005954:	fefa39ef 	.word	0xfefa39ef
 8005958:	3fe62e42 	.word	0x3fe62e42
 800595c:	0ca86c39 	.word	0x0ca86c39
 8005960:	be205c61 	.word	0xbe205c61
 8005964:	72bea4d0 	.word	0x72bea4d0
 8005968:	3e663769 	.word	0x3e663769
 800596c:	c5d26bf1 	.word	0xc5d26bf1
 8005970:	3ebbbd41 	.word	0x3ebbbd41
 8005974:	af25de2c 	.word	0xaf25de2c
 8005978:	3f11566a 	.word	0x3f11566a
 800597c:	16bebd93 	.word	0x16bebd93
 8005980:	3f66c16c 	.word	0x3f66c16c
 8005984:	5555553e 	.word	0x5555553e
 8005988:	3fc55555 	.word	0x3fc55555
 800598c:	3ff00000 	.word	0x3ff00000
 8005990:	4090cbff 	.word	0x4090cbff
 8005994:	3f6f3400 	.word	0x3f6f3400

08005998 <__ieee754_sqrt>:
 8005998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800599a:	000b      	movs	r3, r1
 800599c:	000c      	movs	r4, r1
 800599e:	4956      	ldr	r1, [pc, #344]	; (8005af8 <__ieee754_sqrt+0x160>)
 80059a0:	0005      	movs	r5, r0
 80059a2:	0002      	movs	r2, r0
 80059a4:	0008      	movs	r0, r1
 80059a6:	b085      	sub	sp, #20
 80059a8:	4020      	ands	r0, r4
 80059aa:	4288      	cmp	r0, r1
 80059ac:	d10f      	bne.n	80059ce <__ieee754_sqrt+0x36>
 80059ae:	0028      	movs	r0, r5
 80059b0:	0021      	movs	r1, r4
 80059b2:	f7fb fbcf 	bl	8001154 <__aeabi_dmul>
 80059b6:	0002      	movs	r2, r0
 80059b8:	000b      	movs	r3, r1
 80059ba:	0028      	movs	r0, r5
 80059bc:	0021      	movs	r1, r4
 80059be:	f7fa fc8b 	bl	80002d8 <__aeabi_dadd>
 80059c2:	0005      	movs	r5, r0
 80059c4:	000c      	movs	r4, r1
 80059c6:	0028      	movs	r0, r5
 80059c8:	0021      	movs	r1, r4
 80059ca:	b005      	add	sp, #20
 80059cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ce:	2c00      	cmp	r4, #0
 80059d0:	dc10      	bgt.n	80059f4 <__ieee754_sqrt+0x5c>
 80059d2:	0061      	lsls	r1, r4, #1
 80059d4:	0849      	lsrs	r1, r1, #1
 80059d6:	4329      	orrs	r1, r5
 80059d8:	d0f5      	beq.n	80059c6 <__ieee754_sqrt+0x2e>
 80059da:	2100      	movs	r1, #0
 80059dc:	428c      	cmp	r4, r1
 80059de:	d100      	bne.n	80059e2 <__ieee754_sqrt+0x4a>
 80059e0:	e080      	b.n	8005ae4 <__ieee754_sqrt+0x14c>
 80059e2:	0028      	movs	r0, r5
 80059e4:	0021      	movs	r1, r4
 80059e6:	f7fb fe21 	bl	800162c <__aeabi_dsub>
 80059ea:	0002      	movs	r2, r0
 80059ec:	000b      	movs	r3, r1
 80059ee:	f7fa ffaf 	bl	8000950 <__aeabi_ddiv>
 80059f2:	e7e6      	b.n	80059c2 <__ieee754_sqrt+0x2a>
 80059f4:	1521      	asrs	r1, r4, #20
 80059f6:	d075      	beq.n	8005ae4 <__ieee754_sqrt+0x14c>
 80059f8:	4840      	ldr	r0, [pc, #256]	; (8005afc <__ieee754_sqrt+0x164>)
 80059fa:	031b      	lsls	r3, r3, #12
 80059fc:	180c      	adds	r4, r1, r0
 80059fe:	2080      	movs	r0, #128	; 0x80
 8005a00:	0b1b      	lsrs	r3, r3, #12
 8005a02:	0340      	lsls	r0, r0, #13
 8005a04:	4303      	orrs	r3, r0
 8005a06:	07c9      	lsls	r1, r1, #31
 8005a08:	d403      	bmi.n	8005a12 <__ieee754_sqrt+0x7a>
 8005a0a:	0fd1      	lsrs	r1, r2, #31
 8005a0c:	005b      	lsls	r3, r3, #1
 8005a0e:	185b      	adds	r3, r3, r1
 8005a10:	0052      	lsls	r2, r2, #1
 8005a12:	1061      	asrs	r1, r4, #1
 8005a14:	2400      	movs	r4, #0
 8005a16:	9103      	str	r1, [sp, #12]
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	0fd1      	lsrs	r1, r2, #31
 8005a1c:	185b      	adds	r3, r3, r1
 8005a1e:	2180      	movs	r1, #128	; 0x80
 8005a20:	2516      	movs	r5, #22
 8005a22:	0020      	movs	r0, r4
 8005a24:	0052      	lsls	r2, r2, #1
 8005a26:	0389      	lsls	r1, r1, #14
 8005a28:	1846      	adds	r6, r0, r1
 8005a2a:	429e      	cmp	r6, r3
 8005a2c:	dc02      	bgt.n	8005a34 <__ieee754_sqrt+0x9c>
 8005a2e:	1870      	adds	r0, r6, r1
 8005a30:	1b9b      	subs	r3, r3, r6
 8005a32:	1864      	adds	r4, r4, r1
 8005a34:	0fd6      	lsrs	r6, r2, #31
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	3d01      	subs	r5, #1
 8005a3a:	18f3      	adds	r3, r6, r3
 8005a3c:	0052      	lsls	r2, r2, #1
 8005a3e:	0849      	lsrs	r1, r1, #1
 8005a40:	2d00      	cmp	r5, #0
 8005a42:	d1f1      	bne.n	8005a28 <__ieee754_sqrt+0x90>
 8005a44:	2620      	movs	r6, #32
 8005a46:	2780      	movs	r7, #128	; 0x80
 8005a48:	0029      	movs	r1, r5
 8005a4a:	9601      	str	r6, [sp, #4]
 8005a4c:	063f      	lsls	r7, r7, #24
 8005a4e:	197e      	adds	r6, r7, r5
 8005a50:	46b4      	mov	ip, r6
 8005a52:	4283      	cmp	r3, r0
 8005a54:	dc02      	bgt.n	8005a5c <__ieee754_sqrt+0xc4>
 8005a56:	d114      	bne.n	8005a82 <__ieee754_sqrt+0xea>
 8005a58:	4296      	cmp	r6, r2
 8005a5a:	d812      	bhi.n	8005a82 <__ieee754_sqrt+0xea>
 8005a5c:	4665      	mov	r5, ip
 8005a5e:	4666      	mov	r6, ip
 8005a60:	19ed      	adds	r5, r5, r7
 8005a62:	9002      	str	r0, [sp, #8]
 8005a64:	2e00      	cmp	r6, #0
 8005a66:	da03      	bge.n	8005a70 <__ieee754_sqrt+0xd8>
 8005a68:	43ee      	mvns	r6, r5
 8005a6a:	0ff6      	lsrs	r6, r6, #31
 8005a6c:	1986      	adds	r6, r0, r6
 8005a6e:	9602      	str	r6, [sp, #8]
 8005a70:	1a1b      	subs	r3, r3, r0
 8005a72:	4562      	cmp	r2, ip
 8005a74:	4180      	sbcs	r0, r0
 8005a76:	4240      	negs	r0, r0
 8005a78:	1a1b      	subs	r3, r3, r0
 8005a7a:	4660      	mov	r0, ip
 8005a7c:	1a12      	subs	r2, r2, r0
 8005a7e:	9802      	ldr	r0, [sp, #8]
 8005a80:	19c9      	adds	r1, r1, r7
 8005a82:	0fd6      	lsrs	r6, r2, #31
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	199b      	adds	r3, r3, r6
 8005a88:	9e01      	ldr	r6, [sp, #4]
 8005a8a:	0052      	lsls	r2, r2, #1
 8005a8c:	3e01      	subs	r6, #1
 8005a8e:	087f      	lsrs	r7, r7, #1
 8005a90:	9601      	str	r6, [sp, #4]
 8005a92:	2e00      	cmp	r6, #0
 8005a94:	d1db      	bne.n	8005a4e <__ieee754_sqrt+0xb6>
 8005a96:	4313      	orrs	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <__ieee754_sqrt+0x10a>
 8005a9a:	1c4b      	adds	r3, r1, #1
 8005a9c:	d127      	bne.n	8005aee <__ieee754_sqrt+0x156>
 8005a9e:	0031      	movs	r1, r6
 8005aa0:	3401      	adds	r4, #1
 8005aa2:	4b17      	ldr	r3, [pc, #92]	; (8005b00 <__ieee754_sqrt+0x168>)
 8005aa4:	1060      	asrs	r0, r4, #1
 8005aa6:	18c0      	adds	r0, r0, r3
 8005aa8:	0849      	lsrs	r1, r1, #1
 8005aaa:	07e3      	lsls	r3, r4, #31
 8005aac:	d502      	bpl.n	8005ab4 <__ieee754_sqrt+0x11c>
 8005aae:	2380      	movs	r3, #128	; 0x80
 8005ab0:	061b      	lsls	r3, r3, #24
 8005ab2:	4319      	orrs	r1, r3
 8005ab4:	9b03      	ldr	r3, [sp, #12]
 8005ab6:	000d      	movs	r5, r1
 8005ab8:	051c      	lsls	r4, r3, #20
 8005aba:	1823      	adds	r3, r4, r0
 8005abc:	001c      	movs	r4, r3
 8005abe:	e782      	b.n	80059c6 <__ieee754_sqrt+0x2e>
 8005ac0:	0ad3      	lsrs	r3, r2, #11
 8005ac2:	3815      	subs	r0, #21
 8005ac4:	0552      	lsls	r2, r2, #21
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0fa      	beq.n	8005ac0 <__ieee754_sqrt+0x128>
 8005aca:	2480      	movs	r4, #128	; 0x80
 8005acc:	0364      	lsls	r4, r4, #13
 8005ace:	4223      	tst	r3, r4
 8005ad0:	d00a      	beq.n	8005ae8 <__ieee754_sqrt+0x150>
 8005ad2:	2420      	movs	r4, #32
 8005ad4:	0016      	movs	r6, r2
 8005ad6:	1a64      	subs	r4, r4, r1
 8005ad8:	40e6      	lsrs	r6, r4
 8005ada:	1e4d      	subs	r5, r1, #1
 8005adc:	408a      	lsls	r2, r1
 8005ade:	4333      	orrs	r3, r6
 8005ae0:	1b41      	subs	r1, r0, r5
 8005ae2:	e789      	b.n	80059f8 <__ieee754_sqrt+0x60>
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	e7ee      	b.n	8005ac6 <__ieee754_sqrt+0x12e>
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	3101      	adds	r1, #1
 8005aec:	e7ef      	b.n	8005ace <__ieee754_sqrt+0x136>
 8005aee:	2301      	movs	r3, #1
 8005af0:	3101      	adds	r1, #1
 8005af2:	4399      	bics	r1, r3
 8005af4:	e7d5      	b.n	8005aa2 <__ieee754_sqrt+0x10a>
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	7ff00000 	.word	0x7ff00000
 8005afc:	fffffc01 	.word	0xfffffc01
 8005b00:	3fe00000 	.word	0x3fe00000

08005b04 <with_errno>:
 8005b04:	b570      	push	{r4, r5, r6, lr}
 8005b06:	000d      	movs	r5, r1
 8005b08:	0016      	movs	r6, r2
 8005b0a:	0004      	movs	r4, r0
 8005b0c:	f7ff f858 	bl	8004bc0 <__errno>
 8005b10:	0029      	movs	r1, r5
 8005b12:	6006      	str	r6, [r0, #0]
 8005b14:	0020      	movs	r0, r4
 8005b16:	bd70      	pop	{r4, r5, r6, pc}

08005b18 <xflow>:
 8005b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b1a:	0015      	movs	r5, r2
 8005b1c:	001c      	movs	r4, r3
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d010      	beq.n	8005b44 <xflow+0x2c>
 8005b22:	2380      	movs	r3, #128	; 0x80
 8005b24:	0010      	movs	r0, r2
 8005b26:	061b      	lsls	r3, r3, #24
 8005b28:	18e1      	adds	r1, r4, r3
 8005b2a:	9000      	str	r0, [sp, #0]
 8005b2c:	9101      	str	r1, [sp, #4]
 8005b2e:	9a00      	ldr	r2, [sp, #0]
 8005b30:	9b01      	ldr	r3, [sp, #4]
 8005b32:	0028      	movs	r0, r5
 8005b34:	0021      	movs	r1, r4
 8005b36:	f7fb fb0d 	bl	8001154 <__aeabi_dmul>
 8005b3a:	2222      	movs	r2, #34	; 0x22
 8005b3c:	f7ff ffe2 	bl	8005b04 <with_errno>
 8005b40:	b003      	add	sp, #12
 8005b42:	bd30      	pop	{r4, r5, pc}
 8005b44:	0010      	movs	r0, r2
 8005b46:	0019      	movs	r1, r3
 8005b48:	e7ef      	b.n	8005b2a <xflow+0x12>

08005b4a <__math_uflow>:
 8005b4a:	2380      	movs	r3, #128	; 0x80
 8005b4c:	b510      	push	{r4, lr}
 8005b4e:	2200      	movs	r2, #0
 8005b50:	055b      	lsls	r3, r3, #21
 8005b52:	f7ff ffe1 	bl	8005b18 <xflow>
 8005b56:	bd10      	pop	{r4, pc}

08005b58 <__math_oflow>:
 8005b58:	23e0      	movs	r3, #224	; 0xe0
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	05db      	lsls	r3, r3, #23
 8005b60:	f7ff ffda 	bl	8005b18 <xflow>
 8005b64:	bd10      	pop	{r4, pc}

08005b66 <fabs>:
 8005b66:	004b      	lsls	r3, r1, #1
 8005b68:	0859      	lsrs	r1, r3, #1
 8005b6a:	4770      	bx	lr

08005b6c <finite>:
 8005b6c:	4b02      	ldr	r3, [pc, #8]	; (8005b78 <finite+0xc>)
 8005b6e:	0048      	lsls	r0, r1, #1
 8005b70:	0840      	lsrs	r0, r0, #1
 8005b72:	18c0      	adds	r0, r0, r3
 8005b74:	0fc0      	lsrs	r0, r0, #31
 8005b76:	4770      	bx	lr
 8005b78:	80100000 	.word	0x80100000

08005b7c <nan>:
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	4901      	ldr	r1, [pc, #4]	; (8005b84 <nan+0x8>)
 8005b80:	4770      	bx	lr
 8005b82:	46c0      	nop			; (mov r8, r8)
 8005b84:	7ff80000 	.word	0x7ff80000

08005b88 <scalbn>:
 8005b88:	004b      	lsls	r3, r1, #1
 8005b8a:	b570      	push	{r4, r5, r6, lr}
 8005b8c:	0d5b      	lsrs	r3, r3, #21
 8005b8e:	0014      	movs	r4, r2
 8005b90:	000a      	movs	r2, r1
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10d      	bne.n	8005bb2 <scalbn+0x2a>
 8005b96:	004b      	lsls	r3, r1, #1
 8005b98:	085b      	lsrs	r3, r3, #1
 8005b9a:	4303      	orrs	r3, r0
 8005b9c:	d010      	beq.n	8005bc0 <scalbn+0x38>
 8005b9e:	4b27      	ldr	r3, [pc, #156]	; (8005c3c <scalbn+0xb4>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f7fb fad7 	bl	8001154 <__aeabi_dmul>
 8005ba6:	4b26      	ldr	r3, [pc, #152]	; (8005c40 <scalbn+0xb8>)
 8005ba8:	429c      	cmp	r4, r3
 8005baa:	da0a      	bge.n	8005bc2 <scalbn+0x3a>
 8005bac:	4a25      	ldr	r2, [pc, #148]	; (8005c44 <scalbn+0xbc>)
 8005bae:	4b26      	ldr	r3, [pc, #152]	; (8005c48 <scalbn+0xc0>)
 8005bb0:	e019      	b.n	8005be6 <scalbn+0x5e>
 8005bb2:	4d26      	ldr	r5, [pc, #152]	; (8005c4c <scalbn+0xc4>)
 8005bb4:	42ab      	cmp	r3, r5
 8005bb6:	d108      	bne.n	8005bca <scalbn+0x42>
 8005bb8:	0002      	movs	r2, r0
 8005bba:	000b      	movs	r3, r1
 8005bbc:	f7fa fb8c 	bl	80002d8 <__aeabi_dadd>
 8005bc0:	bd70      	pop	{r4, r5, r6, pc}
 8005bc2:	000a      	movs	r2, r1
 8005bc4:	004b      	lsls	r3, r1, #1
 8005bc6:	0d5b      	lsrs	r3, r3, #21
 8005bc8:	3b36      	subs	r3, #54	; 0x36
 8005bca:	4d21      	ldr	r5, [pc, #132]	; (8005c50 <scalbn+0xc8>)
 8005bcc:	18e3      	adds	r3, r4, r3
 8005bce:	42ab      	cmp	r3, r5
 8005bd0:	dd0c      	ble.n	8005bec <scalbn+0x64>
 8005bd2:	4c20      	ldr	r4, [pc, #128]	; (8005c54 <scalbn+0xcc>)
 8005bd4:	4d20      	ldr	r5, [pc, #128]	; (8005c58 <scalbn+0xd0>)
 8005bd6:	2900      	cmp	r1, #0
 8005bd8:	da01      	bge.n	8005bde <scalbn+0x56>
 8005bda:	4c1e      	ldr	r4, [pc, #120]	; (8005c54 <scalbn+0xcc>)
 8005bdc:	4d1f      	ldr	r5, [pc, #124]	; (8005c5c <scalbn+0xd4>)
 8005bde:	0020      	movs	r0, r4
 8005be0:	0029      	movs	r1, r5
 8005be2:	4a1c      	ldr	r2, [pc, #112]	; (8005c54 <scalbn+0xcc>)
 8005be4:	4b1c      	ldr	r3, [pc, #112]	; (8005c58 <scalbn+0xd0>)
 8005be6:	f7fb fab5 	bl	8001154 <__aeabi_dmul>
 8005bea:	e7e9      	b.n	8005bc0 <scalbn+0x38>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	dd05      	ble.n	8005bfc <scalbn+0x74>
 8005bf0:	4c1b      	ldr	r4, [pc, #108]	; (8005c60 <scalbn+0xd8>)
 8005bf2:	051b      	lsls	r3, r3, #20
 8005bf4:	4022      	ands	r2, r4
 8005bf6:	431a      	orrs	r2, r3
 8005bf8:	0011      	movs	r1, r2
 8005bfa:	e7e1      	b.n	8005bc0 <scalbn+0x38>
 8005bfc:	001d      	movs	r5, r3
 8005bfe:	3535      	adds	r5, #53	; 0x35
 8005c00:	da13      	bge.n	8005c2a <scalbn+0xa2>
 8005c02:	4a18      	ldr	r2, [pc, #96]	; (8005c64 <scalbn+0xdc>)
 8005c04:	0fcb      	lsrs	r3, r1, #31
 8005c06:	4294      	cmp	r4, r2
 8005c08:	dd08      	ble.n	8005c1c <scalbn+0x94>
 8005c0a:	4812      	ldr	r0, [pc, #72]	; (8005c54 <scalbn+0xcc>)
 8005c0c:	4912      	ldr	r1, [pc, #72]	; (8005c58 <scalbn+0xd0>)
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <scalbn+0x8e>
 8005c12:	4810      	ldr	r0, [pc, #64]	; (8005c54 <scalbn+0xcc>)
 8005c14:	4911      	ldr	r1, [pc, #68]	; (8005c5c <scalbn+0xd4>)
 8005c16:	4a0f      	ldr	r2, [pc, #60]	; (8005c54 <scalbn+0xcc>)
 8005c18:	4b0f      	ldr	r3, [pc, #60]	; (8005c58 <scalbn+0xd0>)
 8005c1a:	e7e4      	b.n	8005be6 <scalbn+0x5e>
 8005c1c:	4809      	ldr	r0, [pc, #36]	; (8005c44 <scalbn+0xbc>)
 8005c1e:	490a      	ldr	r1, [pc, #40]	; (8005c48 <scalbn+0xc0>)
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0c3      	beq.n	8005bac <scalbn+0x24>
 8005c24:	4807      	ldr	r0, [pc, #28]	; (8005c44 <scalbn+0xbc>)
 8005c26:	4910      	ldr	r1, [pc, #64]	; (8005c68 <scalbn+0xe0>)
 8005c28:	e7c0      	b.n	8005bac <scalbn+0x24>
 8005c2a:	4c0d      	ldr	r4, [pc, #52]	; (8005c60 <scalbn+0xd8>)
 8005c2c:	3336      	adds	r3, #54	; 0x36
 8005c2e:	4022      	ands	r2, r4
 8005c30:	051b      	lsls	r3, r3, #20
 8005c32:	4313      	orrs	r3, r2
 8005c34:	0019      	movs	r1, r3
 8005c36:	2200      	movs	r2, #0
 8005c38:	4b0c      	ldr	r3, [pc, #48]	; (8005c6c <scalbn+0xe4>)
 8005c3a:	e7d4      	b.n	8005be6 <scalbn+0x5e>
 8005c3c:	43500000 	.word	0x43500000
 8005c40:	ffff3cb0 	.word	0xffff3cb0
 8005c44:	c2f8f359 	.word	0xc2f8f359
 8005c48:	01a56e1f 	.word	0x01a56e1f
 8005c4c:	000007ff 	.word	0x000007ff
 8005c50:	000007fe 	.word	0x000007fe
 8005c54:	8800759c 	.word	0x8800759c
 8005c58:	7e37e43c 	.word	0x7e37e43c
 8005c5c:	fe37e43c 	.word	0xfe37e43c
 8005c60:	800fffff 	.word	0x800fffff
 8005c64:	0000c350 	.word	0x0000c350
 8005c68:	81a56e1f 	.word	0x81a56e1f
 8005c6c:	3c900000 	.word	0x3c900000

08005c70 <__ieee754_log>:
 8005c70:	2280      	movs	r2, #128	; 0x80
 8005c72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c74:	000b      	movs	r3, r1
 8005c76:	b08d      	sub	sp, #52	; 0x34
 8005c78:	0352      	lsls	r2, r2, #13
 8005c7a:	4291      	cmp	r1, r2
 8005c7c:	da22      	bge.n	8005cc4 <__ieee754_log+0x54>
 8005c7e:	004a      	lsls	r2, r1, #1
 8005c80:	0852      	lsrs	r2, r2, #1
 8005c82:	4302      	orrs	r2, r0
 8005c84:	d107      	bne.n	8005c96 <__ieee754_log+0x26>
 8005c86:	2200      	movs	r2, #0
 8005c88:	2300      	movs	r3, #0
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	49b3      	ldr	r1, [pc, #716]	; (8005f5c <__ieee754_log+0x2ec>)
 8005c8e:	f7fa fe5f 	bl	8000950 <__aeabi_ddiv>
 8005c92:	b00d      	add	sp, #52	; 0x34
 8005c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c96:	2900      	cmp	r1, #0
 8005c98:	da05      	bge.n	8005ca6 <__ieee754_log+0x36>
 8005c9a:	0002      	movs	r2, r0
 8005c9c:	f7fb fcc6 	bl	800162c <__aeabi_dsub>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	e7f3      	b.n	8005c8e <__ieee754_log+0x1e>
 8005ca6:	4bae      	ldr	r3, [pc, #696]	; (8005f60 <__ieee754_log+0x2f0>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f7fb fa53 	bl	8001154 <__aeabi_dmul>
 8005cae:	2436      	movs	r4, #54	; 0x36
 8005cb0:	000b      	movs	r3, r1
 8005cb2:	4264      	negs	r4, r4
 8005cb4:	4aab      	ldr	r2, [pc, #684]	; (8005f64 <__ieee754_log+0x2f4>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	dd06      	ble.n	8005cc8 <__ieee754_log+0x58>
 8005cba:	0002      	movs	r2, r0
 8005cbc:	000b      	movs	r3, r1
 8005cbe:	f7fa fb0b 	bl	80002d8 <__aeabi_dadd>
 8005cc2:	e7e6      	b.n	8005c92 <__ieee754_log+0x22>
 8005cc4:	2400      	movs	r4, #0
 8005cc6:	e7f5      	b.n	8005cb4 <__ieee754_log+0x44>
 8005cc8:	4da7      	ldr	r5, [pc, #668]	; (8005f68 <__ieee754_log+0x2f8>)
 8005cca:	151a      	asrs	r2, r3, #20
 8005ccc:	1952      	adds	r2, r2, r5
 8005cce:	1912      	adds	r2, r2, r4
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	4ca6      	ldr	r4, [pc, #664]	; (8005f6c <__ieee754_log+0x2fc>)
 8005cd4:	0b1b      	lsrs	r3, r3, #12
 8005cd6:	9302      	str	r3, [sp, #8]
 8005cd8:	191c      	adds	r4, r3, r4
 8005cda:	2380      	movs	r3, #128	; 0x80
 8005cdc:	035b      	lsls	r3, r3, #13
 8005cde:	4023      	ands	r3, r4
 8005ce0:	4ca3      	ldr	r4, [pc, #652]	; (8005f70 <__ieee754_log+0x300>)
 8005ce2:	9d02      	ldr	r5, [sp, #8]
 8005ce4:	405c      	eors	r4, r3
 8005ce6:	151b      	asrs	r3, r3, #20
 8005ce8:	189b      	adds	r3, r3, r2
 8005cea:	4325      	orrs	r5, r4
 8005cec:	2200      	movs	r2, #0
 8005cee:	9300      	str	r3, [sp, #0]
 8005cf0:	0029      	movs	r1, r5
 8005cf2:	4b9f      	ldr	r3, [pc, #636]	; (8005f70 <__ieee754_log+0x300>)
 8005cf4:	f7fb fc9a 	bl	800162c <__aeabi_dsub>
 8005cf8:	9b02      	ldr	r3, [sp, #8]
 8005cfa:	0006      	movs	r6, r0
 8005cfc:	3302      	adds	r3, #2
 8005cfe:	031b      	lsls	r3, r3, #12
 8005d00:	000f      	movs	r7, r1
 8005d02:	2200      	movs	r2, #0
 8005d04:	0b1b      	lsrs	r3, r3, #12
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	dc64      	bgt.n	8005dd4 <__ieee754_log+0x164>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	f7fa fa98 	bl	8000240 <__aeabi_dcmpeq>
 8005d10:	2800      	cmp	r0, #0
 8005d12:	d019      	beq.n	8005d48 <__ieee754_log+0xd8>
 8005d14:	9b00      	ldr	r3, [sp, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d100      	bne.n	8005d1c <__ieee754_log+0xac>
 8005d1a:	e11c      	b.n	8005f56 <__ieee754_log+0x2e6>
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	f7fc f86b 	bl	8001df8 <__aeabi_i2d>
 8005d22:	4a94      	ldr	r2, [pc, #592]	; (8005f74 <__ieee754_log+0x304>)
 8005d24:	4b94      	ldr	r3, [pc, #592]	; (8005f78 <__ieee754_log+0x308>)
 8005d26:	0004      	movs	r4, r0
 8005d28:	000d      	movs	r5, r1
 8005d2a:	f7fb fa13 	bl	8001154 <__aeabi_dmul>
 8005d2e:	4a93      	ldr	r2, [pc, #588]	; (8005f7c <__ieee754_log+0x30c>)
 8005d30:	0006      	movs	r6, r0
 8005d32:	000f      	movs	r7, r1
 8005d34:	4b92      	ldr	r3, [pc, #584]	; (8005f80 <__ieee754_log+0x310>)
 8005d36:	0020      	movs	r0, r4
 8005d38:	0029      	movs	r1, r5
 8005d3a:	f7fb fa0b 	bl	8001154 <__aeabi_dmul>
 8005d3e:	0002      	movs	r2, r0
 8005d40:	000b      	movs	r3, r1
 8005d42:	0030      	movs	r0, r6
 8005d44:	0039      	movs	r1, r7
 8005d46:	e7ba      	b.n	8005cbe <__ieee754_log+0x4e>
 8005d48:	4a8e      	ldr	r2, [pc, #568]	; (8005f84 <__ieee754_log+0x314>)
 8005d4a:	4b8f      	ldr	r3, [pc, #572]	; (8005f88 <__ieee754_log+0x318>)
 8005d4c:	0030      	movs	r0, r6
 8005d4e:	0039      	movs	r1, r7
 8005d50:	f7fb fa00 	bl	8001154 <__aeabi_dmul>
 8005d54:	0002      	movs	r2, r0
 8005d56:	000b      	movs	r3, r1
 8005d58:	2000      	movs	r0, #0
 8005d5a:	498c      	ldr	r1, [pc, #560]	; (8005f8c <__ieee754_log+0x31c>)
 8005d5c:	f7fb fc66 	bl	800162c <__aeabi_dsub>
 8005d60:	0032      	movs	r2, r6
 8005d62:	0004      	movs	r4, r0
 8005d64:	000d      	movs	r5, r1
 8005d66:	003b      	movs	r3, r7
 8005d68:	0030      	movs	r0, r6
 8005d6a:	0039      	movs	r1, r7
 8005d6c:	f7fb f9f2 	bl	8001154 <__aeabi_dmul>
 8005d70:	000b      	movs	r3, r1
 8005d72:	0002      	movs	r2, r0
 8005d74:	0029      	movs	r1, r5
 8005d76:	0020      	movs	r0, r4
 8005d78:	f7fb f9ec 	bl	8001154 <__aeabi_dmul>
 8005d7c:	9b00      	ldr	r3, [sp, #0]
 8005d7e:	9002      	str	r0, [sp, #8]
 8005d80:	9103      	str	r1, [sp, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <__ieee754_log+0x124>
 8005d86:	0002      	movs	r2, r0
 8005d88:	000b      	movs	r3, r1
 8005d8a:	0030      	movs	r0, r6
 8005d8c:	0039      	movs	r1, r7
 8005d8e:	f7fb fc4d 	bl	800162c <__aeabi_dsub>
 8005d92:	e77e      	b.n	8005c92 <__ieee754_log+0x22>
 8005d94:	9800      	ldr	r0, [sp, #0]
 8005d96:	f7fc f82f 	bl	8001df8 <__aeabi_i2d>
 8005d9a:	4a76      	ldr	r2, [pc, #472]	; (8005f74 <__ieee754_log+0x304>)
 8005d9c:	4b76      	ldr	r3, [pc, #472]	; (8005f78 <__ieee754_log+0x308>)
 8005d9e:	0004      	movs	r4, r0
 8005da0:	000d      	movs	r5, r1
 8005da2:	f7fb f9d7 	bl	8001154 <__aeabi_dmul>
 8005da6:	4a75      	ldr	r2, [pc, #468]	; (8005f7c <__ieee754_log+0x30c>)
 8005da8:	9000      	str	r0, [sp, #0]
 8005daa:	9101      	str	r1, [sp, #4]
 8005dac:	4b74      	ldr	r3, [pc, #464]	; (8005f80 <__ieee754_log+0x310>)
 8005dae:	0020      	movs	r0, r4
 8005db0:	0029      	movs	r1, r5
 8005db2:	f7fb f9cf 	bl	8001154 <__aeabi_dmul>
 8005db6:	0002      	movs	r2, r0
 8005db8:	000b      	movs	r3, r1
 8005dba:	9802      	ldr	r0, [sp, #8]
 8005dbc:	9903      	ldr	r1, [sp, #12]
 8005dbe:	f7fb fc35 	bl	800162c <__aeabi_dsub>
 8005dc2:	0032      	movs	r2, r6
 8005dc4:	003b      	movs	r3, r7
 8005dc6:	f7fb fc31 	bl	800162c <__aeabi_dsub>
 8005dca:	0002      	movs	r2, r0
 8005dcc:	000b      	movs	r3, r1
 8005dce:	9800      	ldr	r0, [sp, #0]
 8005dd0:	9901      	ldr	r1, [sp, #4]
 8005dd2:	e7dc      	b.n	8005d8e <__ieee754_log+0x11e>
 8005dd4:	2380      	movs	r3, #128	; 0x80
 8005dd6:	05db      	lsls	r3, r3, #23
 8005dd8:	f7fa fa7e 	bl	80002d8 <__aeabi_dadd>
 8005ddc:	0002      	movs	r2, r0
 8005dde:	000b      	movs	r3, r1
 8005de0:	0030      	movs	r0, r6
 8005de2:	0039      	movs	r1, r7
 8005de4:	f7fa fdb4 	bl	8000950 <__aeabi_ddiv>
 8005de8:	9004      	str	r0, [sp, #16]
 8005dea:	9105      	str	r1, [sp, #20]
 8005dec:	9800      	ldr	r0, [sp, #0]
 8005dee:	f7fc f803 	bl	8001df8 <__aeabi_i2d>
 8005df2:	9a04      	ldr	r2, [sp, #16]
 8005df4:	9b05      	ldr	r3, [sp, #20]
 8005df6:	9006      	str	r0, [sp, #24]
 8005df8:	9107      	str	r1, [sp, #28]
 8005dfa:	0010      	movs	r0, r2
 8005dfc:	0019      	movs	r1, r3
 8005dfe:	f7fb f9a9 	bl	8001154 <__aeabi_dmul>
 8005e02:	4a63      	ldr	r2, [pc, #396]	; (8005f90 <__ieee754_log+0x320>)
 8005e04:	9b02      	ldr	r3, [sp, #8]
 8005e06:	4694      	mov	ip, r2
 8005e08:	4463      	add	r3, ip
 8005e0a:	0002      	movs	r2, r0
 8005e0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e0e:	000b      	movs	r3, r1
 8005e10:	9008      	str	r0, [sp, #32]
 8005e12:	9109      	str	r1, [sp, #36]	; 0x24
 8005e14:	f7fb f99e 	bl	8001154 <__aeabi_dmul>
 8005e18:	0004      	movs	r4, r0
 8005e1a:	000d      	movs	r5, r1
 8005e1c:	4a5d      	ldr	r2, [pc, #372]	; (8005f94 <__ieee754_log+0x324>)
 8005e1e:	4b5e      	ldr	r3, [pc, #376]	; (8005f98 <__ieee754_log+0x328>)
 8005e20:	f7fb f998 	bl	8001154 <__aeabi_dmul>
 8005e24:	4a5d      	ldr	r2, [pc, #372]	; (8005f9c <__ieee754_log+0x32c>)
 8005e26:	4b5e      	ldr	r3, [pc, #376]	; (8005fa0 <__ieee754_log+0x330>)
 8005e28:	f7fa fa56 	bl	80002d8 <__aeabi_dadd>
 8005e2c:	0022      	movs	r2, r4
 8005e2e:	002b      	movs	r3, r5
 8005e30:	f7fb f990 	bl	8001154 <__aeabi_dmul>
 8005e34:	4a5b      	ldr	r2, [pc, #364]	; (8005fa4 <__ieee754_log+0x334>)
 8005e36:	4b5c      	ldr	r3, [pc, #368]	; (8005fa8 <__ieee754_log+0x338>)
 8005e38:	f7fa fa4e 	bl	80002d8 <__aeabi_dadd>
 8005e3c:	0022      	movs	r2, r4
 8005e3e:	002b      	movs	r3, r5
 8005e40:	f7fb f988 	bl	8001154 <__aeabi_dmul>
 8005e44:	4a59      	ldr	r2, [pc, #356]	; (8005fac <__ieee754_log+0x33c>)
 8005e46:	4b5a      	ldr	r3, [pc, #360]	; (8005fb0 <__ieee754_log+0x340>)
 8005e48:	f7fa fa46 	bl	80002d8 <__aeabi_dadd>
 8005e4c:	9a08      	ldr	r2, [sp, #32]
 8005e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e50:	f7fb f980 	bl	8001154 <__aeabi_dmul>
 8005e54:	4a57      	ldr	r2, [pc, #348]	; (8005fb4 <__ieee754_log+0x344>)
 8005e56:	9008      	str	r0, [sp, #32]
 8005e58:	9109      	str	r1, [sp, #36]	; 0x24
 8005e5a:	4b57      	ldr	r3, [pc, #348]	; (8005fb8 <__ieee754_log+0x348>)
 8005e5c:	0020      	movs	r0, r4
 8005e5e:	0029      	movs	r1, r5
 8005e60:	f7fb f978 	bl	8001154 <__aeabi_dmul>
 8005e64:	4a55      	ldr	r2, [pc, #340]	; (8005fbc <__ieee754_log+0x34c>)
 8005e66:	4b56      	ldr	r3, [pc, #344]	; (8005fc0 <__ieee754_log+0x350>)
 8005e68:	f7fa fa36 	bl	80002d8 <__aeabi_dadd>
 8005e6c:	0022      	movs	r2, r4
 8005e6e:	002b      	movs	r3, r5
 8005e70:	f7fb f970 	bl	8001154 <__aeabi_dmul>
 8005e74:	4a53      	ldr	r2, [pc, #332]	; (8005fc4 <__ieee754_log+0x354>)
 8005e76:	4b54      	ldr	r3, [pc, #336]	; (8005fc8 <__ieee754_log+0x358>)
 8005e78:	f7fa fa2e 	bl	80002d8 <__aeabi_dadd>
 8005e7c:	0022      	movs	r2, r4
 8005e7e:	002b      	movs	r3, r5
 8005e80:	f7fb f968 	bl	8001154 <__aeabi_dmul>
 8005e84:	0002      	movs	r2, r0
 8005e86:	000b      	movs	r3, r1
 8005e88:	9808      	ldr	r0, [sp, #32]
 8005e8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e8c:	f7fa fa24 	bl	80002d8 <__aeabi_dadd>
 8005e90:	9a02      	ldr	r2, [sp, #8]
 8005e92:	4b4e      	ldr	r3, [pc, #312]	; (8005fcc <__ieee754_log+0x35c>)
 8005e94:	0004      	movs	r4, r0
 8005e96:	1a9b      	subs	r3, r3, r2
 8005e98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e9a:	000d      	movs	r5, r1
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	dd34      	ble.n	8005f0c <__ieee754_log+0x29c>
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	4b39      	ldr	r3, [pc, #228]	; (8005f8c <__ieee754_log+0x31c>)
 8005ea6:	0030      	movs	r0, r6
 8005ea8:	0039      	movs	r1, r7
 8005eaa:	f7fb f953 	bl	8001154 <__aeabi_dmul>
 8005eae:	0032      	movs	r2, r6
 8005eb0:	003b      	movs	r3, r7
 8005eb2:	f7fb f94f 	bl	8001154 <__aeabi_dmul>
 8005eb6:	0002      	movs	r2, r0
 8005eb8:	000b      	movs	r3, r1
 8005eba:	9002      	str	r0, [sp, #8]
 8005ebc:	9103      	str	r1, [sp, #12]
 8005ebe:	0020      	movs	r0, r4
 8005ec0:	0029      	movs	r1, r5
 8005ec2:	f7fa fa09 	bl	80002d8 <__aeabi_dadd>
 8005ec6:	9a04      	ldr	r2, [sp, #16]
 8005ec8:	9b05      	ldr	r3, [sp, #20]
 8005eca:	f7fb f943 	bl	8001154 <__aeabi_dmul>
 8005ece:	9b00      	ldr	r3, [sp, #0]
 8005ed0:	0004      	movs	r4, r0
 8005ed2:	000d      	movs	r5, r1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d106      	bne.n	8005ee6 <__ieee754_log+0x276>
 8005ed8:	0002      	movs	r2, r0
 8005eda:	000b      	movs	r3, r1
 8005edc:	9802      	ldr	r0, [sp, #8]
 8005ede:	9903      	ldr	r1, [sp, #12]
 8005ee0:	f7fb fba4 	bl	800162c <__aeabi_dsub>
 8005ee4:	e74f      	b.n	8005d86 <__ieee754_log+0x116>
 8005ee6:	4a23      	ldr	r2, [pc, #140]	; (8005f74 <__ieee754_log+0x304>)
 8005ee8:	4b23      	ldr	r3, [pc, #140]	; (8005f78 <__ieee754_log+0x308>)
 8005eea:	9806      	ldr	r0, [sp, #24]
 8005eec:	9907      	ldr	r1, [sp, #28]
 8005eee:	f7fb f931 	bl	8001154 <__aeabi_dmul>
 8005ef2:	4a22      	ldr	r2, [pc, #136]	; (8005f7c <__ieee754_log+0x30c>)
 8005ef4:	9000      	str	r0, [sp, #0]
 8005ef6:	9101      	str	r1, [sp, #4]
 8005ef8:	9806      	ldr	r0, [sp, #24]
 8005efa:	9907      	ldr	r1, [sp, #28]
 8005efc:	4b20      	ldr	r3, [pc, #128]	; (8005f80 <__ieee754_log+0x310>)
 8005efe:	f7fb f929 	bl	8001154 <__aeabi_dmul>
 8005f02:	0022      	movs	r2, r4
 8005f04:	002b      	movs	r3, r5
 8005f06:	f7fa f9e7 	bl	80002d8 <__aeabi_dadd>
 8005f0a:	e754      	b.n	8005db6 <__ieee754_log+0x146>
 8005f0c:	0002      	movs	r2, r0
 8005f0e:	000b      	movs	r3, r1
 8005f10:	0030      	movs	r0, r6
 8005f12:	0039      	movs	r1, r7
 8005f14:	f7fb fb8a 	bl	800162c <__aeabi_dsub>
 8005f18:	9a04      	ldr	r2, [sp, #16]
 8005f1a:	9b05      	ldr	r3, [sp, #20]
 8005f1c:	f7fb f91a 	bl	8001154 <__aeabi_dmul>
 8005f20:	9b00      	ldr	r3, [sp, #0]
 8005f22:	0004      	movs	r4, r0
 8005f24:	000d      	movs	r5, r1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d102      	bne.n	8005f30 <__ieee754_log+0x2c0>
 8005f2a:	0002      	movs	r2, r0
 8005f2c:	000b      	movs	r3, r1
 8005f2e:	e72c      	b.n	8005d8a <__ieee754_log+0x11a>
 8005f30:	4a10      	ldr	r2, [pc, #64]	; (8005f74 <__ieee754_log+0x304>)
 8005f32:	4b11      	ldr	r3, [pc, #68]	; (8005f78 <__ieee754_log+0x308>)
 8005f34:	9806      	ldr	r0, [sp, #24]
 8005f36:	9907      	ldr	r1, [sp, #28]
 8005f38:	f7fb f90c 	bl	8001154 <__aeabi_dmul>
 8005f3c:	4a0f      	ldr	r2, [pc, #60]	; (8005f7c <__ieee754_log+0x30c>)
 8005f3e:	9000      	str	r0, [sp, #0]
 8005f40:	9101      	str	r1, [sp, #4]
 8005f42:	9806      	ldr	r0, [sp, #24]
 8005f44:	9907      	ldr	r1, [sp, #28]
 8005f46:	4b0e      	ldr	r3, [pc, #56]	; (8005f80 <__ieee754_log+0x310>)
 8005f48:	f7fb f904 	bl	8001154 <__aeabi_dmul>
 8005f4c:	0002      	movs	r2, r0
 8005f4e:	000b      	movs	r3, r1
 8005f50:	0020      	movs	r0, r4
 8005f52:	0029      	movs	r1, r5
 8005f54:	e733      	b.n	8005dbe <__ieee754_log+0x14e>
 8005f56:	2000      	movs	r0, #0
 8005f58:	2100      	movs	r1, #0
 8005f5a:	e69a      	b.n	8005c92 <__ieee754_log+0x22>
 8005f5c:	c3500000 	.word	0xc3500000
 8005f60:	43500000 	.word	0x43500000
 8005f64:	7fefffff 	.word	0x7fefffff
 8005f68:	fffffc01 	.word	0xfffffc01
 8005f6c:	00095f64 	.word	0x00095f64
 8005f70:	3ff00000 	.word	0x3ff00000
 8005f74:	fee00000 	.word	0xfee00000
 8005f78:	3fe62e42 	.word	0x3fe62e42
 8005f7c:	35793c76 	.word	0x35793c76
 8005f80:	3dea39ef 	.word	0x3dea39ef
 8005f84:	55555555 	.word	0x55555555
 8005f88:	3fd55555 	.word	0x3fd55555
 8005f8c:	3fe00000 	.word	0x3fe00000
 8005f90:	fff9eb86 	.word	0xfff9eb86
 8005f94:	df3e5244 	.word	0xdf3e5244
 8005f98:	3fc2f112 	.word	0x3fc2f112
 8005f9c:	96cb03de 	.word	0x96cb03de
 8005fa0:	3fc74664 	.word	0x3fc74664
 8005fa4:	94229359 	.word	0x94229359
 8005fa8:	3fd24924 	.word	0x3fd24924
 8005fac:	55555593 	.word	0x55555593
 8005fb0:	3fe55555 	.word	0x3fe55555
 8005fb4:	d078c69f 	.word	0xd078c69f
 8005fb8:	3fc39a09 	.word	0x3fc39a09
 8005fbc:	1d8e78af 	.word	0x1d8e78af
 8005fc0:	3fcc71c5 	.word	0x3fcc71c5
 8005fc4:	9997fa04 	.word	0x9997fa04
 8005fc8:	3fd99999 	.word	0x3fd99999
 8005fcc:	0006b851 	.word	0x0006b851

08005fd0 <_init>:
 8005fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fd6:	bc08      	pop	{r3}
 8005fd8:	469e      	mov	lr, r3
 8005fda:	4770      	bx	lr

08005fdc <_fini>:
 8005fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fde:	46c0      	nop			; (mov r8, r8)
 8005fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fe2:	bc08      	pop	{r3}
 8005fe4:	469e      	mov	lr, r3
 8005fe6:	4770      	bx	lr
