<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192ce › reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#ifndef __RTL92C_REG_H__</span>
<span class="cp">#define __RTL92C_REG_H__</span>

<span class="cp">#define REG_SYS_ISO_CTRL			0x0000</span>
<span class="cp">#define REG_SYS_FUNC_EN				0x0002</span>
<span class="cp">#define REG_APS_FSMCO				0x0004</span>
<span class="cp">#define REG_SYS_CLKR				0x0008</span>
<span class="cp">#define REG_9346CR				0x000A</span>
<span class="cp">#define REG_EE_VPD				0x000C</span>
<span class="cp">#define REG_AFE_MISC				0x0010</span>
<span class="cp">#define REG_SPS0_CTRL				0x0011</span>
<span class="cp">#define REG_SPS_OCP_CFG				0x0018</span>
<span class="cp">#define REG_RSV_CTRL				0x001C</span>
<span class="cp">#define REG_RF_CTRL				0x001F</span>
<span class="cp">#define REG_LDOA15_CTRL				0x0020</span>
<span class="cp">#define REG_LDOV12D_CTRL			0x0021</span>
<span class="cp">#define REG_LDOHCI12_CTRL			0x0022</span>
<span class="cp">#define REG_LPLDO_CTRL				0x0023</span>
<span class="cp">#define REG_AFE_XTAL_CTRL			0x0024</span>
<span class="cp">#define REG_AFE_PLL_CTRL			0x0028</span>
<span class="cp">#define REG_EFUSE_CTRL				0x0030</span>
<span class="cp">#define REG_EFUSE_TEST				0x0034</span>
<span class="cp">#define REG_PWR_DATA				0x0038</span>
<span class="cp">#define REG_CAL_TIMER				0x003C</span>
<span class="cp">#define REG_ACLK_MON				0x003E</span>
<span class="cp">#define REG_GPIO_MUXCFG				0x0040</span>
<span class="cp">#define REG_GPIO_IO_SEL				0x0042</span>
<span class="cp">#define REG_MAC_PINMUX_CFG			0x0043</span>
<span class="cp">#define REG_GPIO_PIN_CTRL			0x0044</span>
<span class="cp">#define REG_GPIO_INTM				0x0048</span>
<span class="cp">#define REG_LEDCFG0				0x004C</span>
<span class="cp">#define REG_LEDCFG1				0x004D</span>
<span class="cp">#define REG_LEDCFG2				0x004E</span>
<span class="cp">#define REG_LEDCFG3				0x004F</span>
<span class="cp">#define REG_FSIMR				0x0050</span>
<span class="cp">#define REG_FSISR				0x0054</span>
<span class="cp">#define REG_HSIMR				0x0058</span>
<span class="cp">#define REG_HSISR				0x005c</span>

<span class="cm">/* RTL8723 WIFI/BT/GPS Multi-Function GPIO Pin Control. */</span>
<span class="cp">#define REG_GPIO_PIN_CTRL_2			0x0060</span>
<span class="cm">/* RTL8723 WIFI/BT/GPS Multi-Function GPIO Select. */</span>
<span class="cp">#define REG_GPIO_IO_SEL_2			0x0062</span>
<span class="cm">/* RTL8723 WIFI/BT/GPS Multi-Function control source. */</span>
<span class="cp">#define REG_MULTI_FUNC_CTRL			0x0068</span>

<span class="cp">#define REG_MCUFWDL				0x0080</span>

<span class="cp">#define REG_HMEBOX_EXT_0			0x0088</span>
<span class="cp">#define REG_HMEBOX_EXT_1			0x008A</span>
<span class="cp">#define REG_HMEBOX_EXT_2			0x008C</span>
<span class="cp">#define REG_HMEBOX_EXT_3			0x008E</span>

<span class="cp">#define REG_BIST_SCAN				0x00D0</span>
<span class="cp">#define REG_BIST_RPT				0x00D4</span>
<span class="cp">#define REG_BIST_ROM_RPT			0x00D8</span>
<span class="cp">#define REG_USB_SIE_INTF			0x00E0</span>
<span class="cp">#define REG_PCIE_MIO_INTF			0x00E4</span>
<span class="cp">#define REG_PCIE_MIO_INTD			0x00E8</span>
<span class="cp">#define REG_HPON_FSM				0x00EC</span>
<span class="cp">#define REG_SYS_CFG				0x00F0</span>
<span class="cp">#define REG_GPIO_OUTSTS				0x00F4	</span><span class="cm">/* For RTL8723 only.*/</span><span class="cp"></span>

<span class="cp">#define REG_CR					0x0100</span>
<span class="cp">#define REG_PBP					0x0104</span>
<span class="cp">#define REG_TRXDMA_CTRL				0x010C</span>
<span class="cp">#define REG_TRXFF_BNDY				0x0114</span>
<span class="cp">#define REG_TRXFF_STATUS			0x0118</span>
<span class="cp">#define REG_RXFF_PTR				0x011C</span>
<span class="cp">#define REG_HIMR				0x0120</span>
<span class="cp">#define REG_HISR				0x0124</span>
<span class="cp">#define REG_HIMRE				0x0128</span>
<span class="cp">#define REG_HISRE				0x012C</span>
<span class="cp">#define REG_CPWM				0x012F</span>
<span class="cp">#define REG_FWIMR				0x0130</span>
<span class="cp">#define REG_FWISR				0x0134</span>
<span class="cp">#define REG_PKTBUF_DBG_CTRL			0x0140</span>
<span class="cp">#define REG_PKTBUF_DBG_DATA_L			0x0144</span>
<span class="cp">#define REG_PKTBUF_DBG_DATA_H			0x0148</span>

<span class="cp">#define REG_TC0_CTRL				0x0150</span>
<span class="cp">#define REG_TC1_CTRL				0x0154</span>
<span class="cp">#define REG_TC2_CTRL				0x0158</span>
<span class="cp">#define REG_TC3_CTRL				0x015C</span>
<span class="cp">#define REG_TC4_CTRL				0x0160</span>
<span class="cp">#define REG_TCUNIT_BASE				0x0164</span>
<span class="cp">#define REG_MBIST_START				0x0174</span>
<span class="cp">#define REG_MBIST_DONE				0x0178</span>
<span class="cp">#define REG_MBIST_FAIL				0x017C</span>
<span class="cp">#define REG_C2HEVT_MSG_NORMAL			0x01A0</span>
<span class="cp">#define REG_C2HEVT_MSG_TEST			0x01B8</span>
<span class="cp">#define REG_C2HEVT_CLEAR			0x01BF</span>
<span class="cp">#define REG_MCUTST_1				0x01c0</span>
<span class="cp">#define REG_FMETHR				0x01C8</span>
<span class="cp">#define REG_HMETFR				0x01CC</span>
<span class="cp">#define REG_HMEBOX_0				0x01D0</span>
<span class="cp">#define REG_HMEBOX_1				0x01D4</span>
<span class="cp">#define REG_HMEBOX_2				0x01D8</span>
<span class="cp">#define REG_HMEBOX_3				0x01DC</span>

<span class="cp">#define REG_LLT_INIT				0x01E0</span>
<span class="cp">#define REG_BB_ACCEESS_CTRL			0x01E8</span>
<span class="cp">#define REG_BB_ACCESS_DATA			0x01EC</span>

<span class="cp">#define REG_RQPN				0x0200</span>
<span class="cp">#define REG_FIFOPAGE				0x0204</span>
<span class="cp">#define REG_TDECTRL				0x0208</span>
<span class="cp">#define REG_TXDMA_OFFSET_CHK			0x020C</span>
<span class="cp">#define REG_TXDMA_STATUS			0x0210</span>
<span class="cp">#define REG_RQPN_NPQ				0x0214</span>

<span class="cp">#define REG_RXDMA_AGG_PG_TH			0x0280</span>
<span class="cp">#define REG_RXPKT_NUM				0x0284</span>
<span class="cp">#define REG_RXDMA_STATUS			0x0288</span>

<span class="cp">#define	REG_PCIE_CTRL_REG			0x0300</span>
<span class="cp">#define	REG_INT_MIG				0x0304</span>
<span class="cp">#define	REG_BCNQ_DESA				0x0308</span>
<span class="cp">#define	REG_HQ_DESA				0x0310</span>
<span class="cp">#define	REG_MGQ_DESA				0x0318</span>
<span class="cp">#define	REG_VOQ_DESA				0x0320</span>
<span class="cp">#define	REG_VIQ_DESA				0x0328</span>
<span class="cp">#define	REG_BEQ_DESA				0x0330</span>
<span class="cp">#define	REG_BKQ_DESA				0x0338</span>
<span class="cp">#define	REG_RX_DESA				0x0340</span>
<span class="cp">#define	REG_DBI					0x0348</span>
<span class="cp">#define	REG_MDIO				0x0354</span>
<span class="cp">#define	REG_DBG_SEL				0x0360</span>
<span class="cp">#define	REG_PCIE_HRPWM				0x0361</span>
<span class="cp">#define	REG_PCIE_HCPWM				0x0363</span>
<span class="cp">#define	REG_UART_CTRL				0x0364</span>
<span class="cp">#define	REG_UART_TX_DESA			0x0370</span>
<span class="cp">#define	REG_UART_RX_DESA			0x0378</span>

<span class="cp">#define	REG_HDAQ_DESA_NODEF			0x0000</span>
<span class="cp">#define	REG_CMDQ_DESA_NODEF			0x0000</span>

<span class="cp">#define REG_VOQ_INFORMATION			0x0400</span>
<span class="cp">#define REG_VIQ_INFORMATION			0x0404</span>
<span class="cp">#define REG_BEQ_INFORMATION			0x0408</span>
<span class="cp">#define REG_BKQ_INFORMATION			0x040C</span>
<span class="cp">#define REG_MGQ_INFORMATION			0x0410</span>
<span class="cp">#define REG_HGQ_INFORMATION			0x0414</span>
<span class="cp">#define REG_BCNQ_INFORMATION			0x0418</span>

<span class="cp">#define REG_CPU_MGQ_INFORMATION			0x041C</span>
<span class="cp">#define REG_FWHW_TXQ_CTRL			0x0420</span>
<span class="cp">#define REG_HWSEQ_CTRL				0x0423</span>
<span class="cp">#define REG_TXPKTBUF_BCNQ_BDNY			0x0424</span>
<span class="cp">#define REG_TXPKTBUF_MGQ_BDNY			0x0425</span>
<span class="cp">#define REG_MULTI_BCNQ_EN			0x0426</span>
<span class="cp">#define REG_MULTI_BCNQ_OFFSET			0x0427</span>
<span class="cp">#define REG_SPEC_SIFS				0x0428</span>
<span class="cp">#define REG_RL					0x042A</span>
<span class="cp">#define REG_DARFRC				0x0430</span>
<span class="cp">#define REG_RARFRC				0x0438</span>
<span class="cp">#define REG_RRSR				0x0440</span>
<span class="cp">#define REG_ARFR0				0x0444</span>
<span class="cp">#define REG_ARFR1				0x0448</span>
<span class="cp">#define REG_ARFR2				0x044C</span>
<span class="cp">#define REG_ARFR3				0x0450</span>
<span class="cp">#define REG_AGGLEN_LMT				0x0458</span>
<span class="cp">#define REG_AMPDU_MIN_SPACE			0x045C</span>
<span class="cp">#define REG_TXPKTBUF_WMAC_LBK_BF_HD		0x045D</span>
<span class="cp">#define REG_FAST_EDCA_CTRL			0x0460</span>
<span class="cp">#define REG_RD_RESP_PKT_TH			0x0463</span>
<span class="cp">#define REG_INIRTS_RATE_SEL			0x0480</span>
<span class="cp">#define REG_INIDATA_RATE_SEL			0x0484</span>
<span class="cp">#define REG_POWER_STATUS			0x04A4</span>
<span class="cp">#define REG_POWER_STAGE1			0x04B4</span>
<span class="cp">#define REG_POWER_STAGE2			0x04B8</span>
<span class="cp">#define REG_PKT_LIFE_TIME			0x04C0</span>
<span class="cp">#define REG_STBC_SETTING			0x04C4</span>
<span class="cp">#define REG_PROT_MODE_CTRL			0x04C8</span>
<span class="cp">#define REG_BAR_MODE_CTRL			0x04CC</span>
<span class="cp">#define REG_RA_TRY_RATE_AGG_LMT			0x04CF</span>
<span class="cp">#define REG_NQOS_SEQ				0x04DC</span>
<span class="cp">#define REG_QOS_SEQ				0x04DE</span>
<span class="cp">#define REG_NEED_CPU_HANDLE			0x04E0</span>
<span class="cp">#define REG_PKT_LOSE_RPT			0x04E1</span>
<span class="cp">#define REG_PTCL_ERR_STATUS			0x04E2</span>
<span class="cp">#define REG_DUMMY				0x04FC</span>

<span class="cp">#define REG_EDCA_VO_PARAM			0x0500</span>
<span class="cp">#define REG_EDCA_VI_PARAM			0x0504</span>
<span class="cp">#define REG_EDCA_BE_PARAM			0x0508</span>
<span class="cp">#define REG_EDCA_BK_PARAM			0x050C</span>
<span class="cp">#define REG_BCNTCFG				0x0510</span>
<span class="cp">#define REG_PIFS				0x0512</span>
<span class="cp">#define REG_RDG_PIFS				0x0513</span>
<span class="cp">#define REG_SIFS_CTX				0x0514</span>
<span class="cp">#define REG_SIFS_TRX				0x0516</span>
<span class="cp">#define REG_SIFS_CCK				0x0514</span>
<span class="cp">#define REG_SIFS_OFDM				0x0516</span>
<span class="cp">#define REG_AGGR_BREAK_TIME			0x051A</span>
<span class="cp">#define REG_SLOT				0x051B</span>
<span class="cp">#define REG_TX_PTCL_CTRL			0x0520</span>
<span class="cp">#define REG_TXPAUSE				0x0522</span>
<span class="cp">#define REG_DIS_TXREQ_CLR			0x0523</span>
<span class="cp">#define REG_RD_CTRL				0x0524</span>
<span class="cp">#define REG_TBTT_PROHIBIT			0x0540</span>
<span class="cp">#define REG_RD_NAV_NXT				0x0544</span>
<span class="cp">#define REG_NAV_PROT_LEN			0x0546</span>
<span class="cp">#define REG_BCN_CTRL				0x0550</span>
<span class="cp">#define REG_USTIME_TSF				0x0551</span>
<span class="cp">#define REG_MBID_NUM				0x0552</span>
<span class="cp">#define REG_DUAL_TSF_RST			0x0553</span>
<span class="cp">#define REG_BCN_INTERVAL			0x0554</span>
<span class="cp">#define REG_MBSSID_BCN_SPACE			0x0554</span>
<span class="cp">#define REG_DRVERLYINT				0x0558</span>
<span class="cp">#define REG_BCNDMATIM				0x0559</span>
<span class="cp">#define REG_ATIMWND				0x055A</span>
<span class="cp">#define REG_BCN_MAX_ERR				0x055D</span>
<span class="cp">#define REG_RXTSF_OFFSET_CCK			0x055E</span>
<span class="cp">#define REG_RXTSF_OFFSET_OFDM			0x055F</span>
<span class="cp">#define REG_TSFTR				0x0560</span>
<span class="cp">#define REG_INIT_TSFTR				0x0564</span>
<span class="cp">#define REG_PSTIMER				0x0580</span>
<span class="cp">#define REG_TIMER0				0x0584</span>
<span class="cp">#define REG_TIMER1				0x0588</span>
<span class="cp">#define REG_ACMHWCTRL				0x05C0</span>
<span class="cp">#define REG_ACMRSTCTRL				0x05C1</span>
<span class="cp">#define REG_ACMAVG				0x05C2</span>
<span class="cp">#define REG_VO_ADMTIME				0x05C4</span>
<span class="cp">#define REG_VI_ADMTIME				0x05C6</span>
<span class="cp">#define REG_BE_ADMTIME				0x05C8</span>
<span class="cp">#define REG_EDCA_RANDOM_GEN			0x05CC</span>
<span class="cp">#define REG_SCH_TXCMD				0x05D0</span>

<span class="cp">#define REG_APSD_CTRL				0x0600</span>
<span class="cp">#define REG_BWOPMODE				0x0603</span>
<span class="cp">#define REG_TCR					0x0604</span>
<span class="cp">#define REG_RCR					0x0608</span>
<span class="cp">#define REG_RX_PKT_LIMIT			0x060C</span>
<span class="cp">#define REG_RX_DLK_TIME				0x060D</span>
<span class="cp">#define REG_RX_DRVINFO_SZ			0x060F</span>

<span class="cp">#define REG_MACID				0x0610</span>
<span class="cp">#define REG_BSSID				0x0618</span>
<span class="cp">#define REG_MAR					0x0620</span>
<span class="cp">#define REG_MBIDCAMCFG				0x0628</span>

<span class="cp">#define REG_USTIME_EDCA				0x0638</span>
<span class="cp">#define REG_MAC_SPEC_SIFS			0x063A</span>
<span class="cp">#define REG_RESP_SIFS_CCK			0x063C</span>
<span class="cp">#define REG_RESP_SIFS_OFDM			0x063E</span>
<span class="cm">/* [15:8]SIFS_R2T_OFDM, [7:0]SIFS_R2T_CCK */</span>
<span class="cp">#define REG_R2T_SIFS				0x063C</span>
<span class="cm">/* [15:8]SIFS_T2T_OFDM, [7:0]SIFS_T2T_CCK */</span>
<span class="cp">#define REG_T2T_SIFS				0x063E</span>
<span class="cp">#define REG_ACKTO				0x0640</span>
<span class="cp">#define REG_CTS2TO				0x0641</span>
<span class="cp">#define REG_EIFS				0x0642</span>

<span class="cp">#define REG_NAV_CTRL				0x0650</span>
<span class="cp">#define REG_BACAMCMD				0x0654</span>
<span class="cp">#define REG_BACAMCONTENT			0x0658</span>
<span class="cp">#define REG_LBDLY				0x0660</span>
<span class="cp">#define REG_FWDLY				0x0661</span>
<span class="cp">#define REG_RXERR_RPT				0x0664</span>
<span class="cp">#define REG_WMAC_TRXPTCL_CTL			0x0668</span>

<span class="cp">#define REG_CAMCMD				0x0670</span>
<span class="cp">#define REG_CAMWRITE				0x0674</span>
<span class="cp">#define REG_CAMREAD				0x0678</span>
<span class="cp">#define REG_CAMDBG				0x067C</span>
<span class="cp">#define REG_SECCFG				0x0680</span>

<span class="cp">#define REG_WOW_CTRL				0x0690</span>
<span class="cp">#define REG_PSSTATUS				0x0691</span>
<span class="cp">#define REG_PS_RX_INFO				0x0692</span>
<span class="cp">#define REG_LPNAV_CTRL				0x0694</span>
<span class="cp">#define REG_WKFMCAM_CMD				0x0698</span>
<span class="cp">#define REG_WKFMCAM_RWD				0x069C</span>
<span class="cp">#define REG_RXFLTMAP0				0x06A0</span>
<span class="cp">#define REG_RXFLTMAP1				0x06A2</span>
<span class="cp">#define REG_RXFLTMAP2				0x06A4</span>
<span class="cp">#define REG_BCN_PSR_RPT				0x06A8</span>
<span class="cp">#define REG_CALB32K_CTRL			0x06AC</span>
<span class="cp">#define REG_PKT_MON_CTRL			0x06B4</span>
<span class="cp">#define REG_BT_COEX_TABLE			0x06C0</span>
<span class="cp">#define REG_WMAC_RESP_TXINFO			0x06D8</span>

<span class="cp">#define REG_USB_INFO				0xFE17</span>
<span class="cp">#define REG_USB_SPECIAL_OPTION			0xFE55</span>
<span class="cp">#define REG_USB_DMA_AGG_TO			0xFE5B</span>
<span class="cp">#define REG_USB_AGG_TO				0xFE5C</span>
<span class="cp">#define REG_USB_AGG_TH				0xFE5D</span>

<span class="cp">#define REG_TEST_USB_TXQS			0xFE48</span>
<span class="cp">#define REG_TEST_SIE_VID			0xFE60</span>
<span class="cp">#define REG_TEST_SIE_PID			0xFE62</span>
<span class="cp">#define REG_TEST_SIE_OPTIONAL			0xFE64</span>
<span class="cp">#define REG_TEST_SIE_CHIRP_K			0xFE65</span>
<span class="cp">#define REG_TEST_SIE_PHY			0xFE66</span>
<span class="cp">#define REG_TEST_SIE_MAC_ADDR			0xFE70</span>
<span class="cp">#define REG_TEST_SIE_STRING			0xFE80</span>

<span class="cp">#define REG_NORMAL_SIE_VID			0xFE60</span>
<span class="cp">#define REG_NORMAL_SIE_PID			0xFE62</span>
<span class="cp">#define REG_NORMAL_SIE_OPTIONAL			0xFE64</span>
<span class="cp">#define REG_NORMAL_SIE_EP			0xFE65</span>
<span class="cp">#define REG_NORMAL_SIE_PHY			0xFE68</span>
<span class="cp">#define REG_NORMAL_SIE_MAC_ADDR			0xFE70</span>
<span class="cp">#define REG_NORMAL_SIE_STRING			0xFE80</span>

<span class="cp">#define	CR9346					REG_9346CR</span>
<span class="cp">#define	MSR					(REG_CR + 2)</span>
<span class="cp">#define	ISR					REG_HISR</span>
<span class="cp">#define	TSFR					REG_TSFTR</span>

<span class="cp">#define	MACIDR0					REG_MACID</span>
<span class="cp">#define	MACIDR4					(REG_MACID + 4)</span>

<span class="cp">#define PBP					REG_PBP</span>

<span class="cp">#define	IDR0					MACIDR0</span>
<span class="cp">#define	IDR4					MACIDR4</span>

<span class="cp">#define	UNUSED_REGISTER				0x1BF</span>
<span class="cp">#define	DCAM					UNUSED_REGISTER</span>
<span class="cp">#define	PSR					UNUSED_REGISTER</span>
<span class="cp">#define BBADDR					UNUSED_REGISTER</span>
<span class="cp">#define	PHYDATAR				UNUSED_REGISTER</span>

<span class="cp">#define	INVALID_BBRF_VALUE			0x12345678</span>

<span class="cp">#define	MAX_MSS_DENSITY_2T			0x13</span>
<span class="cp">#define	MAX_MSS_DENSITY_1T			0x0A</span>

<span class="cp">#define	CMDEEPROM_EN				BIT(5)</span>
<span class="cp">#define	CMDEEPROM_SEL				BIT(4)</span>
<span class="cp">#define	CMD9346CR_9356SEL			BIT(4)</span>
<span class="cp">#define	AUTOLOAD_EEPROM				(CMDEEPROM_EN|CMDEEPROM_SEL)</span>
<span class="cp">#define	AUTOLOAD_EFUSE				CMDEEPROM_EN</span>

<span class="cp">#define	GPIOSEL_GPIO				0</span>
<span class="cp">#define	GPIOSEL_ENBT				BIT(5)</span>

<span class="cp">#define	GPIO_IN					REG_GPIO_PIN_CTRL</span>
<span class="cp">#define	GPIO_OUT				(REG_GPIO_PIN_CTRL+1)</span>
<span class="cp">#define	GPIO_IO_SEL				(REG_GPIO_PIN_CTRL+2)</span>
<span class="cp">#define	GPIO_MOD				(REG_GPIO_PIN_CTRL+3)</span>

<span class="cp">#define	MSR_NOLINK				0x00</span>
<span class="cp">#define	MSR_ADHOC				0x01</span>
<span class="cp">#define	MSR_INFRA				0x02</span>
<span class="cp">#define	MSR_AP					0x03</span>

<span class="cp">#define	RRSR_RSC_OFFSET				21</span>
<span class="cp">#define	RRSR_SHORT_OFFSET			23</span>
<span class="cp">#define	RRSR_RSC_BW_40M				0x600000</span>
<span class="cp">#define	RRSR_RSC_UPSUBCHNL			0x400000</span>
<span class="cp">#define	RRSR_RSC_LOWSUBCHNL			0x200000</span>
<span class="cp">#define	RRSR_SHORT				0x800000</span>
<span class="cp">#define	RRSR_1M					BIT(0)</span>
<span class="cp">#define	RRSR_2M					BIT(1)</span>
<span class="cp">#define	RRSR_5_5M				BIT(2)</span>
<span class="cp">#define	RRSR_11M				BIT(3)</span>
<span class="cp">#define	RRSR_6M					BIT(4)</span>
<span class="cp">#define	RRSR_9M					BIT(5)</span>
<span class="cp">#define	RRSR_12M				BIT(6)</span>
<span class="cp">#define	RRSR_18M				BIT(7)</span>
<span class="cp">#define	RRSR_24M				BIT(8)</span>
<span class="cp">#define	RRSR_36M				BIT(9)</span>
<span class="cp">#define	RRSR_48M				BIT(10)</span>
<span class="cp">#define	RRSR_54M				BIT(11)</span>
<span class="cp">#define	RRSR_MCS0				BIT(12)</span>
<span class="cp">#define	RRSR_MCS1				BIT(13)</span>
<span class="cp">#define	RRSR_MCS2				BIT(14)</span>
<span class="cp">#define	RRSR_MCS3				BIT(15)</span>
<span class="cp">#define	RRSR_MCS4				BIT(16)</span>
<span class="cp">#define	RRSR_MCS5				BIT(17)</span>
<span class="cp">#define	RRSR_MCS6				BIT(18)</span>
<span class="cp">#define	RRSR_MCS7				BIT(19)</span>
<span class="cp">#define	BRSR_ACKSHORTPMB			BIT(23)</span>

<span class="cp">#define	RATR_1M					0x00000001</span>
<span class="cp">#define	RATR_2M					0x00000002</span>
<span class="cp">#define	RATR_55M				0x00000004</span>
<span class="cp">#define	RATR_11M				0x00000008</span>
<span class="cp">#define	RATR_6M					0x00000010</span>
<span class="cp">#define	RATR_9M					0x00000020</span>
<span class="cp">#define	RATR_12M				0x00000040</span>
<span class="cp">#define	RATR_18M				0x00000080</span>
<span class="cp">#define	RATR_24M				0x00000100</span>
<span class="cp">#define	RATR_36M				0x00000200</span>
<span class="cp">#define	RATR_48M				0x00000400</span>
<span class="cp">#define	RATR_54M				0x00000800</span>
<span class="cp">#define	RATR_MCS0				0x00001000</span>
<span class="cp">#define	RATR_MCS1				0x00002000</span>
<span class="cp">#define	RATR_MCS2				0x00004000</span>
<span class="cp">#define	RATR_MCS3				0x00008000</span>
<span class="cp">#define	RATR_MCS4				0x00010000</span>
<span class="cp">#define	RATR_MCS5				0x00020000</span>
<span class="cp">#define	RATR_MCS6				0x00040000</span>
<span class="cp">#define	RATR_MCS7				0x00080000</span>
<span class="cp">#define	RATR_MCS8				0x00100000</span>
<span class="cp">#define	RATR_MCS9				0x00200000</span>
<span class="cp">#define	RATR_MCS10				0x00400000</span>
<span class="cp">#define	RATR_MCS11				0x00800000</span>
<span class="cp">#define	RATR_MCS12				0x01000000</span>
<span class="cp">#define	RATR_MCS13				0x02000000</span>
<span class="cp">#define	RATR_MCS14				0x04000000</span>
<span class="cp">#define	RATR_MCS15				0x08000000</span>

<span class="cp">#define RATE_1M					BIT(0)</span>
<span class="cp">#define RATE_2M					BIT(1)</span>
<span class="cp">#define RATE_5_5M				BIT(2)</span>
<span class="cp">#define RATE_11M				BIT(3)</span>
<span class="cp">#define RATE_6M					BIT(4)</span>
<span class="cp">#define RATE_9M					BIT(5)</span>
<span class="cp">#define RATE_12M				BIT(6)</span>
<span class="cp">#define RATE_18M				BIT(7)</span>
<span class="cp">#define RATE_24M				BIT(8)</span>
<span class="cp">#define RATE_36M				BIT(9)</span>
<span class="cp">#define RATE_48M				BIT(10)</span>
<span class="cp">#define RATE_54M				BIT(11)</span>
<span class="cp">#define RATE_MCS0				BIT(12)</span>
<span class="cp">#define RATE_MCS1				BIT(13)</span>
<span class="cp">#define RATE_MCS2				BIT(14)</span>
<span class="cp">#define RATE_MCS3				BIT(15)</span>
<span class="cp">#define RATE_MCS4				BIT(16)</span>
<span class="cp">#define RATE_MCS5				BIT(17)</span>
<span class="cp">#define RATE_MCS6				BIT(18)</span>
<span class="cp">#define RATE_MCS7				BIT(19)</span>
<span class="cp">#define RATE_MCS8				BIT(20)</span>
<span class="cp">#define RATE_MCS9				BIT(21)</span>
<span class="cp">#define RATE_MCS10				BIT(22)</span>
<span class="cp">#define RATE_MCS11				BIT(23)</span>
<span class="cp">#define RATE_MCS12				BIT(24)</span>
<span class="cp">#define RATE_MCS13				BIT(25)</span>
<span class="cp">#define RATE_MCS14				BIT(26)</span>
<span class="cp">#define RATE_MCS15				BIT(27)</span>

<span class="cp">#define	RATE_ALL_CCK		(RATR_1M | RATR_2M | RATR_55M | RATR_11M)</span>
<span class="cp">#define	RATE_ALL_OFDM_AG	(RATR_6M | RATR_9M | RATR_12M | RATR_18M \</span>
<span class="cp">				| RATR_24M | RATR_36M | RATR_48M | RATR_54M)</span>
<span class="cp">#define	RATE_ALL_OFDM_1SS	(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 | \</span>
<span class="cp">				RATR_MCS3 | RATR_MCS4 | RATR_MCS5 | \</span>
<span class="cp">				RATR_MCS6 | RATR_MCS7)</span>
<span class="cp">#define	RATE_ALL_OFDM_2SS	(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 | \</span>
<span class="cp">				RATR_MCS11 | RATR_MCS12 | RATR_MCS13 | \</span>
<span class="cp">				RATR_MCS14 | RATR_MCS15)</span>

<span class="cp">#define	BW_OPMODE_20MHZ				BIT(2)</span>
<span class="cp">#define	BW_OPMODE_5G				BIT(1)</span>
<span class="cp">#define	BW_OPMODE_11J				BIT(0)</span>

<span class="cp">#define	CAM_VALID				BIT(15)</span>
<span class="cp">#define	CAM_NOTVALID				0x0000</span>
<span class="cp">#define	CAM_USEDK				BIT(5)</span>

<span class="cp">#define	CAM_NONE				0x0</span>
<span class="cp">#define	CAM_WEP40				0x01</span>
<span class="cp">#define	CAM_TKIP				0x02</span>
<span class="cp">#define	CAM_AES					0x04</span>
<span class="cp">#define	CAM_WEP104				0x05</span>

<span class="cp">#define	TOTAL_CAM_ENTRY				32</span>
<span class="cp">#define	HALF_CAM_ENTRY				16</span>

<span class="cp">#define	CAM_WRITE				BIT(16)</span>
<span class="cp">#define	CAM_READ				0x00000000</span>
<span class="cp">#define	CAM_POLLINIG				BIT(31)</span>

<span class="cp">#define	SCR_USEDK				0x01</span>
<span class="cp">#define	SCR_TXSEC_ENABLE			0x02</span>
<span class="cp">#define	SCR_RXSEC_ENABLE			0x04</span>

<span class="cp">#define	WOW_PMEN				BIT(0)</span>
<span class="cp">#define	WOW_WOMEN				BIT(1)</span>
<span class="cp">#define	WOW_MAGIC				BIT(2)</span>
<span class="cp">#define	WOW_UWF					BIT(3)</span>

<span class="cp">#define	IMR8190_DISABLED			0x0</span>
<span class="cp">#define	IMR_BCNDMAINT6				BIT(31)</span>
<span class="cp">#define	IMR_BCNDMAINT5				BIT(30)</span>
<span class="cp">#define	IMR_BCNDMAINT4				BIT(29)</span>
<span class="cp">#define	IMR_BCNDMAINT3				BIT(28)</span>
<span class="cp">#define	IMR_BCNDMAINT2				BIT(27)</span>
<span class="cp">#define	IMR_BCNDMAINT1				BIT(26)</span>
<span class="cp">#define	IMR_BCNDOK8				BIT(25)</span>
<span class="cp">#define	IMR_BCNDOK7				BIT(24)</span>
<span class="cp">#define	IMR_BCNDOK6				BIT(23)</span>
<span class="cp">#define	IMR_BCNDOK5				BIT(22)</span>
<span class="cp">#define	IMR_BCNDOK4				BIT(21)</span>
<span class="cp">#define	IMR_BCNDOK3				BIT(20)</span>
<span class="cp">#define	IMR_BCNDOK2				BIT(19)</span>
<span class="cp">#define	IMR_BCNDOK1				BIT(18)</span>
<span class="cp">#define	IMR_TIMEOUT2				BIT(17)</span>
<span class="cp">#define	IMR_TIMEOUT1				BIT(16)</span>
<span class="cp">#define	IMR_TXFOVW				BIT(15)</span>
<span class="cp">#define	IMR_PSTIMEOUT				BIT(14)</span>
<span class="cp">#define	IMR_BCNINT				BIT(13)</span>
<span class="cp">#define	IMR_RXFOVW				BIT(12)</span>
<span class="cp">#define	IMR_RDU					BIT(11)</span>
<span class="cp">#define	IMR_ATIMEND				BIT(10)</span>
<span class="cp">#define	IMR_BDOK				BIT(9)</span>
<span class="cp">#define	IMR_HIGHDOK				BIT(8)</span>
<span class="cp">#define	IMR_TBDOK				BIT(7)</span>
<span class="cp">#define	IMR_MGNTDOK				BIT(6)</span>
<span class="cp">#define	IMR_TBDER				BIT(5)</span>
<span class="cp">#define	IMR_BKDOK				BIT(4)</span>
<span class="cp">#define	IMR_BEDOK				BIT(3)</span>
<span class="cp">#define	IMR_VIDOK				BIT(2)</span>
<span class="cp">#define	IMR_VODOK				BIT(1)</span>
<span class="cp">#define	IMR_ROK					BIT(0)</span>

<span class="cp">#define	IMR_TXERR				BIT(11)</span>
<span class="cp">#define	IMR_RXERR				BIT(10)</span>
<span class="cp">#define	IMR_C2HCMD				BIT(9)</span>
<span class="cp">#define	IMR_CPWM				BIT(8)</span>
<span class="cp">#define	IMR_OCPINT				BIT(1)</span>
<span class="cp">#define	IMR_WLANOFF				BIT(0)</span>

<span class="cp">#define EFUSE_REAL_CONTENT_LEN			512</span>

<span class="cp">#define	EEPROM_DEFAULT_TSSI			0x0</span>
<span class="cp">#define EEPROM_DEFAULT_TXPOWERDIFF		0x0</span>
<span class="cp">#define EEPROM_DEFAULT_CRYSTALCAP		0x5</span>
<span class="cp">#define EEPROM_DEFAULT_BOARDTYPE		0x02</span>
<span class="cp">#define EEPROM_DEFAULT_TXPOWER			0x1010</span>
<span class="cp">#define	EEPROM_DEFAULT_HT2T_TXPWR		0x10</span>

<span class="cp">#define	EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF	0x3</span>
<span class="cp">#define	EEPROM_DEFAULT_THERMALMETER		0x12</span>
<span class="cp">#define	EEPROM_DEFAULT_ANTTXPOWERDIFF		0x0</span>
<span class="cp">#define	EEPROM_DEFAULT_TXPWDIFF_CRYSTALCAP	0x5</span>
<span class="cp">#define	EEPROM_DEFAULT_TXPOWERLEVEL		0x22</span>
<span class="cp">#define	EEPROM_DEFAULT_HT40_2SDIFF		0x0</span>
<span class="cp">#define EEPROM_DEFAULT_HT20_DIFF		2</span>
<span class="cp">#define	EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF	0x3</span>
<span class="cp">#define EEPROM_DEFAULT_HT40_PWRMAXOFFSET	0</span>
<span class="cp">#define EEPROM_DEFAULT_HT20_PWRMAXOFFSET	0</span>

<span class="cp">#define RF_OPTION1				0x79</span>
<span class="cp">#define RF_OPTION2				0x7A</span>
<span class="cp">#define RF_OPTION3				0x7B</span>
<span class="cp">#define RF_OPTION4				0x7C</span>

<span class="cp">#define EEPROM_DEFAULT_PID			0x1234</span>
<span class="cp">#define EEPROM_DEFAULT_VID			0x5678</span>
<span class="cp">#define EEPROM_DEFAULT_CUSTOMERID		0xAB</span>
<span class="cp">#define EEPROM_DEFAULT_SUBCUSTOMERID		0xCD</span>
<span class="cp">#define EEPROM_DEFAULT_VERSION			0</span>

<span class="cp">#define	EEPROM_CHANNEL_PLAN_FCC			0x0</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_IC			0x1</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ETSI		0x2</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_SPAIN		0x3</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_FRANCE		0x4</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK			0x5</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK1		0x6</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ISRAEL		0x7</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_TELEC		0x8</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN	0x9</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_WORLD_WIDE_13	0xA</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_NCC			0xB</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_BY_HW_MASK		0x80</span>

<span class="cp">#define EEPROM_CID_DEFAULT			0x0</span>
<span class="cp">#define EEPROM_CID_TOSHIBA			0x4</span>
<span class="cp">#define	EEPROM_CID_CCX				0x10</span>
<span class="cp">#define	EEPROM_CID_QMI				0x0D</span>
<span class="cp">#define EEPROM_CID_WHQL				0xFE</span>

<span class="cp">#define	RTL8192_EEPROM_ID			0x8129</span>

<span class="cp">#define RTL8190_EEPROM_ID			0x8129</span>
<span class="cp">#define EEPROM_HPON				0x02</span>
<span class="cp">#define EEPROM_CLK				0x06</span>
<span class="cp">#define EEPROM_TESTR				0x08</span>

<span class="cp">#define EEPROM_VID				0x0A</span>
<span class="cp">#define EEPROM_DID				0x0C</span>
<span class="cp">#define EEPROM_SVID				0x0E</span>
<span class="cp">#define EEPROM_SMID				0x10</span>

<span class="cp">#define EEPROM_MAC_ADDR				0x16</span>

<span class="cp">#define EEPROM_CCK_TX_PWR_INX			0x5A</span>
<span class="cp">#define EEPROM_HT40_1S_TX_PWR_INX		0x60</span>
<span class="cp">#define EEPROM_HT40_2S_TX_PWR_INX_DIFF		0x66</span>
<span class="cp">#define EEPROM_HT20_TX_PWR_INX_DIFF		0x69</span>
<span class="cp">#define EEPROM_OFDM_TX_PWR_INX_DIFF		0x6C</span>
<span class="cp">#define EEPROM_HT40_MAX_PWR_OFFSET		0x6F</span>
<span class="cp">#define EEPROM_HT20_MAX_PWR_OFFSET		0x72</span>

<span class="cp">#define EEPROM_TSSI_A				0x76</span>
<span class="cp">#define EEPROM_TSSI_B				0x77</span>
<span class="cp">#define EEPROM_THERMAL_METER			0x78</span>
<span class="cp">#define EEPROM_XTAL_K				0x78</span>
<span class="cp">#define EEPROM_RF_OPT1				0x79</span>
<span class="cp">#define EEPROM_RF_OPT2				0x7A</span>
<span class="cp">#define EEPROM_RF_OPT3				0x7B</span>
<span class="cp">#define EEPROM_RF_OPT4				0x7C</span>
<span class="cp">#define EEPROM_CHANNEL_PLAN			0x7D</span>
<span class="cp">#define EEPROM_VERSION				0x7E</span>
<span class="cp">#define EEPROM_CUSTOMER_ID			0x7F</span>

<span class="cp">#define EEPROM_PWRDIFF				0x54</span>

<span class="cp">#define EEPROM_TXPOWERCCK			0x5A</span>
<span class="cp">#define	EEPROM_TXPOWERHT40_1S			0x60</span>
<span class="cp">#define	EEPROM_TXPOWERHT40_2SDIFF		0x66</span>
<span class="cp">#define EEPROM_TXPOWERHT20DIFF			0x69</span>
<span class="cp">#define EEPROM_TXPOWER_OFDMDIFF			0x6C</span>

<span class="cp">#define	EEPROM_TXPWR_GROUP			0x6F</span>

<span class="cp">#define EEPROM_TSSI_A				0x76</span>
<span class="cp">#define EEPROM_TSSI_B				0x77</span>
<span class="cp">#define EEPROM_THERMAL_METER			0x78</span>

<span class="cp">#define EEPROM_CHANNELPLAN			0x75</span>

<span class="cp">#define RF_OPTION1				0x79</span>
<span class="cp">#define RF_OPTION2				0x7A</span>
<span class="cp">#define RF_OPTION3				0x7B</span>
<span class="cp">#define RF_OPTION4				0x7C</span>

<span class="cp">#define	STOPBECON				BIT(6)</span>
<span class="cp">#define	STOPHIGHT				BIT(5)</span>
<span class="cp">#define	STOPMGT					BIT(4)</span>
<span class="cp">#define	STOPVO					BIT(3)</span>
<span class="cp">#define	STOPVI					BIT(2)</span>
<span class="cp">#define	STOPBE					BIT(1)</span>
<span class="cp">#define	STOPBK					BIT(0)</span>

<span class="cp">#define	RCR_APPFCS				BIT(31)</span>
<span class="cp">#define	RCR_APP_FCS				BIT(31)</span>
<span class="cp">#define	RCR_APP_MIC				BIT(30)</span>
<span class="cp">#define	RCR_APP_ICV				BIT(29)</span>
<span class="cp">#define	RCR_APP_PHYSTS				BIT(28)</span>
<span class="cp">#define	RCR_APP_PHYST_RXFF			BIT(28)</span>
<span class="cp">#define	RCR_APP_BA_SSN				BIT(27)</span>
<span class="cp">#define	RCR_ENMBID				BIT(24)</span>
<span class="cp">#define	RCR_LSIGEN				BIT(23)</span>
<span class="cp">#define	RCR_MFBEN				BIT(22)</span>
<span class="cp">#define	RCR_HTC_LOC_CTRL			BIT(14)</span>
<span class="cp">#define	RCR_AMF					BIT(13)</span>
<span class="cp">#define	RCR_ACF					BIT(12)</span>
<span class="cp">#define	RCR_ADF					BIT(11)</span>
<span class="cp">#define	RCR_AICV				BIT(9)</span>
<span class="cp">#define	RCR_ACRC32				BIT(8)</span>
<span class="cp">#define	RCR_CBSSID_BCN				BIT(7)</span>
<span class="cp">#define	RCR_CBSSID_DATA				BIT(6)</span>
<span class="cp">#define	RCR_CBSSID				RCR_CBSSID_DATA</span>
<span class="cp">#define	RCR_APWRMGT				BIT(5)</span>
<span class="cp">#define	RCR_ADD3				BIT(4)</span>
<span class="cp">#define	RCR_AB					BIT(3)</span>
<span class="cp">#define	RCR_AM					BIT(2)</span>
<span class="cp">#define	RCR_APM					BIT(1)</span>
<span class="cp">#define	RCR_AAP					BIT(0)</span>
<span class="cp">#define	RCR_MXDMA_OFFSET			8</span>
<span class="cp">#define	RCR_FIFO_OFFSET				13</span>

<span class="cp">#define RSV_CTRL				0x001C</span>
<span class="cp">#define RD_CTRL					0x0524</span>

<span class="cp">#define REG_USB_INFO				0xFE17</span>
<span class="cp">#define REG_USB_SPECIAL_OPTION			0xFE55</span>

<span class="cp">#define REG_USB_DMA_AGG_TO			0xFE5B</span>
<span class="cp">#define REG_USB_AGG_TO				0xFE5C</span>
<span class="cp">#define REG_USB_AGG_TH				0xFE5D</span>

<span class="cp">#define REG_USB_VID				0xFE60</span>
<span class="cp">#define REG_USB_PID				0xFE62</span>
<span class="cp">#define REG_USB_OPTIONAL			0xFE64</span>
<span class="cp">#define REG_USB_CHIRP_K				0xFE65</span>
<span class="cp">#define REG_USB_PHY				0xFE66</span>
<span class="cp">#define REG_USB_MAC_ADDR			0xFE70</span>
<span class="cp">#define REG_USB_HRPWM				0xFE58</span>
<span class="cp">#define REG_USB_HCPWM				0xFE57</span>

<span class="cp">#define SW18_FPWM				BIT(3)</span>

<span class="cp">#define ISO_MD2PP				BIT(0)</span>
<span class="cp">#define ISO_UA2USB				BIT(1)</span>
<span class="cp">#define ISO_UD2CORE				BIT(2)</span>
<span class="cp">#define ISO_PA2PCIE				BIT(3)</span>
<span class="cp">#define ISO_PD2CORE				BIT(4)</span>
<span class="cp">#define ISO_IP2MAC				BIT(5)</span>
<span class="cp">#define ISO_DIOP				BIT(6)</span>
<span class="cp">#define ISO_DIOE				BIT(7)</span>
<span class="cp">#define ISO_EB2CORE				BIT(8)</span>
<span class="cp">#define ISO_DIOR				BIT(9)</span>

<span class="cp">#define PWC_EV25V				BIT(14)</span>
<span class="cp">#define PWC_EV12V				BIT(15)</span>

<span class="cp">#define FEN_BBRSTB				BIT(0)</span>
<span class="cp">#define FEN_BB_GLB_RSTn				BIT(1)</span>
<span class="cp">#define FEN_USBA				BIT(2)</span>
<span class="cp">#define FEN_UPLL				BIT(3)</span>
<span class="cp">#define FEN_USBD				BIT(4)</span>
<span class="cp">#define FEN_DIO_PCIE				BIT(5)</span>
<span class="cp">#define FEN_PCIEA				BIT(6)</span>
<span class="cp">#define FEN_PPLL				BIT(7)</span>
<span class="cp">#define FEN_PCIED				BIT(8)</span>
<span class="cp">#define FEN_DIOE				BIT(9)</span>
<span class="cp">#define FEN_CPUEN				BIT(10)</span>
<span class="cp">#define FEN_DCORE				BIT(11)</span>
<span class="cp">#define FEN_ELDR				BIT(12)</span>
<span class="cp">#define FEN_DIO_RF				BIT(13)</span>
<span class="cp">#define FEN_HWPDN				BIT(14)</span>
<span class="cp">#define FEN_MREGEN				BIT(15)</span>

<span class="cp">#define PFM_LDALL				BIT(0)</span>
<span class="cp">#define PFM_ALDN				BIT(1)</span>
<span class="cp">#define PFM_LDKP				BIT(2)</span>
<span class="cp">#define PFM_WOWL				BIT(3)</span>
<span class="cp">#define EnPDN					BIT(4)</span>
<span class="cp">#define PDN_PL					BIT(5)</span>
<span class="cp">#define APFM_ONMAC				BIT(8)</span>
<span class="cp">#define APFM_OFF				BIT(9)</span>
<span class="cp">#define APFM_RSM				BIT(10)</span>
<span class="cp">#define AFSM_HSUS				BIT(11)</span>
<span class="cp">#define AFSM_PCIE				BIT(12)</span>
<span class="cp">#define APDM_MAC				BIT(13)</span>
<span class="cp">#define APDM_HOST				BIT(14)</span>
<span class="cp">#define APDM_HPDN				BIT(15)</span>
<span class="cp">#define RDY_MACON				BIT(16)</span>
<span class="cp">#define SUS_HOST				BIT(17)</span>
<span class="cp">#define ROP_ALD					BIT(20)</span>
<span class="cp">#define ROP_PWR					BIT(21)</span>
<span class="cp">#define ROP_SPS					BIT(22)</span>
<span class="cp">#define SOP_MRST				BIT(25)</span>
<span class="cp">#define SOP_FUSE				BIT(26)</span>
<span class="cp">#define SOP_ABG					BIT(27)</span>
<span class="cp">#define SOP_AMB					BIT(28)</span>
<span class="cp">#define SOP_RCK					BIT(29)</span>
<span class="cp">#define SOP_A8M					BIT(30)</span>
<span class="cp">#define XOP_BTCK				BIT(31)</span>

<span class="cp">#define ANAD16V_EN				BIT(0)</span>
<span class="cp">#define ANA8M					BIT(1)</span>
<span class="cp">#define MACSLP					BIT(4)</span>
<span class="cp">#define LOADER_CLK_EN				BIT(5)</span>
<span class="cp">#define _80M_SSC_DIS				BIT(7)</span>
<span class="cp">#define _80M_SSC_EN_HO				BIT(8)</span>
<span class="cp">#define PHY_SSC_RSTB				BIT(9)</span>
<span class="cp">#define SEC_CLK_EN				BIT(10)</span>
<span class="cp">#define MAC_CLK_EN				BIT(11)</span>
<span class="cp">#define SYS_CLK_EN				BIT(12)</span>
<span class="cp">#define RING_CLK_EN				BIT(13)</span>

<span class="cp">#define	BOOT_FROM_EEPROM			BIT(4)</span>
<span class="cp">#define	EEPROM_EN				BIT(5)</span>

<span class="cp">#define AFE_BGEN				BIT(0)</span>
<span class="cp">#define AFE_MBEN				BIT(1)</span>
<span class="cp">#define MAC_ID_EN				BIT(7)</span>

<span class="cp">#define WLOCK_ALL				BIT(0)</span>
<span class="cp">#define WLOCK_00				BIT(1)</span>
<span class="cp">#define WLOCK_04				BIT(2)</span>
<span class="cp">#define WLOCK_08				BIT(3)</span>
<span class="cp">#define WLOCK_40				BIT(4)</span>
<span class="cp">#define R_DIS_PRST_0				BIT(5)</span>
<span class="cp">#define R_DIS_PRST_1				BIT(6)</span>
<span class="cp">#define LOCK_ALL_EN				BIT(7)</span>

<span class="cp">#define RF_EN					BIT(0)</span>
<span class="cp">#define RF_RSTB					BIT(1)</span>
<span class="cp">#define RF_SDMRSTB				BIT(2)</span>

<span class="cp">#define LDA15_EN				BIT(0)</span>
<span class="cp">#define LDA15_STBY				BIT(1)</span>
<span class="cp">#define LDA15_OBUF				BIT(2)</span>
<span class="cp">#define LDA15_REG_VOS				BIT(3)</span>
<span class="cp">#define _LDA15_VOADJ(x)				(((x) &amp; 0x7) &lt;&lt; 4)</span>

<span class="cp">#define LDV12_EN				BIT(0)</span>
<span class="cp">#define LDV12_SDBY				BIT(1)</span>
<span class="cp">#define LPLDO_HSM				BIT(2)</span>
<span class="cp">#define LPLDO_LSM_DIS				BIT(3)</span>
<span class="cp">#define _LDV12_VADJ(x)				(((x) &amp; 0xF) &lt;&lt; 4)</span>

<span class="cp">#define XTAL_EN					BIT(0)</span>
<span class="cp">#define XTAL_BSEL				BIT(1)</span>
<span class="cp">#define _XTAL_BOSC(x)				(((x) &amp; 0x3) &lt;&lt; 2)</span>
<span class="cp">#define _XTAL_CADJ(x)				(((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define XTAL_GATE_USB				BIT(8)</span>
<span class="cp">#define _XTAL_USB_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 9)</span>
<span class="cp">#define XTAL_GATE_AFE				BIT(11)</span>
<span class="cp">#define _XTAL_AFE_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define XTAL_RF_GATE				BIT(14)</span>
<span class="cp">#define _XTAL_RF_DRV(x)				(((x) &amp; 0x3) &lt;&lt; 15)</span>
<span class="cp">#define XTAL_GATE_DIG				BIT(17)</span>
<span class="cp">#define _XTAL_DIG_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define XTAL_BT_GATE				BIT(20)</span>
<span class="cp">#define _XTAL_BT_DRV(x)				(((x) &amp; 0x3) &lt;&lt; 21)</span>
<span class="cp">#define _XTAL_GPIO(x)				(((x) &amp; 0x7) &lt;&lt; 23)</span>

<span class="cp">#define CKDLY_AFE				BIT(26)</span>
<span class="cp">#define CKDLY_USB				BIT(27)</span>
<span class="cp">#define CKDLY_DIG				BIT(28)</span>
<span class="cp">#define CKDLY_BT				BIT(29)</span>

<span class="cp">#define APLL_EN					BIT(0)</span>
<span class="cp">#define APLL_320_EN				BIT(1)</span>
<span class="cp">#define APLL_FREF_SEL				BIT(2)</span>
<span class="cp">#define APLL_EDGE_SEL				BIT(3)</span>
<span class="cp">#define APLL_WDOGB				BIT(4)</span>
<span class="cp">#define APLL_LPFEN				BIT(5)</span>

<span class="cp">#define APLL_REF_CLK_13MHZ			0x1</span>
<span class="cp">#define APLL_REF_CLK_19_2MHZ			0x2</span>
<span class="cp">#define APLL_REF_CLK_20MHZ			0x3</span>
<span class="cp">#define APLL_REF_CLK_25MHZ			0x4</span>
<span class="cp">#define APLL_REF_CLK_26MHZ			0x5</span>
<span class="cp">#define APLL_REF_CLK_38_4MHZ			0x6</span>
<span class="cp">#define APLL_REF_CLK_40MHZ			0x7</span>

<span class="cp">#define APLL_320EN				BIT(14)</span>
<span class="cp">#define APLL_80EN				BIT(15)</span>
<span class="cp">#define APLL_1MEN				BIT(24)</span>

<span class="cp">#define ALD_EN					BIT(18)</span>
<span class="cp">#define EF_PD					BIT(19)</span>
<span class="cp">#define EF_FLAG					BIT(31)</span>

<span class="cp">#define EF_TRPT					BIT(7)</span>
<span class="cp">#define LDOE25_EN				BIT(31)</span>

<span class="cp">#define RSM_EN					BIT(0)</span>
<span class="cp">#define Timer_EN				BIT(4)</span>

<span class="cp">#define TRSW0EN					BIT(2)</span>
<span class="cp">#define TRSW1EN					BIT(3)</span>
<span class="cp">#define EROM_EN					BIT(4)</span>
<span class="cp">#define EnBT					BIT(5)</span>
<span class="cp">#define EnUart					BIT(8)</span>
<span class="cp">#define Uart_910				BIT(9)</span>
<span class="cp">#define EnPMAC					BIT(10)</span>
<span class="cp">#define SIC_SWRST				BIT(11)</span>
<span class="cp">#define EnSIC					BIT(12)</span>
<span class="cp">#define SIC_23					BIT(13)</span>
<span class="cp">#define EnHDP					BIT(14)</span>
<span class="cp">#define SIC_LBK					BIT(15)</span>

<span class="cp">#define LED0PL					BIT(4)</span>
<span class="cp">#define LED1PL					BIT(12)</span>
<span class="cp">#define LED0DIS					BIT(7)</span>

<span class="cp">#define MCUFWDL_EN				BIT(0)</span>
<span class="cp">#define MCUFWDL_RDY				BIT(1)</span>
<span class="cp">#define FWDL_ChkSum_rpt				BIT(2)</span>
<span class="cp">#define MACINI_RDY				BIT(3)</span>
<span class="cp">#define BBINI_RDY				BIT(4)</span>
<span class="cp">#define RFINI_RDY				BIT(5)</span>
<span class="cp">#define WINTINI_RDY				BIT(6)</span>
<span class="cp">#define CPRST					BIT(23)</span>

<span class="cp">#define XCLK_VLD				BIT(0)</span>
<span class="cp">#define ACLK_VLD				BIT(1)</span>
<span class="cp">#define UCLK_VLD				BIT(2)</span>
<span class="cp">#define PCLK_VLD				BIT(3)</span>
<span class="cp">#define PCIRSTB					BIT(4)</span>
<span class="cp">#define V15_VLD					BIT(5)</span>
<span class="cp">#define TRP_B15V_EN				BIT(7)</span>
<span class="cp">#define SIC_IDLE				BIT(8)</span>
<span class="cp">#define BD_MAC2					BIT(9)</span>
<span class="cp">#define BD_MAC1					BIT(10)</span>
<span class="cp">#define IC_MACPHY_MODE				BIT(11)</span>
<span class="cp">#define BT_FUNC					BIT(16)</span>
<span class="cp">#define VENDOR_ID				BIT(19)</span>
<span class="cp">#define PAD_HWPD_IDN				BIT(22)</span>
<span class="cp">#define TRP_VAUX_EN				BIT(23)</span>
<span class="cp">#define TRP_BT_EN				BIT(24)</span>
<span class="cp">#define BD_PKG_SEL				BIT(25)</span>
<span class="cp">#define BD_HCI_SEL				BIT(26)</span>
<span class="cp">#define TYPE_ID					BIT(27)</span>
<span class="cp">#define	RF_RL_ID		(BIT(31) | BIT(30) | BIT(29) | BIT(28))</span>

<span class="cp">#define CHIP_VER_RTL_MASK			0xF000</span>
<span class="cp">#define CHIP_VER_RTL_SHIFT			12</span>

<span class="cp">#define REG_LBMODE				(REG_CR + 3)</span>

<span class="cp">#define HCI_TXDMA_EN				BIT(0)</span>
<span class="cp">#define HCI_RXDMA_EN				BIT(1)</span>
<span class="cp">#define TXDMA_EN				BIT(2)</span>
<span class="cp">#define RXDMA_EN				BIT(3)</span>
<span class="cp">#define PROTOCOL_EN				BIT(4)</span>
<span class="cp">#define SCHEDULE_EN				BIT(5)</span>
<span class="cp">#define MACTXEN					BIT(6)</span>
<span class="cp">#define MACRXEN					BIT(7)</span>
<span class="cp">#define ENSWBCN					BIT(8)</span>
<span class="cp">#define ENSEC					BIT(9)</span>

<span class="cp">#define _NETTYPE(x)				(((x) &amp; 0x3) &lt;&lt; 16)</span>
<span class="cp">#define MASK_NETTYPE				0x30000</span>
<span class="cp">#define NT_NO_LINK				0x0</span>
<span class="cp">#define NT_LINK_AD_HOC				0x1</span>
<span class="cp">#define NT_LINK_AP				0x2</span>
<span class="cp">#define NT_AS_AP				0x3</span>

<span class="cp">#define _LBMODE(x)				(((x) &amp; 0xF) &lt;&lt; 24)</span>
<span class="cp">#define MASK_LBMODE				0xF000000</span>
<span class="cp">#define LOOPBACK_NORMAL				0x0</span>
<span class="cp">#define LOOPBACK_IMMEDIATELY			0xB</span>
<span class="cp">#define LOOPBACK_MAC_DELAY			0x3</span>
<span class="cp">#define LOOPBACK_PHY				0x1</span>
<span class="cp">#define LOOPBACK_DMA				0x7</span>

<span class="cp">#define GET_RX_PAGE_SIZE(value)		((value) &amp; 0xF)</span>
<span class="cp">#define GET_TX_PAGE_SIZE(value)		(((value) &amp; 0xF0) &gt;&gt; 4)</span>
<span class="cp">#define _PSRX_MASK				0xF</span>
<span class="cp">#define _PSTX_MASK				0xF0</span>
<span class="cp">#define _PSRX(x)				(x)</span>
<span class="cp">#define _PSTX(x)				((x) &lt;&lt; 4)</span>

<span class="cp">#define PBP_64					0x0</span>
<span class="cp">#define PBP_128					0x1</span>
<span class="cp">#define PBP_256					0x2</span>
<span class="cp">#define PBP_512					0x3</span>
<span class="cp">#define PBP_1024				0x4</span>

<span class="cp">#define RXDMA_ARBBW_EN				BIT(0)</span>
<span class="cp">#define RXSHFT_EN				BIT(1)</span>
<span class="cp">#define RXDMA_AGG_EN				BIT(2)</span>
<span class="cp">#define QS_VO_QUEUE				BIT(8)</span>
<span class="cp">#define QS_VI_QUEUE				BIT(9)</span>
<span class="cp">#define QS_BE_QUEUE				BIT(10)</span>
<span class="cp">#define QS_BK_QUEUE				BIT(11)</span>
<span class="cp">#define QS_MANAGER_QUEUE			BIT(12)</span>
<span class="cp">#define QS_HIGH_QUEUE				BIT(13)</span>

<span class="cp">#define HQSEL_VOQ				BIT(0)</span>
<span class="cp">#define HQSEL_VIQ				BIT(1)</span>
<span class="cp">#define HQSEL_BEQ				BIT(2)</span>
<span class="cp">#define HQSEL_BKQ				BIT(3)</span>
<span class="cp">#define HQSEL_MGTQ				BIT(4)</span>
<span class="cp">#define HQSEL_HIQ				BIT(5)</span>

<span class="cp">#define _TXDMA_HIQ_MAP(x)			(((x)&amp;0x3) &lt;&lt; 14)</span>
<span class="cp">#define _TXDMA_MGQ_MAP(x)			(((x)&amp;0x3) &lt;&lt; 12)</span>
<span class="cp">#define _TXDMA_BKQ_MAP(x)			(((x)&amp;0x3) &lt;&lt; 10)</span>
<span class="cp">#define _TXDMA_BEQ_MAP(x)			(((x)&amp;0x3) &lt;&lt;  8)</span>
<span class="cp">#define _TXDMA_VIQ_MAP(x)			(((x)&amp;0x3) &lt;&lt;  6)</span>
<span class="cp">#define _TXDMA_VOQ_MAP(x)			(((x)&amp;0x3) &lt;&lt;  4)</span>

<span class="cp">#define QUEUE_LOW				1</span>
<span class="cp">#define QUEUE_NORMAL				2</span>
<span class="cp">#define QUEUE_HIGH				3</span>

<span class="cp">#define _LLT_NO_ACTIVE				0x0</span>
<span class="cp">#define _LLT_WRITE_ACCESS			0x1</span>
<span class="cp">#define _LLT_READ_ACCESS			0x2</span>

<span class="cp">#define _LLT_INIT_DATA(x)			((x) &amp; 0xFF)</span>
<span class="cp">#define _LLT_INIT_ADDR(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>
<span class="cp">#define _LLT_OP(x)				(((x) &amp; 0x3) &lt;&lt; 30)</span>
<span class="cp">#define _LLT_OP_VALUE(x)			(((x) &gt;&gt; 30) &amp; 0x3)</span>

<span class="cp">#define BB_WRITE_READ_MASK			(BIT(31) | BIT(30))</span>
<span class="cp">#define BB_WRITE_EN				BIT(30)</span>
<span class="cp">#define BB_READ_EN				BIT(31)</span>

<span class="cp">#define _HPQ(x)					((x) &amp; 0xFF)</span>
<span class="cp">#define _LPQ(x)					(((x) &amp; 0xFF) &lt;&lt; 8)</span>
<span class="cp">#define _PUBQ(x)				(((x) &amp; 0xFF) &lt;&lt; 16)</span>
<span class="cp">#define _NPQ(x)					((x) &amp; 0xFF)</span>

<span class="cp">#define HPQ_PUBLIC_DIS				BIT(24)</span>
<span class="cp">#define LPQ_PUBLIC_DIS				BIT(25)</span>
<span class="cp">#define LD_RQPN					BIT(31)</span>

<span class="cp">#define BCN_VALID				BIT(16)</span>
<span class="cp">#define BCN_HEAD(x)				(((x) &amp; 0xFF) &lt;&lt; 8)</span>
<span class="cp">#define	BCN_HEAD_MASK				0xFF00</span>

<span class="cp">#define BLK_DESC_NUM_SHIFT			4</span>
<span class="cp">#define BLK_DESC_NUM_MASK			0xF</span>

<span class="cp">#define DROP_DATA_EN				BIT(9)</span>

<span class="cp">#define EN_AMPDU_RTY_NEW			BIT(7)</span>

<span class="cp">#define _INIRTSMCS_SEL(x)			((x) &amp; 0x3F)</span>

<span class="cp">#define _SPEC_SIFS_CCK(x)			((x) &amp; 0xFF)</span>
<span class="cp">#define _SPEC_SIFS_OFDM(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>

<span class="cp">#define RATE_REG_BITMAP_ALL			0xFFFFF</span>

<span class="cp">#define _RRSC_BITMAP(x)				((x) &amp; 0xFFFFF)</span>

<span class="cp">#define _RRSR_RSC(x)				(((x) &amp; 0x3) &lt;&lt; 21)</span>
<span class="cp">#define RRSR_RSC_RESERVED			0x0</span>
<span class="cp">#define RRSR_RSC_UPPER_SUBCHANNEL		0x1</span>
<span class="cp">#define RRSR_RSC_LOWER_SUBCHANNEL		0x2</span>
<span class="cp">#define RRSR_RSC_DUPLICATE_MODE			0x3</span>

<span class="cp">#define USE_SHORT_G1				BIT(20)</span>

<span class="cp">#define _AGGLMT_MCS0(x)				((x) &amp; 0xF)</span>
<span class="cp">#define _AGGLMT_MCS1(x)				(((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define _AGGLMT_MCS2(x)				(((x) &amp; 0xF) &lt;&lt; 8)</span>
<span class="cp">#define _AGGLMT_MCS3(x)				(((x) &amp; 0xF) &lt;&lt; 12)</span>
<span class="cp">#define _AGGLMT_MCS4(x)				(((x) &amp; 0xF) &lt;&lt; 16)</span>
<span class="cp">#define _AGGLMT_MCS5(x)				(((x) &amp; 0xF) &lt;&lt; 20)</span>
<span class="cp">#define _AGGLMT_MCS6(x)				(((x) &amp; 0xF) &lt;&lt; 24)</span>
<span class="cp">#define _AGGLMT_MCS7(x)				(((x) &amp; 0xF) &lt;&lt; 28)</span>

<span class="cp">#define	RETRY_LIMIT_SHORT_SHIFT			8</span>
<span class="cp">#define	RETRY_LIMIT_LONG_SHIFT			0</span>

<span class="cp">#define _DARF_RC1(x)				((x) &amp; 0x1F)</span>
<span class="cp">#define _DARF_RC2(x)				(((x) &amp; 0x1F) &lt;&lt; 8)</span>
<span class="cp">#define _DARF_RC3(x)				(((x) &amp; 0x1F) &lt;&lt; 16)</span>
<span class="cp">#define _DARF_RC4(x)				(((x) &amp; 0x1F) &lt;&lt; 24)</span>
<span class="cp">#define _DARF_RC5(x)				((x) &amp; 0x1F)</span>
<span class="cp">#define _DARF_RC6(x)				(((x) &amp; 0x1F) &lt;&lt; 8)</span>
<span class="cp">#define _DARF_RC7(x)				(((x) &amp; 0x1F) &lt;&lt; 16)</span>
<span class="cp">#define _DARF_RC8(x)				(((x) &amp; 0x1F) &lt;&lt; 24)</span>

<span class="cp">#define _RARF_RC1(x)				((x) &amp; 0x1F)</span>
<span class="cp">#define _RARF_RC2(x)				(((x) &amp; 0x1F) &lt;&lt; 8)</span>
<span class="cp">#define _RARF_RC3(x)				(((x) &amp; 0x1F) &lt;&lt; 16)</span>
<span class="cp">#define _RARF_RC4(x)				(((x) &amp; 0x1F) &lt;&lt; 24)</span>
<span class="cp">#define _RARF_RC5(x)				((x) &amp; 0x1F)</span>
<span class="cp">#define _RARF_RC6(x)				(((x) &amp; 0x1F) &lt;&lt; 8)</span>
<span class="cp">#define _RARF_RC7(x)				(((x) &amp; 0x1F) &lt;&lt; 16)</span>
<span class="cp">#define _RARF_RC8(x)				(((x) &amp; 0x1F) &lt;&lt; 24)</span>

<span class="cp">#define AC_PARAM_TXOP_OFFSET			16</span>
<span class="cp">#define AC_PARAM_TXOP_LIMIT_OFFSET		16</span>
<span class="cp">#define AC_PARAM_ECW_MAX_OFFSET			12</span>
<span class="cp">#define AC_PARAM_ECW_MIN_OFFSET			8</span>
<span class="cp">#define AC_PARAM_AIFS_OFFSET			0</span>

<span class="cp">#define _AIFS(x)				(x)</span>
<span class="cp">#define _ECW_MAX_MIN(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define _TXOP_LIMIT(x)				((x) &lt;&lt; 16)</span>

<span class="cp">#define _BCNIFS(x)				((x) &amp; 0xFF)</span>
<span class="cp">#define _BCNECW(x)				((((x) &amp; 0xF)) &lt;&lt; 8)</span>

<span class="cp">#define _LRL(x)					((x) &amp; 0x3F)</span>
<span class="cp">#define _SRL(x)					(((x) &amp; 0x3F) &lt;&lt; 8)</span>

<span class="cp">#define _SIFS_CCK_CTX(x)			((x) &amp; 0xFF)</span>
<span class="cp">#define _SIFS_CCK_TRX(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>

<span class="cp">#define _SIFS_OFDM_CTX(x)			((x) &amp; 0xFF)</span>
<span class="cp">#define _SIFS_OFDM_TRX(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>

<span class="cp">#define _TBTT_PROHIBIT_HOLD(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>

<span class="cp">#define DIS_EDCA_CNT_DWN			BIT(11)</span>

<span class="cp">#define EN_MBSSID				BIT(1)</span>
<span class="cp">#define EN_TXBCN_RPT				BIT(2)</span>
<span class="cp">#define	EN_BCN_FUNCTION				BIT(3)</span>

<span class="cp">#define TSFTR_RST				BIT(0)</span>
<span class="cp">#define TSFTR1_RST				BIT(1)</span>

<span class="cp">#define STOP_BCNQ				BIT(6)</span>

<span class="cp">#define	DIS_TSF_UDT0_NORMAL_CHIP		BIT(4)</span>
<span class="cp">#define	DIS_TSF_UDT0_TEST_CHIP			BIT(5)</span>

<span class="cp">#define	AcmHw_HwEn				BIT(0)</span>
<span class="cp">#define	AcmHw_BeqEn				BIT(1)</span>
<span class="cp">#define	AcmHw_ViqEn				BIT(2)</span>
<span class="cp">#define	AcmHw_VoqEn				BIT(3)</span>
<span class="cp">#define	AcmHw_BeqStatus				BIT(4)</span>
<span class="cp">#define	AcmHw_ViqStatus				BIT(5)</span>
<span class="cp">#define	AcmHw_VoqStatus				BIT(6)</span>

<span class="cp">#define APSDOFF					BIT(6)</span>
<span class="cp">#define APSDOFF_STATUS				BIT(7)</span>

<span class="cp">#define BW_20MHZ				BIT(2)</span>

<span class="cp">#define RATE_BITMAP_ALL				0xFFFFF</span>

<span class="cp">#define RATE_RRSR_CCK_ONLY_1M			0xFFFF1</span>

<span class="cp">#define TSFRST					BIT(0)</span>
<span class="cp">#define DIS_GCLK				BIT(1)</span>
<span class="cp">#define PAD_SEL					BIT(2)</span>
<span class="cp">#define PWR_ST					BIT(6)</span>
<span class="cp">#define PWRBIT_OW_EN				BIT(7)</span>
<span class="cp">#define ACRC					BIT(8)</span>
<span class="cp">#define CFENDFORM				BIT(9)</span>
<span class="cp">#define ICV					BIT(10)</span>

<span class="cp">#define AAP					BIT(0)</span>
<span class="cp">#define APM					BIT(1)</span>
<span class="cp">#define AM					BIT(2)</span>
<span class="cp">#define AB					BIT(3)</span>
<span class="cp">#define ADD3					BIT(4)</span>
<span class="cp">#define APWRMGT					BIT(5)</span>
<span class="cp">#define CBSSID					BIT(6)</span>
<span class="cp">#define CBSSID_DATA				BIT(6)</span>
<span class="cp">#define CBSSID_BCN				BIT(7)</span>
<span class="cp">#define ACRC32					BIT(8)</span>
<span class="cp">#define AICV					BIT(9)</span>
<span class="cp">#define ADF					BIT(11)</span>
<span class="cp">#define ACF					BIT(12)</span>
<span class="cp">#define AMF					BIT(13)</span>
<span class="cp">#define HTC_LOC_CTRL				BIT(14)</span>
<span class="cp">#define UC_DATA_EN				BIT(16)</span>
<span class="cp">#define BM_DATA_EN				BIT(17)</span>
<span class="cp">#define MFBEN					BIT(22)</span>
<span class="cp">#define LSIGEN					BIT(23)</span>
<span class="cp">#define EnMBID					BIT(24)</span>
<span class="cp">#define APP_BASSN				BIT(27)</span>
<span class="cp">#define APP_PHYSTS				BIT(28)</span>
<span class="cp">#define APP_ICV					BIT(29)</span>
<span class="cp">#define APP_MIC					BIT(30)</span>
<span class="cp">#define APP_FCS					BIT(31)</span>

<span class="cp">#define _MIN_SPACE(x)				((x) &amp; 0x7)</span>
<span class="cp">#define _SHORT_GI_PADDING(x)			(((x) &amp; 0x1F) &lt;&lt; 3)</span>

<span class="cp">#define RXERR_TYPE_OFDM_PPDU			0</span>
<span class="cp">#define RXERR_TYPE_OFDM_FALSE_ALARM		1</span>
<span class="cp">#define	RXERR_TYPE_OFDM_MPDU_OK			2</span>
<span class="cp">#define RXERR_TYPE_OFDM_MPDU_FAIL		3</span>
<span class="cp">#define RXERR_TYPE_CCK_PPDU			4</span>
<span class="cp">#define RXERR_TYPE_CCK_FALSE_ALARM		5</span>
<span class="cp">#define RXERR_TYPE_CCK_MPDU_OK			6</span>
<span class="cp">#define RXERR_TYPE_CCK_MPDU_FAIL		7</span>
<span class="cp">#define RXERR_TYPE_HT_PPDU			8</span>
<span class="cp">#define RXERR_TYPE_HT_FALSE_ALARM		9</span>
<span class="cp">#define RXERR_TYPE_HT_MPDU_TOTAL		10</span>
<span class="cp">#define RXERR_TYPE_HT_MPDU_OK			11</span>
<span class="cp">#define RXERR_TYPE_HT_MPDU_FAIL			12</span>
<span class="cp">#define RXERR_TYPE_RX_FULL_DROP			15</span>

<span class="cp">#define RXERR_COUNTER_MASK			0xFFFFF</span>
<span class="cp">#define RXERR_RPT_RST				BIT(27)</span>
<span class="cp">#define _RXERR_RPT_SEL(type)			((type) &lt;&lt; 28)</span>

<span class="cp">#define	SCR_TxUseDK				BIT(0)</span>
<span class="cp">#define	SCR_RxUseDK				BIT(1)</span>
<span class="cp">#define	SCR_TxEncEnable				BIT(2)</span>
<span class="cp">#define	SCR_RxDecEnable				BIT(3)</span>
<span class="cp">#define	SCR_SKByA2				BIT(4)</span>
<span class="cp">#define	SCR_NoSKMC				BIT(5)</span>
<span class="cp">#define SCR_TXBCUSEDK				BIT(6)</span>
<span class="cp">#define SCR_RXBCUSEDK				BIT(7)</span>

<span class="cp">#define USB_IS_HIGH_SPEED			0</span>
<span class="cp">#define USB_IS_FULL_SPEED			1</span>
<span class="cp">#define USB_SPEED_MASK				BIT(5)</span>

<span class="cp">#define USB_NORMAL_SIE_EP_MASK			0xF</span>
<span class="cp">#define USB_NORMAL_SIE_EP_SHIFT			4</span>

<span class="cp">#define USB_TEST_EP_MASK			0x30</span>
<span class="cp">#define USB_TEST_EP_SHIFT			4</span>

<span class="cp">#define USB_AGG_EN				BIT(3)</span>

<span class="cp">#define LAST_ENTRY_OF_TX_PKT_BUFFER		255</span>

<span class="cp">#define POLLING_LLT_THRESHOLD			20</span>
<span class="cp">#define POLLING_READY_TIMEOUT_COUNT		1000</span>

<span class="cp">#define	MAX_MSS_DENSITY_2T			0x13</span>
<span class="cp">#define	MAX_MSS_DENSITY_1T			0x0A</span>

<span class="cp">#define EPROM_CMD_OPERATING_MODE_MASK	((1&lt;&lt;7)|(1&lt;&lt;6))</span>
<span class="cp">#define EPROM_CMD_CONFIG			0x3</span>
<span class="cp">#define EPROM_CMD_LOAD				1</span>

<span class="cp">#define HWSET_MAX_SIZE				128</span>
<span class="cp">#define	HWSET_MAX_SIZE_92S			HWSET_MAX_SIZE</span>
<span class="cp">#define EFUSE_MAX_SECTION			16</span>

<span class="cp">#define	WL_HWPDN_EN				BIT(0)</span>

<span class="cp">#define	HAL_8192C_HW_GPIO_WPS_BIT		BIT(2)</span>

<span class="cp">#define	RPMAC_RESET				0x100</span>
<span class="cp">#define	RPMAC_TXSTART				0x104</span>
<span class="cp">#define	RPMAC_TXLEGACYSIG			0x108</span>
<span class="cp">#define	RPMAC_TXHTSIG1				0x10c</span>
<span class="cp">#define	RPMAC_TXHTSIG2				0x110</span>
<span class="cp">#define	RPMAC_PHYDEBUG				0x114</span>
<span class="cp">#define	RPMAC_TXPACKETNUM			0x118</span>
<span class="cp">#define	RPMAC_TXIDLE				0x11c</span>
<span class="cp">#define	RPMAC_TXMACHEADER0			0x120</span>
<span class="cp">#define	RPMAC_TXMACHEADER1			0x124</span>
<span class="cp">#define	RPMAC_TXMACHEADER2			0x128</span>
<span class="cp">#define	RPMAC_TXMACHEADER3			0x12c</span>
<span class="cp">#define	RPMAC_TXMACHEADER4			0x130</span>
<span class="cp">#define	RPMAC_TXMACHEADER5			0x134</span>
<span class="cp">#define	RPMAC_TXDADATYPE			0x138</span>
<span class="cp">#define	RPMAC_TXRANDOMSEED			0x13c</span>
<span class="cp">#define	RPMAC_CCKPLCPPREAMBLE			0x140</span>
<span class="cp">#define	RPMAC_CCKPLCPHEADER			0x144</span>
<span class="cp">#define	RPMAC_CCKCRC16				0x148</span>
<span class="cp">#define	RPMAC_OFDMRXCRC32OK			0x170</span>
<span class="cp">#define	RPMAC_OFDMRXCRC32Er			0x174</span>
<span class="cp">#define	RPMAC_OFDMRXPARITYER			0x178</span>
<span class="cp">#define	RPMAC_OFDMRXCRC8ER			0x17c</span>
<span class="cp">#define	RPMAC_CCKCRXRC16ER			0x180</span>
<span class="cp">#define	RPMAC_CCKCRXRC32ER			0x184</span>
<span class="cp">#define	RPMAC_CCKCRXRC32OK			0x188</span>
<span class="cp">#define	RPMAC_TXSTATUS				0x18c</span>

<span class="cp">#define	RFPGA0_RFMOD				0x800</span>

<span class="cp">#define	RFPGA0_TXINFO				0x804</span>
<span class="cp">#define	RFPGA0_PSDFUNCTION			0x808</span>

<span class="cp">#define	RFPGA0_TXGAINSTAGE			0x80c</span>

<span class="cp">#define	RFPGA0_RFTIMING1			0x810</span>
<span class="cp">#define	RFPGA0_RFTIMING2			0x814</span>

<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER1		0x820</span>
<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER2		0x824</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER1		0x828</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER2		0x82c</span>

<span class="cp">#define	RFPGA0_XA_LSSIPARAMETER			0x840</span>
<span class="cp">#define	RFPGA0_XB_LSSIPARAMETER			0x844</span>

<span class="cp">#define	RFPGA0_RFWAKEUPPARAMETER		0x850</span>
<span class="cp">#define	RFPGA0_RFSLEEPUPPARAMETER		0x854</span>

<span class="cp">#define	RFPGA0_XAB_SWITCHCONTROL		0x858</span>
<span class="cp">#define	RFPGA0_XCD_SWITCHCONTROL		0x85c</span>

<span class="cp">#define	RFPGA0_XA_RFINTERFACEOE			0x860</span>
<span class="cp">#define	RFPGA0_XB_RFINTERFACEOE			0x864</span>

<span class="cp">#define	RFPGA0_XAB_RFINTERFACESW		0x870</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACESW		0x874</span>

<span class="cp">#define	rFPGA0_XAB_RFPARAMETER			0x878</span>
<span class="cp">#define	rFPGA0_XCD_RFPARAMETER			0x87c</span>

<span class="cp">#define	RFPGA0_ANALOGPARAMETER1			0x880</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER2			0x884</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER3			0x888</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER4			0x88c</span>

<span class="cp">#define	RFPGA0_XA_LSSIREADBACK			0x8a0</span>
<span class="cp">#define	RFPGA0_XB_LSSIREADBACK			0x8a4</span>
<span class="cp">#define	RFPGA0_XC_LSSIREADBACK			0x8a8</span>
<span class="cp">#define	RFPGA0_XD_LSSIREADBACK			0x8ac</span>

<span class="cp">#define	RFPGA0_PSDREPORT			0x8b4</span>
<span class="cp">#define	TRANSCEIVEA_HSPI_READBACK		0x8b8</span>
<span class="cp">#define	TRANSCEIVEB_HSPI_READBACK		0x8bc</span>
<span class="cp">#define	RFPGA0_XAB_RFINTERFACERB		0x8e0</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACERB		0x8e4</span>

<span class="cp">#define	RFPGA1_RFMOD				0x900</span>

<span class="cp">#define	RFPGA1_TXBLOCK				0x904</span>
<span class="cp">#define	RFPGA1_DEBUGSELECT			0x908</span>
<span class="cp">#define	RFPGA1_TXINFO				0x90c</span>

<span class="cp">#define	RCCK0_SYSTEM				0xa00</span>

<span class="cp">#define	RCCK0_AFESETTING			0xa04</span>
<span class="cp">#define	RCCK0_CCA				0xa08</span>

<span class="cp">#define	RCCK0_RXAGC1				0xa0c</span>
<span class="cp">#define	RCCK0_RXAGC2				0xa10</span>

<span class="cp">#define	RCCK0_RXHP				0xa14</span>

<span class="cp">#define	RCCK0_DSPPARAMETER1			0xa18</span>
<span class="cp">#define	RCCK0_DSPPARAMETER2			0xa1c</span>

<span class="cp">#define	RCCK0_TXFILTER1				0xa20</span>
<span class="cp">#define	RCCK0_TXFILTER2				0xa24</span>
<span class="cp">#define	RCCK0_DEBUGPORT				0xa28</span>
<span class="cp">#define	RCCK0_FALSEALARMREPORT			0xa2c</span>
<span class="cp">#define	RCCK0_TRSSIREPORT			0xa50</span>
<span class="cp">#define	RCCK0_RXREPORT				0xa54</span>
<span class="cp">#define	RCCK0_FACOUNTERLOWER			0xa5c</span>
<span class="cp">#define	RCCK0_FACOUNTERUPPER			0xa58</span>

<span class="cp">#define	ROFDM0_LSTF				0xc00</span>

<span class="cp">#define	ROFDM0_TRXPATHENABLE			0xc04</span>
<span class="cp">#define	ROFDM0_TRMUXPAR				0xc08</span>
<span class="cp">#define	ROFDM0_TRSWISOLATION			0xc0c</span>

<span class="cp">#define	ROFDM0_XARXAFE				0xc10</span>
<span class="cp">#define	ROFDM0_XARXIQIMBALANCE			0xc14</span>
<span class="cp">#define	ROFDM0_XBRXAFE				0xc18</span>
<span class="cp">#define	ROFDM0_XBRXIQIMBALANCE			0xc1c</span>
<span class="cp">#define	ROFDM0_XCRXAFE				0xc20</span>
<span class="cp">#define	ROFDM0_XCRXIQIMBANLANCE			0xc24</span>
<span class="cp">#define	ROFDM0_XDRXAFE				0xc28</span>
<span class="cp">#define	ROFDM0_XDRXIQIMBALANCE			0xc2c</span>

<span class="cp">#define	ROFDM0_RXDETECTOR1			0xc30</span>
<span class="cp">#define	ROFDM0_RXDETECTOR2			0xc34</span>
<span class="cp">#define	ROFDM0_RXDETECTOR3			0xc38</span>
<span class="cp">#define	ROFDM0_RXDETECTOR4			0xc3c</span>

<span class="cp">#define	ROFDM0_RXDSP				0xc40</span>
<span class="cp">#define	ROFDM0_CFOANDDAGC			0xc44</span>
<span class="cp">#define	ROFDM0_CCADROPTHRESHOLD			0xc48</span>
<span class="cp">#define	ROFDM0_ECCATHRESHOLD			0xc4c</span>

<span class="cp">#define	ROFDM0_XAAGCCORE1			0xc50</span>
<span class="cp">#define	ROFDM0_XAAGCCORE2			0xc54</span>
<span class="cp">#define	ROFDM0_XBAGCCORE1			0xc58</span>
<span class="cp">#define	ROFDM0_XBAGCCORE2			0xc5c</span>
<span class="cp">#define	ROFDM0_XCAGCCORE1			0xc60</span>
<span class="cp">#define	ROFDM0_XCAGCCORE2			0xc64</span>
<span class="cp">#define	ROFDM0_XDAGCCORE1			0xc68</span>
<span class="cp">#define	ROFDM0_XDAGCCORE2			0xc6c</span>

<span class="cp">#define	ROFDM0_AGCPARAMETER1			0xc70</span>
<span class="cp">#define	ROFDM0_AGCPARAMETER2			0xc74</span>
<span class="cp">#define	ROFDM0_AGCRSSITABLE			0xc78</span>
<span class="cp">#define	ROFDM0_HTSTFAGC				0xc7c</span>

<span class="cp">#define	ROFDM0_XATXIQIMBALANCE			0xc80</span>
<span class="cp">#define	ROFDM0_XATXAFE				0xc84</span>
<span class="cp">#define	ROFDM0_XBTXIQIMBALANCE			0xc88</span>
<span class="cp">#define	ROFDM0_XBTXAFE				0xc8c</span>
<span class="cp">#define	ROFDM0_XCTXIQIMBALANCE			0xc90</span>
<span class="cp">#define	ROFDM0_XCTXAFE				0xc94</span>
<span class="cp">#define	ROFDM0_XDTXIQIMBALANCE			0xc98</span>
<span class="cp">#define	ROFDM0_XDTXAFE				0xc9c</span>

<span class="cp">#define ROFDM0_RXIQEXTANTA			0xca0</span>

<span class="cp">#define	ROFDM0_RXHPPARAMETER			0xce0</span>
<span class="cp">#define	ROFDM0_TXPSEUDONOISEWGT			0xce4</span>
<span class="cp">#define	ROFDM0_FRAMESYNC			0xcf0</span>
<span class="cp">#define	ROFDM0_DFSREPORT			0xcf4</span>
<span class="cp">#define	ROFDM0_TXCOEFF1				0xca4</span>
<span class="cp">#define	ROFDM0_TXCOEFF2				0xca8</span>
<span class="cp">#define	ROFDM0_TXCOEFF3				0xcac</span>
<span class="cp">#define	ROFDM0_TXCOEFF4				0xcb0</span>
<span class="cp">#define	ROFDM0_TXCOEFF5				0xcb4</span>
<span class="cp">#define	ROFDM0_TXCOEFF6				0xcb8</span>

<span class="cp">#define	ROFDM1_LSTF				0xd00</span>
<span class="cp">#define	ROFDM1_TRXPATHENABLE			0xd04</span>

<span class="cp">#define	ROFDM1_CF0				0xd08</span>
<span class="cp">#define	ROFDM1_CSI1				0xd10</span>
<span class="cp">#define	ROFDM1_SBD				0xd14</span>
<span class="cp">#define	ROFDM1_CSI2				0xd18</span>
<span class="cp">#define	ROFDM1_CFOTRACKING			0xd2c</span>
<span class="cp">#define	ROFDM1_TRXMESAURE1			0xd34</span>
<span class="cp">#define	ROFDM1_INTFDET				0xd3c</span>
<span class="cp">#define	ROFDM1_PSEUDONOISESTATEAB		0xd50</span>
<span class="cp">#define	ROFDM1_PSEUDONOISESTATECD		0xd54</span>
<span class="cp">#define	ROFDM1_RXPSEUDONOISEWGT			0xd58</span>

<span class="cp">#define	ROFDM_PHYCOUNTER1			0xda0</span>
<span class="cp">#define	ROFDM_PHYCOUNTER2			0xda4</span>
<span class="cp">#define	ROFDM_PHYCOUNTER3			0xda8</span>

<span class="cp">#define	ROFDM_SHORTCFOAB			0xdac</span>
<span class="cp">#define	ROFDM_SHORTCFOCD			0xdb0</span>
<span class="cp">#define	ROFDM_LONGCFOAB				0xdb4</span>
<span class="cp">#define	ROFDM_LONGCFOCD				0xdb8</span>
<span class="cp">#define	ROFDM_TAILCF0AB				0xdbc</span>
<span class="cp">#define	ROFDM_TAILCF0CD				0xdc0</span>
<span class="cp">#define	ROFDM_PWMEASURE1			0xdc4</span>
<span class="cp">#define	ROFDM_PWMEASURE2			0xdc8</span>
<span class="cp">#define	ROFDM_BWREPORT				0xdcc</span>
<span class="cp">#define	ROFDM_AGCREPORT				0xdd0</span>
<span class="cp">#define	ROFDM_RXSNR				0xdd4</span>
<span class="cp">#define	ROFDM_RXEVMCSI				0xdd8</span>
<span class="cp">#define	ROFDM_SIGREPORT				0xddc</span>

<span class="cp">#define	RTXAGC_A_RATE18_06			0xe00</span>
<span class="cp">#define	RTXAGC_A_RATE54_24			0xe04</span>
<span class="cp">#define	RTXAGC_A_CCK1_MCS32			0xe08</span>
<span class="cp">#define	RTXAGC_A_MCS03_MCS00			0xe10</span>
<span class="cp">#define	RTXAGC_A_MCS07_MCS04			0xe14</span>
<span class="cp">#define	RTXAGC_A_MCS11_MCS08			0xe18</span>
<span class="cp">#define	RTXAGC_A_MCS15_MCS12			0xe1c</span>

<span class="cp">#define	RTXAGC_B_RATE18_06			0x830</span>
<span class="cp">#define	RTXAGC_B_RATE54_24			0x834</span>
<span class="cp">#define	RTXAGC_B_CCK1_55_MCS32			0x838</span>
<span class="cp">#define	RTXAGC_B_MCS03_MCS00			0x83c</span>
<span class="cp">#define	RTXAGC_B_MCS07_MCS04			0x848</span>
<span class="cp">#define	RTXAGC_B_MCS11_MCS08			0x84c</span>
<span class="cp">#define	RTXAGC_B_MCS15_MCS12			0x868</span>
<span class="cp">#define	RTXAGC_B_CCK11_A_CCK2_11		0x86c</span>

<span class="cp">#define	RZEBRA1_HSSIENABLE			0x0</span>
<span class="cp">#define	RZEBRA1_TRXENABLE1			0x1</span>
<span class="cp">#define	RZEBRA1_TRXENABLE2			0x2</span>
<span class="cp">#define	RZEBRA1_AGC				0x4</span>
<span class="cp">#define	RZEBRA1_CHARGEPUMP			0x5</span>
<span class="cp">#define	RZEBRA1_CHANNEL				0x7</span>

<span class="cp">#define	RZEBRA1_TXGAIN				0x8</span>
<span class="cp">#define	RZEBRA1_TXLPF				0x9</span>
<span class="cp">#define	RZEBRA1_RXLPF				0xb</span>
<span class="cp">#define	RZEBRA1_RXHPFCORNER			0xc</span>

<span class="cp">#define	RGLOBALCTRL				0</span>
<span class="cp">#define	RRTL8256_TXLPF				19</span>
<span class="cp">#define	RRTL8256_RXLPF				11</span>
<span class="cp">#define	RRTL8258_TXLPF				0x11</span>
<span class="cp">#define	RRTL8258_RXLPF				0x13</span>
<span class="cp">#define	RRTL8258_RSSILPF			0xa</span>

<span class="cp">#define	RF_AC					0x00</span>

<span class="cp">#define	RF_IQADJ_G1				0x01</span>
<span class="cp">#define	RF_IQADJ_G2				0x02</span>
<span class="cp">#define	RF_POW_TRSW				0x05</span>

<span class="cp">#define	RF_GAIN_RX				0x06</span>
<span class="cp">#define	RF_GAIN_TX				0x07</span>

<span class="cp">#define	RF_TXM_IDAC				0x08</span>
<span class="cp">#define	RF_BS_IQGEN				0x0F</span>

<span class="cp">#define	RF_MODE1				0x10</span>
<span class="cp">#define	RF_MODE2				0x11</span>

<span class="cp">#define	RF_RX_AGC_HP				0x12</span>
<span class="cp">#define	RF_TX_AGC				0x13</span>
<span class="cp">#define	RF_BIAS					0x14</span>
<span class="cp">#define	RF_IPA					0x15</span>
<span class="cp">#define	RF_POW_ABILITY				0x17</span>
<span class="cp">#define	RF_MODE_AG				0x18</span>
<span class="cp">#define	RRFCHANNEL				0x18</span>
<span class="cp">#define	RF_CHNLBW				0x18</span>
<span class="cp">#define	RF_TOP					0x19</span>

<span class="cp">#define	RF_RX_G1				0x1A</span>
<span class="cp">#define	RF_RX_G2				0x1B</span>

<span class="cp">#define	RF_RX_BB2				0x1C</span>
<span class="cp">#define	RF_RX_BB1				0x1D</span>

<span class="cp">#define	RF_RCK1					0x1E</span>
<span class="cp">#define	RF_RCK2					0x1F</span>

<span class="cp">#define	RF_TX_G1				0x20</span>
<span class="cp">#define	RF_TX_G2				0x21</span>
<span class="cp">#define	RF_TX_G3				0x22</span>

<span class="cp">#define	RF_TX_BB1				0x23</span>
<span class="cp">#define	RF_T_METER				0x24</span>

<span class="cp">#define	RF_SYN_G1				0x25</span>
<span class="cp">#define	RF_SYN_G2				0x26</span>
<span class="cp">#define	RF_SYN_G3				0x27</span>
<span class="cp">#define	RF_SYN_G4				0x28</span>
<span class="cp">#define	RF_SYN_G5				0x29</span>
<span class="cp">#define	RF_SYN_G6				0x2A</span>
<span class="cp">#define	RF_SYN_G7				0x2B</span>
<span class="cp">#define	RF_SYN_G8				0x2C</span>

<span class="cp">#define	RF_RCK_OS				0x30</span>
<span class="cp">#define	RF_TXPA_G1				0x31</span>
<span class="cp">#define	RF_TXPA_G2				0x32</span>
<span class="cp">#define	RF_TXPA_G3				0x33</span>

<span class="cp">#define	BBBRESETB				0x100</span>
<span class="cp">#define	BGLOBALRESETB				0x200</span>
<span class="cp">#define	BOFDMTXSTART				0x4</span>
<span class="cp">#define	BCCKTXSTART				0x8</span>
<span class="cp">#define	BCRC32DEBUG				0x100</span>
<span class="cp">#define	BPMACLOOPBACK				0x10</span>
<span class="cp">#define	BTXLSIG					0xffffff</span>
<span class="cp">#define	BOFDMTXRATE				0xf</span>
<span class="cp">#define	BOFDMTXRESERVED				0x10</span>
<span class="cp">#define	BOFDMTXLENGTH				0x1ffe0</span>
<span class="cp">#define	BOFDMTXPARITY				0x20000</span>
<span class="cp">#define	BTXHTSIG1				0xffffff</span>
<span class="cp">#define	BTXHTMCSRATE				0x7f</span>
<span class="cp">#define	BTXHTBW					0x80</span>
<span class="cp">#define	BTXHTLENGTH				0xffff00</span>
<span class="cp">#define	BTXHTSIG2				0xffffff</span>
<span class="cp">#define	BTXHTSMOOTHING				0x1</span>
<span class="cp">#define	BTXHTSOUNDING				0x2</span>
<span class="cp">#define	BTXHTRESERVED				0x4</span>
<span class="cp">#define	BTXHTAGGREATION				0x8</span>
<span class="cp">#define	BTXHTSTBC				0x30</span>
<span class="cp">#define	BTXHTADVANCECODING			0x40</span>
<span class="cp">#define	BTXHTSHORTGI				0x80</span>
<span class="cp">#define	BTXHTNUMBERHT_LTF			0x300</span>
<span class="cp">#define	BTXHTCRC8				0x3fc00</span>
<span class="cp">#define	BCOUNTERRESET				0x10000</span>
<span class="cp">#define	BNUMOFOFDMTX				0xffff</span>
<span class="cp">#define	BNUMOFCCKTX				0xffff0000</span>
<span class="cp">#define	BTXIDLEINTERVAL				0xffff</span>
<span class="cp">#define	BOFDMSERVICE				0xffff0000</span>
<span class="cp">#define	BTXMACHEADER				0xffffffff</span>
<span class="cp">#define	BTXDATAINIT				0xff</span>
<span class="cp">#define	BTXHTMODE				0x100</span>
<span class="cp">#define	BTXDATATYPE				0x30000</span>
<span class="cp">#define	BTXRANDOMSEED				0xffffffff</span>
<span class="cp">#define	BCCKTXPREAMBLE				0x1</span>
<span class="cp">#define	BCCKTXSFD				0xffff0000</span>
<span class="cp">#define	BCCKTXSIG				0xff</span>
<span class="cp">#define	BCCKTXSERVICE				0xff00</span>
<span class="cp">#define	BCCKLENGTHEXT				0x8000</span>
<span class="cp">#define	BCCKTXLENGHT				0xffff0000</span>
<span class="cp">#define	BCCKTXCRC16				0xffff</span>
<span class="cp">#define	BCCKTXSTATUS				0x1</span>
<span class="cp">#define	BOFDMTXSTATUS				0x2</span>
<span class="cp">#define IS_BB_REG_OFFSET_92S(_Offset)		\</span>
<span class="cp">	((_Offset &gt;= 0x800) &amp;&amp; (_Offset &lt;= 0xfff))</span>

<span class="cp">#define	BRFMOD					0x1</span>
<span class="cp">#define	BJAPANMODE				0x2</span>
<span class="cp">#define	BCCKTXSC				0x30</span>
<span class="cp">#define	BCCKEN					0x1000000</span>
<span class="cp">#define	BOFDMEN					0x2000000</span>

<span class="cp">#define	BOFDMRXADCPHASE				0x10000</span>
<span class="cp">#define	BOFDMTXDACPHASE				0x40000</span>
<span class="cp">#define	BXATXAGC				0x3f</span>

<span class="cp">#define	BXBTXAGC				0xf00</span>
<span class="cp">#define	BXCTXAGC				0xf000</span>
<span class="cp">#define	BXDTXAGC				0xf0000</span>

<span class="cp">#define	BPASTART				0xf0000000</span>
<span class="cp">#define	BTRSTART				0x00f00000</span>
<span class="cp">#define	BRFSTART				0x0000f000</span>
<span class="cp">#define	BBBSTART				0x000000f0</span>
<span class="cp">#define	BBBCCKSTART				0x0000000f</span>
<span class="cp">#define	BPAEND					0xf</span>
<span class="cp">#define	BTREND					0x0f000000</span>
<span class="cp">#define	BRFEND					0x000f0000</span>
<span class="cp">#define	BCCAMASK				0x000000f0</span>
<span class="cp">#define	BR2RCCAMASK				0x00000f00</span>
<span class="cp">#define	BHSSI_R2TDELAY				0xf8000000</span>
<span class="cp">#define	BHSSI_T2RDELAY				0xf80000</span>
<span class="cp">#define	BCONTXHSSI				0x400</span>
<span class="cp">#define	BIGFROMCCK				0x200</span>
<span class="cp">#define	BAGCADDRESS				0x3f</span>
<span class="cp">#define	BRXHPTX					0x7000</span>
<span class="cp">#define	BRXHP2RX				0x38000</span>
<span class="cp">#define	BRXHPCCKINI				0xc0000</span>
<span class="cp">#define	BAGCTXCODE				0xc00000</span>
<span class="cp">#define	BAGCRXCODE				0x300000</span>

<span class="cp">#define	B3WIREDATALENGTH			0x800</span>
<span class="cp">#define	B3WIREADDREAALENGTH			0x400</span>

<span class="cp">#define	B3WIRERFPOWERDOWN			0x1</span>
<span class="cp">#define	B5GPAPEPOLARITY				0x40000000</span>
<span class="cp">#define	B2GPAPEPOLARITY				0x80000000</span>
<span class="cp">#define	BRFSW_TXDEFAULTANT			0x3</span>
<span class="cp">#define	BRFSW_TXOPTIONANT			0x30</span>
<span class="cp">#define	BRFSW_RXDEFAULTANT			0x300</span>
<span class="cp">#define	BRFSW_RXOPTIONANT			0x3000</span>
<span class="cp">#define	BRFSI_3WIREDATA				0x1</span>
<span class="cp">#define	BRFSI_3WIRECLOCK			0x2</span>
<span class="cp">#define	BRFSI_3WIRELOAD				0x4</span>
<span class="cp">#define	BRFSI_3WIRERW				0x8</span>
<span class="cp">#define	BRFSI_3WIRE				0xf</span>

<span class="cp">#define	BRFSI_RFENV				0x10</span>

<span class="cp">#define	BRFSI_TRSW				0x20</span>
<span class="cp">#define	BRFSI_TRSWB				0x40</span>
<span class="cp">#define	BRFSI_ANTSW				0x100</span>
<span class="cp">#define	BRFSI_ANTSWB				0x200</span>
<span class="cp">#define	BRFSI_PAPE				0x400</span>
<span class="cp">#define	BRFSI_PAPE5G				0x800</span>
<span class="cp">#define	BBANDSELECT				0x1</span>
<span class="cp">#define	BHTSIG2_GI				0x80</span>
<span class="cp">#define	BHTSIG2_SMOOTHING			0x01</span>
<span class="cp">#define	BHTSIG2_SOUNDING			0x02</span>
<span class="cp">#define	BHTSIG2_AGGREATON			0x08</span>
<span class="cp">#define	BHTSIG2_STBC				0x30</span>
<span class="cp">#define	BHTSIG2_ADVCODING			0x40</span>
<span class="cp">#define	BHTSIG2_NUMOFHTLTF			0x300</span>
<span class="cp">#define	BHTSIG2_CRC8				0x3fc</span>
<span class="cp">#define	BHTSIG1_MCS				0x7f</span>
<span class="cp">#define	BHTSIG1_BANDWIDTH			0x80</span>
<span class="cp">#define	BHTSIG1_HTLENGTH			0xffff</span>
<span class="cp">#define	BLSIG_RATE				0xf</span>
<span class="cp">#define	BLSIG_RESERVED				0x10</span>
<span class="cp">#define	BLSIG_LENGTH				0x1fffe</span>
<span class="cp">#define	BLSIG_PARITY				0x20</span>
<span class="cp">#define	BCCKRXPHASE				0x4</span>

<span class="cp">#define	BLSSIREADADDRESS			0x7f800000</span>
<span class="cp">#define	BLSSIREADEDGE				0x80000000</span>

<span class="cp">#define	BLSSIREADBACKDATA			0xfffff</span>

<span class="cp">#define	BLSSIREADOKFLAG				0x1000</span>
<span class="cp">#define	BCCKSAMPLERATE				0x8</span>
<span class="cp">#define	BREGULATOR0STANDBY			0x1</span>
<span class="cp">#define	BREGULATORPLLSTANDBY			0x2</span>
<span class="cp">#define	BREGULATOR1STANDBY			0x4</span>
<span class="cp">#define	BPLLPOWERUP				0x8</span>
<span class="cp">#define	BDPLLPOWERUP				0x10</span>
<span class="cp">#define	BDA10POWERUP				0x20</span>
<span class="cp">#define	BAD7POWERUP				0x200</span>
<span class="cp">#define	BDA6POWERUP				0x2000</span>
<span class="cp">#define	BXTALPOWERUP				0x4000</span>
<span class="cp">#define	B40MDCLKPOWERUP				0x8000</span>
<span class="cp">#define	BDA6DEBUGMODE				0x20000</span>
<span class="cp">#define	BDA6SWING				0x380000</span>

<span class="cp">#define	BADCLKPHASE				0x4000000</span>
<span class="cp">#define	B80MCLKDELAY				0x18000000</span>
<span class="cp">#define	BAFEWATCHDOGENABLE			0x20000000</span>

<span class="cp">#define	BXTALCAP01				0xc0000000</span>
<span class="cp">#define	BXTALCAP23				0x3</span>
<span class="cp">#define	BXTALCAP92X				0x0f000000</span>
<span class="cp">#define BXTALCAP				0x0f000000</span>

<span class="cp">#define	BINTDIFCLKENABLE			0x400</span>
<span class="cp">#define	BEXTSIGCLKENABLE			0x800</span>
<span class="cp">#define	BBANDGAP_MBIAS_POWERUP			0x10000</span>
<span class="cp">#define	BAD11SH_GAIN				0xc0000</span>
<span class="cp">#define	BAD11NPUT_RANGE				0x700000</span>
<span class="cp">#define	BAD110P_CURRENT				0x3800000</span>
<span class="cp">#define	BLPATH_LOOPBACK				0x4000000</span>
<span class="cp">#define	BQPATH_LOOPBACK				0x8000000</span>
<span class="cp">#define	BAFE_LOOPBACK				0x10000000</span>
<span class="cp">#define	BDA10_SWING				0x7e0</span>
<span class="cp">#define	BDA10_REVERSE				0x800</span>
<span class="cp">#define	BDA_CLK_SOURCE				0x1000</span>
<span class="cp">#define	BDA7INPUT_RANGE				0x6000</span>
<span class="cp">#define	BDA7_GAIN				0x38000</span>
<span class="cp">#define	BDA7OUTPUT_CM_MODE			0x40000</span>
<span class="cp">#define	BDA7INPUT_CM_MODE			0x380000</span>
<span class="cp">#define	BDA7CURRENT				0xc00000</span>
<span class="cp">#define	BREGULATOR_ADJUST			0x7000000</span>
<span class="cp">#define	BAD11POWERUP_ATTX			0x1</span>
<span class="cp">#define	BDA10PS_ATTX				0x10</span>
<span class="cp">#define	BAD11POWERUP_ATRX			0x100</span>
<span class="cp">#define	BDA10PS_ATRX				0x1000</span>
<span class="cp">#define	BCCKRX_AGC_FORMAT			0x200</span>
<span class="cp">#define	BPSDFFT_SAMPLE_POINT			0xc000</span>
<span class="cp">#define	BPSD_AVERAGE_NUM			0x3000</span>
<span class="cp">#define	BIQPATH_CONTROL				0xc00</span>
<span class="cp">#define	BPSD_FREQ				0x3ff</span>
<span class="cp">#define	BPSD_ANTENNA_PATH			0x30</span>
<span class="cp">#define	BPSD_IQ_SWITCH				0x40</span>
<span class="cp">#define	BPSD_RX_TRIGGER				0x400000</span>
<span class="cp">#define	BPSD_TX_TRIGGER				0x80000000</span>
<span class="cp">#define	BPSD_SINE_TONE_SCALE			0x7f000000</span>
<span class="cp">#define	BPSD_REPORT				0xffff</span>

<span class="cp">#define	BOFDM_TXSC				0x30000000</span>
<span class="cp">#define	BCCK_TXON				0x1</span>
<span class="cp">#define	BOFDM_TXON				0x2</span>
<span class="cp">#define	BDEBUG_PAGE				0xfff</span>
<span class="cp">#define	BDEBUG_ITEM				0xff</span>
<span class="cp">#define	BANTL					0x10</span>
<span class="cp">#define	BANT_NONHT				0x100</span>
<span class="cp">#define	BANT_HT1				0x1000</span>
<span class="cp">#define	BANT_HT2				0x10000</span>
<span class="cp">#define	BANT_HT1S1				0x100000</span>
<span class="cp">#define	BANT_NONHTS1				0x1000000</span>

<span class="cp">#define	BCCK_BBMODE				0x3</span>
<span class="cp">#define	BCCK_TXPOWERSAVING			0x80</span>
<span class="cp">#define	BCCK_RXPOWERSAVING			0x40</span>

<span class="cp">#define	BCCK_SIDEBAND				0x10</span>

<span class="cp">#define	BCCK_SCRAMBLE				0x8</span>
<span class="cp">#define	BCCK_ANTDIVERSITY			0x8000</span>
<span class="cp">#define	BCCK_CARRIER_RECOVERY			0x4000</span>
<span class="cp">#define	BCCK_TXRATE				0x3000</span>
<span class="cp">#define	BCCK_DCCANCEL				0x0800</span>
<span class="cp">#define	BCCK_ISICANCEL				0x0400</span>
<span class="cp">#define	BCCK_MATCH_FILTER			0x0200</span>
<span class="cp">#define	BCCK_EQUALIZER				0x0100</span>
<span class="cp">#define	BCCK_PREAMBLE_DETECT			0x800000</span>
<span class="cp">#define	BCCK_FAST_FALSECCA			0x400000</span>
<span class="cp">#define	BCCK_CH_ESTSTART			0x300000</span>
<span class="cp">#define	BCCK_CCA_COUNT				0x080000</span>
<span class="cp">#define	BCCK_CS_LIM				0x070000</span>
<span class="cp">#define	BCCK_BIST_MODE				0x80000000</span>
<span class="cp">#define	BCCK_CCAMASK				0x40000000</span>
<span class="cp">#define	BCCK_TX_DAC_PHASE			0x4</span>
<span class="cp">#define	BCCK_RX_ADC_PHASE			0x20000000</span>
<span class="cp">#define	BCCKR_CP_MODE				0x0100</span>
<span class="cp">#define	BCCK_TXDC_OFFSET			0xf0</span>
<span class="cp">#define	BCCK_RXDC_OFFSET			0xf</span>
<span class="cp">#define	BCCK_CCA_MODE				0xc000</span>
<span class="cp">#define	BCCK_FALSECS_LIM			0x3f00</span>
<span class="cp">#define	BCCK_CS_RATIO				0xc00000</span>
<span class="cp">#define	BCCK_CORGBIT_SEL			0x300000</span>
<span class="cp">#define	BCCK_PD_LIM				0x0f0000</span>
<span class="cp">#define	BCCK_NEWCCA				0x80000000</span>
<span class="cp">#define	BCCK_RXHP_OF_IG				0x8000</span>
<span class="cp">#define	BCCK_RXIG				0x7f00</span>
<span class="cp">#define	BCCK_LNA_POLARITY			0x800000</span>
<span class="cp">#define	BCCK_RX1ST_BAIN				0x7f0000</span>
<span class="cp">#define	BCCK_RF_EXTEND				0x20000000</span>
<span class="cp">#define	BCCK_RXAGC_SATLEVEL			0x1f000000</span>
<span class="cp">#define	BCCK_RXAGC_SATCOUNT			0xe0</span>
<span class="cp">#define	bCCKRxRFSettle				0x1f</span>
<span class="cp">#define	BCCK_FIXED_RXAGC			0x8000</span>
<span class="cp">#define	BCCK_ANTENNA_POLARITY			0x2000</span>
<span class="cp">#define	BCCK_TXFILTER_TYPE			0x0c00</span>
<span class="cp">#define	BCCK_RXAGC_REPORTTYPE			0x0300</span>
<span class="cp">#define	BCCK_RXDAGC_EN				0x80000000</span>
<span class="cp">#define	BCCK_RXDAGC_PERIOD			0x20000000</span>
<span class="cp">#define	BCCK_RXDAGC_SATLEVEL			0x1f000000</span>
<span class="cp">#define	BCCK_TIMING_RECOVERY			0x800000</span>
<span class="cp">#define	BCCK_TXC0				0x3f0000</span>
<span class="cp">#define	BCCK_TXC1				0x3f000000</span>
<span class="cp">#define	BCCK_TXC2				0x3f</span>
<span class="cp">#define	BCCK_TXC3				0x3f00</span>
<span class="cp">#define	BCCK_TXC4				0x3f0000</span>
<span class="cp">#define	BCCK_TXC5				0x3f000000</span>
<span class="cp">#define	BCCK_TXC6				0x3f</span>
<span class="cp">#define	BCCK_TXC7				0x3f00</span>
<span class="cp">#define	BCCK_DEBUGPORT				0xff0000</span>
<span class="cp">#define	BCCK_DAC_DEBUG				0x0f000000</span>
<span class="cp">#define	BCCK_FALSEALARM_ENABLE			0x8000</span>
<span class="cp">#define	BCCK_FALSEALARM_READ			0x4000</span>
<span class="cp">#define	BCCK_TRSSI				0x7f</span>
<span class="cp">#define	BCCK_RXAGC_REPORT			0xfe</span>
<span class="cp">#define	BCCK_RXREPORT_ANTSEL			0x80000000</span>
<span class="cp">#define	BCCK_RXREPORT_MFOFF			0x40000000</span>
<span class="cp">#define	BCCK_RXREPORT_SQLOSS			0x20000000</span>
<span class="cp">#define	BCCK_RXREPORT_PKTLOSS			0x10000000</span>
<span class="cp">#define	BCCK_RXREPORT_LOCKEDBIT			0x08000000</span>
<span class="cp">#define	BCCK_RXREPORT_RATEERROR			0x04000000</span>
<span class="cp">#define	BCCK_RXREPORT_RXRATE			0x03000000</span>
<span class="cp">#define	BCCK_RXFA_COUNTER_LOWER			0xff</span>
<span class="cp">#define	BCCK_RXFA_COUNTER_UPPER			0xff000000</span>
<span class="cp">#define	BCCK_RXHPAGC_START			0xe000</span>
<span class="cp">#define	BCCK_RXHPAGC_FINAL			0x1c00</span>
<span class="cp">#define	BCCK_RXFALSEALARM_ENABLE		0x8000</span>
<span class="cp">#define	BCCK_FACOUNTER_FREEZE			0x4000</span>
<span class="cp">#define	BCCK_TXPATH_SEL				0x10000000</span>
<span class="cp">#define	BCCK_DEFAULT_RXPATH			0xc000000</span>
<span class="cp">#define	BCCK_OPTION_RXPATH			0x3000000</span>

<span class="cp">#define	BNUM_OFSTF				0x3</span>
<span class="cp">#define	BSHIFT_L				0xc0</span>
<span class="cp">#define	BGI_TH					0xc</span>
<span class="cp">#define	BRXPATH_A				0x1</span>
<span class="cp">#define	BRXPATH_B				0x2</span>
<span class="cp">#define	BRXPATH_C				0x4</span>
<span class="cp">#define	BRXPATH_D				0x8</span>
<span class="cp">#define	BTXPATH_A				0x1</span>
<span class="cp">#define	BTXPATH_B				0x2</span>
<span class="cp">#define	BTXPATH_C				0x4</span>
<span class="cp">#define	BTXPATH_D				0x8</span>
<span class="cp">#define	BTRSSI_FREQ				0x200</span>
<span class="cp">#define	BADC_BACKOFF				0x3000</span>
<span class="cp">#define	BDFIR_BACKOFF				0xc000</span>
<span class="cp">#define	BTRSSI_LATCH_PHASE			0x10000</span>
<span class="cp">#define	BRX_LDC_OFFSET				0xff</span>
<span class="cp">#define	BRX_QDC_OFFSET				0xff00</span>
<span class="cp">#define	BRX_DFIR_MODE				0x1800000</span>
<span class="cp">#define	BRX_DCNF_TYPE				0xe000000</span>
<span class="cp">#define	BRXIQIMB_A				0x3ff</span>
<span class="cp">#define	BRXIQIMB_B				0xfc00</span>
<span class="cp">#define	BRXIQIMB_C				0x3f0000</span>
<span class="cp">#define	BRXIQIMB_D				0xffc00000</span>
<span class="cp">#define	BDC_DC_NOTCH				0x60000</span>
<span class="cp">#define	BRXNB_NOTCH				0x1f000000</span>
<span class="cp">#define	BPD_TH					0xf</span>
<span class="cp">#define	BPD_TH_OPT2				0xc000</span>
<span class="cp">#define	BPWED_TH				0x700</span>
<span class="cp">#define	BIFMF_WIN_L				0x800</span>
<span class="cp">#define	BPD_OPTION				0x1000</span>
<span class="cp">#define	BMF_WIN_L				0xe000</span>
<span class="cp">#define	BBW_SEARCH_L				0x30000</span>
<span class="cp">#define	BWIN_ENH_L				0xc0000</span>
<span class="cp">#define	BBW_TH					0x700000</span>
<span class="cp">#define	BED_TH2					0x3800000</span>
<span class="cp">#define	BBW_OPTION				0x4000000</span>
<span class="cp">#define	BRADIO_TH				0x18000000</span>
<span class="cp">#define	BWINDOW_L				0xe0000000</span>
<span class="cp">#define	BSBD_OPTION				0x1</span>
<span class="cp">#define	BFRAME_TH				0x1c</span>
<span class="cp">#define	BFS_OPTION				0x60</span>
<span class="cp">#define	BDC_SLOPE_CHECK				0x80</span>
<span class="cp">#define	BFGUARD_COUNTER_DC_L			0xe00</span>
<span class="cp">#define	BFRAME_WEIGHT_SHORT			0x7000</span>
<span class="cp">#define	BSUB_TUNE				0xe00000</span>
<span class="cp">#define	BFRAME_DC_LENGTH			0xe000000</span>
<span class="cp">#define	BSBD_START_OFFSET			0x30000000</span>
<span class="cp">#define	BFRAME_TH_2				0x7</span>
<span class="cp">#define	BFRAME_GI2_TH				0x38</span>
<span class="cp">#define	BGI2_SYNC_EN				0x40</span>
<span class="cp">#define	BSARCH_SHORT_EARLY			0x300</span>
<span class="cp">#define	BSARCH_SHORT_LATE			0xc00</span>
<span class="cp">#define	BSARCH_GI2_LATE				0x70000</span>
<span class="cp">#define	BCFOANTSUM				0x1</span>
<span class="cp">#define	BCFOACC					0x2</span>
<span class="cp">#define	BCFOSTARTOFFSET				0xc</span>
<span class="cp">#define	BCFOLOOPBACK				0x70</span>
<span class="cp">#define	BCFOSUMWEIGHT				0x80</span>
<span class="cp">#define	BDAGCENABLE				0x10000</span>
<span class="cp">#define	BTXIQIMB_A				0x3ff</span>
<span class="cp">#define	BTXIQIMB_b				0xfc00</span>
<span class="cp">#define	BTXIQIMB_C				0x3f0000</span>
<span class="cp">#define	BTXIQIMB_D				0xffc00000</span>
<span class="cp">#define	BTXIDCOFFSET				0xff</span>
<span class="cp">#define	BTXIQDCOFFSET				0xff00</span>
<span class="cp">#define	BTXDFIRMODE				0x10000</span>
<span class="cp">#define	BTXPESUDO_NOISEON			0x4000000</span>
<span class="cp">#define	BTXPESUDO_NOISE_A			0xff</span>
<span class="cp">#define	BTXPESUDO_NOISE_B			0xff00</span>
<span class="cp">#define	BTXPESUDO_NOISE_C			0xff0000</span>
<span class="cp">#define	BTXPESUDO_NOISE_D			0xff000000</span>
<span class="cp">#define	BCCA_DROPOPTION				0x20000</span>
<span class="cp">#define	BCCA_DROPTHRES				0xfff00000</span>
<span class="cp">#define	BEDCCA_H				0xf</span>
<span class="cp">#define	BEDCCA_L				0xf0</span>
<span class="cp">#define	BLAMBDA_ED				0x300</span>
<span class="cp">#define	BRX_INITIALGAIN				0x7f</span>
<span class="cp">#define	BRX_ANTDIV_EN				0x80</span>
<span class="cp">#define	BRX_AGC_ADDRESS_FOR_LNA			0x7f00</span>
<span class="cp">#define	BRX_HIGHPOWER_FLOW			0x8000</span>
<span class="cp">#define	BRX_AGC_FREEZE_THRES			0xc0000</span>
<span class="cp">#define	BRX_FREEZESTEP_AGC1			0x300000</span>
<span class="cp">#define	BRX_FREEZESTEP_AGC2			0xc00000</span>
<span class="cp">#define	BRX_FREEZESTEP_AGC3			0x3000000</span>
<span class="cp">#define	BRX_FREEZESTEP_AGC0			0xc000000</span>
<span class="cp">#define	BRXRSSI_CMP_EN				0x10000000</span>
<span class="cp">#define	BRXQUICK_AGCEN				0x20000000</span>
<span class="cp">#define	BRXAGC_FREEZE_THRES_MODE		0x40000000</span>
<span class="cp">#define	BRX_OVERFLOW_CHECKTYPE			0x80000000</span>
<span class="cp">#define	BRX_AGCSHIFT				0x7f</span>
<span class="cp">#define	BTRSW_TRI_ONLY				0x80</span>
<span class="cp">#define	BPOWER_THRES				0x300</span>
<span class="cp">#define	BRXAGC_EN				0x1</span>
<span class="cp">#define	BRXAGC_TOGETHER_EN			0x2</span>
<span class="cp">#define	BRXAGC_MIN				0x4</span>
<span class="cp">#define	BRXHP_INI				0x7</span>
<span class="cp">#define	BRXHP_TRLNA				0x70</span>
<span class="cp">#define	BRXHP_RSSI				0x700</span>
<span class="cp">#define	BRXHP_BBP1				0x7000</span>
<span class="cp">#define	BRXHP_BBP2				0x70000</span>
<span class="cp">#define	BRXHP_BBP3				0x700000</span>
<span class="cp">#define	BRSSI_H					0x7f0000</span>
<span class="cp">#define	BRSSI_GEN				0x7f000000</span>
<span class="cp">#define	BRXSETTLE_TRSW				0x7</span>
<span class="cp">#define	BRXSETTLE_LNA				0x38</span>
<span class="cp">#define	BRXSETTLE_RSSI				0x1c0</span>
<span class="cp">#define	BRXSETTLE_BBP				0xe00</span>
<span class="cp">#define	BRXSETTLE_RXHP				0x7000</span>
<span class="cp">#define	BRXSETTLE_ANTSW_RSSI			0x38000</span>
<span class="cp">#define	BRXSETTLE_ANTSW				0xc0000</span>
<span class="cp">#define	BRXPROCESS_TIME_DAGC			0x300000</span>
<span class="cp">#define	BRXSETTLE_HSSI				0x400000</span>
<span class="cp">#define	BRXPROCESS_TIME_BBPPW			0x800000</span>
<span class="cp">#define	BRXANTENNA_POWER_SHIFT			0x3000000</span>
<span class="cp">#define	BRSSI_TABLE_SELECT			0xc000000</span>
<span class="cp">#define	BRXHP_FINAL				0x7000000</span>
<span class="cp">#define	BRXHPSETTLE_BBP				0x7</span>
<span class="cp">#define	BRXHTSETTLE_HSSI			0x8</span>
<span class="cp">#define	BRXHTSETTLE_RXHP			0x70</span>
<span class="cp">#define	BRXHTSETTLE_BBPPW			0x80</span>
<span class="cp">#define	BRXHTSETTLE_IDLE			0x300</span>
<span class="cp">#define	BRXHTSETTLE_RESERVED			0x1c00</span>
<span class="cp">#define	BRXHT_RXHP_EN				0x8000</span>
<span class="cp">#define	BRXAGC_FREEZE_THRES			0x30000</span>
<span class="cp">#define	BRXAGC_TOGETHEREN			0x40000</span>
<span class="cp">#define	BRXHTAGC_MIN				0x80000</span>
<span class="cp">#define	BRXHTAGC_EN				0x100000</span>
<span class="cp">#define	BRXHTDAGC_EN				0x200000</span>
<span class="cp">#define	BRXHT_RXHP_BBP				0x1c00000</span>
<span class="cp">#define	BRXHT_RXHP_FINAL			0xe0000000</span>
<span class="cp">#define	BRXPW_RADIO_TH				0x3</span>
<span class="cp">#define	BRXPW_RADIO_EN				0x4</span>
<span class="cp">#define	BRXMF_HOLD				0x3800</span>
<span class="cp">#define	BRXPD_DELAY_TH1				0x38</span>
<span class="cp">#define	BRXPD_DELAY_TH2				0x1c0</span>
<span class="cp">#define	BRXPD_DC_COUNT_MAX			0x600</span>
<span class="cp">#define	BRXPD_DELAY_TH				0x8000</span>
<span class="cp">#define	BRXPROCESS_DELAY			0xf0000</span>
<span class="cp">#define	BRXSEARCHRANGE_GI2_EARLY		0x700000</span>
<span class="cp">#define	BRXFRAME_FUARD_COUNTER_L		0x3800000</span>
<span class="cp">#define	BRXSGI_GUARD_L				0xc000000</span>
<span class="cp">#define	BRXSGI_SEARCH_L				0x30000000</span>
<span class="cp">#define	BRXSGI_TH				0xc0000000</span>
<span class="cp">#define	BDFSCNT0				0xff</span>
<span class="cp">#define	BDFSCNT1				0xff00</span>
<span class="cp">#define	BDFSFLAG				0xf0000</span>
<span class="cp">#define	BMF_WEIGHT_SUM				0x300000</span>
<span class="cp">#define	BMINIDX_TH				0x7f000000</span>
<span class="cp">#define	BDAFORMAT				0x40000</span>
<span class="cp">#define	BTXCH_EMU_ENABLE			0x01000000</span>
<span class="cp">#define	BTRSW_ISOLATION_A			0x7f</span>
<span class="cp">#define	BTRSW_ISOLATION_B			0x7f00</span>
<span class="cp">#define	BTRSW_ISOLATION_C			0x7f0000</span>
<span class="cp">#define	BTRSW_ISOLATION_D			0x7f000000</span>
<span class="cp">#define	BEXT_LNA_GAIN				0x7c00</span>

<span class="cp">#define	BSTBC_EN				0x4</span>
<span class="cp">#define	BANTENNA_MAPPING			0x10</span>
<span class="cp">#define	BNSS					0x20</span>
<span class="cp">#define	BCFO_ANTSUM_ID				0x200</span>
<span class="cp">#define	BPHY_COUNTER_RESET			0x8000000</span>
<span class="cp">#define	BCFO_REPORT_GET				0x4000000</span>
<span class="cp">#define	BOFDM_CONTINUE_TX			0x10000000</span>
<span class="cp">#define	BOFDM_SINGLE_CARRIER			0x20000000</span>
<span class="cp">#define	BOFDM_SINGLE_TONE			0x40000000</span>
<span class="cp">#define	BHT_DETECT				0x100</span>
<span class="cp">#define	BCFOEN					0x10000</span>
<span class="cp">#define	BCFOVALUE				0xfff00000</span>
<span class="cp">#define	BSIGTONE_RE				0x3f</span>
<span class="cp">#define	BSIGTONE_IM				0x7f00</span>
<span class="cp">#define	BCOUNTER_CCA				0xffff</span>
<span class="cp">#define	BCOUNTER_PARITYFAIL			0xffff0000</span>
<span class="cp">#define	BCOUNTER_RATEILLEGAL			0xffff</span>
<span class="cp">#define	BCOUNTER_CRC8FAIL			0xffff0000</span>
<span class="cp">#define	BCOUNTER_MCSNOSUPPORT			0xffff</span>
<span class="cp">#define	BCOUNTER_FASTSYNC			0xffff</span>
<span class="cp">#define	BSHORTCFO				0xfff</span>
<span class="cp">#define	BSHORTCFOT_LENGTH			12</span>
<span class="cp">#define	BSHORTCFOF_LENGTH			11</span>
<span class="cp">#define	BLONGCFO				0x7ff</span>
<span class="cp">#define	BLONGCFOT_LENGTH			11</span>
<span class="cp">#define	BLONGCFOF_LENGTH			11</span>
<span class="cp">#define	BTAILCFO				0x1fff</span>
<span class="cp">#define	BTAILCFOT_LENGTH			13</span>
<span class="cp">#define	BTAILCFOF_LENGTH			12</span>
<span class="cp">#define	BNOISE_EN_PWDB				0xffff</span>
<span class="cp">#define	BCC_POWER_DB				0xffff0000</span>
<span class="cp">#define	BMOISE_PWDB				0xffff</span>
<span class="cp">#define	BPOWERMEAST_LENGTH			10</span>
<span class="cp">#define	BPOWERMEASF_LENGTH			3</span>
<span class="cp">#define	BRX_HT_BW				0x1</span>
<span class="cp">#define	BRXSC					0x6</span>
<span class="cp">#define	BRX_HT					0x8</span>
<span class="cp">#define	BNB_INTF_DET_ON				0x1</span>
<span class="cp">#define	BINTF_WIN_LEN_CFG			0x30</span>
<span class="cp">#define	BNB_INTF_TH_CFG				0x1c0</span>
<span class="cp">#define	BRFGAIN					0x3f</span>
<span class="cp">#define	BTABLESEL				0x40</span>
<span class="cp">#define	BTRSW					0x80</span>
<span class="cp">#define	BRXSNR_A				0xff</span>
<span class="cp">#define	BRXSNR_B				0xff00</span>
<span class="cp">#define	BRXSNR_C				0xff0000</span>
<span class="cp">#define	BRXSNR_D				0xff000000</span>
<span class="cp">#define	BSNR_EVMT_LENGTH			8</span>
<span class="cp">#define	BSNR_EVMF_LENGTH			1</span>
<span class="cp">#define	BCSI1ST					0xff</span>
<span class="cp">#define	BCSI2ND					0xff00</span>
<span class="cp">#define	BRXEVM1ST				0xff0000</span>
<span class="cp">#define	BRXEVM2ND				0xff000000</span>
<span class="cp">#define	BSIGEVM					0xff</span>
<span class="cp">#define	BPWDB					0xff00</span>
<span class="cp">#define	BSGIEN					0x10000</span>

<span class="cp">#define	BSFACTOR_QMA1				0xf</span>
<span class="cp">#define	BSFACTOR_QMA2				0xf0</span>
<span class="cp">#define	BSFACTOR_QMA3				0xf00</span>
<span class="cp">#define	BSFACTOR_QMA4				0xf000</span>
<span class="cp">#define	BSFACTOR_QMA5				0xf0000</span>
<span class="cp">#define	BSFACTOR_QMA6				0xf0000</span>
<span class="cp">#define	BSFACTOR_QMA7				0xf00000</span>
<span class="cp">#define	BSFACTOR_QMA8				0xf000000</span>
<span class="cp">#define	BSFACTOR_QMA9				0xf0000000</span>
<span class="cp">#define	BCSI_SCHEME				0x100000</span>

<span class="cp">#define	BNOISE_LVL_TOP_SET			0x3</span>
<span class="cp">#define	BCHSMOOTH				0x4</span>
<span class="cp">#define	BCHSMOOTH_CFG1				0x38</span>
<span class="cp">#define	BCHSMOOTH_CFG2				0x1c0</span>
<span class="cp">#define	BCHSMOOTH_CFG3				0xe00</span>
<span class="cp">#define	BCHSMOOTH_CFG4				0x7000</span>
<span class="cp">#define	BMRCMODE				0x800000</span>
<span class="cp">#define	BTHEVMCFG				0x7000000</span>

<span class="cp">#define	BLOOP_FIT_TYPE				0x1</span>
<span class="cp">#define	BUPD_CFO				0x40</span>
<span class="cp">#define	BUPD_CFO_OFFDATA			0x80</span>
<span class="cp">#define	BADV_UPD_CFO				0x100</span>
<span class="cp">#define	BADV_TIME_CTRL				0x800</span>
<span class="cp">#define	BUPD_CLKO				0x1000</span>
<span class="cp">#define	BFC					0x6000</span>
<span class="cp">#define	BTRACKING_MODE				0x8000</span>
<span class="cp">#define	BPHCMP_ENABLE				0x10000</span>
<span class="cp">#define	BUPD_CLKO_LTF				0x20000</span>
<span class="cp">#define	BCOM_CH_CFO				0x40000</span>
<span class="cp">#define	BCSI_ESTI_MODE				0x80000</span>
<span class="cp">#define	BADV_UPD_EQZ				0x100000</span>
<span class="cp">#define	BUCHCFG					0x7000000</span>
<span class="cp">#define	BUPDEQZ					0x8000000</span>

<span class="cp">#define	BRX_PESUDO_NOISE_ON			0x20000000</span>
<span class="cp">#define	BRX_PESUDO_NOISE_A			0xff</span>
<span class="cp">#define	BRX_PESUDO_NOISE_B			0xff00</span>
<span class="cp">#define	BRX_PESUDO_NOISE_C			0xff0000</span>
<span class="cp">#define	BRX_PESUDO_NOISE_D			0xff000000</span>
<span class="cp">#define	BRX_PESUDO_NOISESTATE_A			0xffff</span>
<span class="cp">#define	BRX_PESUDO_NOISESTATE_B			0xffff0000</span>
<span class="cp">#define	BRX_PESUDO_NOISESTATE_C			0xffff</span>
<span class="cp">#define	BRX_PESUDO_NOISESTATE_D			0xffff0000</span>

<span class="cp">#define	BZEBRA1_HSSIENABLE			0x8</span>
<span class="cp">#define	BZEBRA1_TRXCONTROL			0xc00</span>
<span class="cp">#define	BZEBRA1_TRXGAINSETTING			0x07f</span>
<span class="cp">#define	BZEBRA1_RXCOUNTER			0xc00</span>
<span class="cp">#define	BZEBRA1_TXCHANGEPUMP			0x38</span>
<span class="cp">#define	BZEBRA1_RXCHANGEPUMP			0x7</span>
<span class="cp">#define	BZEBRA1_CHANNEL_NUM			0xf80</span>
<span class="cp">#define	BZEBRA1_TXLPFBW				0x400</span>
<span class="cp">#define	BZEBRA1_RXLPFBW				0x600</span>

<span class="cp">#define	BRTL8256REG_MODE_CTRL1			0x100</span>
<span class="cp">#define	BRTL8256REG_MODE_CTRL0			0x40</span>
<span class="cp">#define	BRTL8256REG_TXLPFBW			0x18</span>
<span class="cp">#define	BRTL8256REG_RXLPFBW			0x600</span>

<span class="cp">#define	BRTL8258_TXLPFBW			0xc</span>
<span class="cp">#define	BRTL8258_RXLPFBW			0xc00</span>
<span class="cp">#define	BRTL8258_RSSILPFBW			0xc0</span>

<span class="cp">#define	BBYTE0					0x1</span>
<span class="cp">#define	BBYTE1					0x2</span>
<span class="cp">#define	BBYTE2					0x4</span>
<span class="cp">#define	BBYTE3					0x8</span>
<span class="cp">#define	BWORD0					0x3</span>
<span class="cp">#define	BWORD1					0xc</span>
<span class="cp">#define	BWORD					0xf</span>

<span class="cp">#define	MASKBYTE0				0xff</span>
<span class="cp">#define	MASKBYTE1				0xff00</span>
<span class="cp">#define	MASKBYTE2				0xff0000</span>
<span class="cp">#define	MASKBYTE3				0xff000000</span>
<span class="cp">#define	MASKHWORD				0xffff0000</span>
<span class="cp">#define	MASKLWORD				0x0000ffff</span>
<span class="cp">#define	MASKDWORD				0xffffffff</span>
<span class="cp">#define	MASK12BITS				0xfff</span>
<span class="cp">#define	MASKH4BITS				0xf0000000</span>
<span class="cp">#define MASKOFDM_D				0xffc00000</span>
<span class="cp">#define	MASKCCK					0x3f3f3f3f</span>

<span class="cp">#define	MASK4BITS				0x0f</span>
<span class="cp">#define	MASK20BITS				0xfffff</span>
<span class="cp">#define RFREG_OFFSET_MASK			0xfffff</span>

<span class="cp">#define	BENABLE					0x1</span>
<span class="cp">#define	BDISABLE				0x0</span>

<span class="cp">#define	LEFT_ANTENNA				0x0</span>
<span class="cp">#define	RIGHT_ANTENNA				0x1</span>

<span class="cp">#define	TCHECK_TXSTATUS				500</span>
<span class="cp">#define	TUPDATE_RXCOUNTER			100</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
