// Seed: 3272923928
module module_0;
  assign id_1 = 1;
  module_2();
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri id_3
);
  always @(negedge 1) begin
    $display(id_2);
    $display(1, 1'b0);
    if (1) begin
      id_3 = id_2;
    end
  end
  assign id_0 = id_2;
  module_0(); timeunit 1ps;
  assign id_1 = id_2;
endmodule
module module_2;
  wire id_2;
  wire id_3;
  assign id_1[1 : 1] = 1 - 1;
  always disable id_4;
endmodule
