(pcb /home/logic/_workspace/kicad/PCBs/A4988_tryout/A4988_tryout.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2-bee76a0~70~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  72265 -48285  4685 -48285  4685 -17065  72265 -17065
            72265 -48285)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_JST:JST_XH_S04B-XH-A-1_1x04_P2.50mm_Horizontal"
      (place J7 58060 -40160 front 0 (PN Conn_01x04))
      (place J5 11390 -39260 front 0 (PN Conn_01x04))
    )
    (component "Connector_JST:JST_XH_S04B-XH-A-1_1x04_P2.50mm_Horizontal::1"
      (place J6 34880 -39190 front 0 (PN Conn_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place J4 63190 -26470 front 90 (PN Conn_02x03_Odd_Even))
      (place J2 16560 -26340 front 90 (PN Conn_02x03_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical::1
      (place J3 40920 -26400 front 90 (PN Conn_02x03_Odd_Even))
    )
    (component "Module:Pololu_Breakout-16_15.2x20.3mm"
      (place U4 70720 -18950 front 270 (PN A4988_MODULE))
      (place U2 24010 -18700 front 270 (PN A4988_MODULE))
    )
    (component "Module:Pololu_Breakout-16_15.2x20.3mm::1"
      (place U3 47580 -18620 front 270 (PN A4988_MODULE))
    )
    (component w_smd_cap:c_elec_5x5.3
      (place C3 9910 -24930 front 0 (PN CP47uf,35V))
      (place C1 33580 -25190 front 0 (PN CP47uf,35V))
    )
    (component w_smd_cap:c_elec_5x5.3::1
      (place C2 56090 -25330 front 0 (PN CP47uf,35V))
    )
  )
  (library
    (image "Connector_JST:JST_XH_S04B-XH-A-1_1x04_P2.50mm_Horizontal"
      (outline (path signal 50  -2950 4400  -2950 -8100))
      (outline (path signal 50  -2950 -8100  10450 -8100))
      (outline (path signal 50  10450 -8100  10450 4400))
      (outline (path signal 50  10450 4400  -2950 4400))
      (outline (path signal 120  3750 -7710  -2560 -7710))
      (outline (path signal 120  -2560 -7710  -2560 4010))
      (outline (path signal 120  -2560 4010  -1140 4010))
      (outline (path signal 120  -1140 4010  -1140 -490))
      (outline (path signal 120  3750 -7710  10060 -7710))
      (outline (path signal 120  10060 -7710  10060 4010))
      (outline (path signal 120  10060 4010  8640 4010))
      (outline (path signal 120  8640 4010  8640 -490))
      (outline (path signal 100  3750 -7600  -2450 -7600))
      (outline (path signal 100  -2450 -7600  -2450 3900))
      (outline (path signal 100  -2450 3900  -1250 3900))
      (outline (path signal 100  -1250 3900  -1250 -600))
      (outline (path signal 100  -1250 -600  3750 -600))
      (outline (path signal 100  3750 -7600  9950 -7600))
      (outline (path signal 100  9950 -7600  9950 3900))
      (outline (path signal 100  9950 3900  8750 3900))
      (outline (path signal 100  8750 3900  8750 -600))
      (outline (path signal 100  8750 -600  3750 -600))
      (outline (path signal 120  -250 -1600  -250 -7100))
      (outline (path signal 120  -250 -7100  250 -7100))
      (outline (path signal 120  250 -7100  250 -1600))
      (outline (path signal 120  250 -1600  -250 -1600))
      (outline (path signal 120  2250 -1600  2250 -7100))
      (outline (path signal 120  2250 -7100  2750 -7100))
      (outline (path signal 120  2750 -7100  2750 -1600))
      (outline (path signal 120  2750 -1600  2250 -1600))
      (outline (path signal 120  4750 -1600  4750 -7100))
      (outline (path signal 120  4750 -7100  5250 -7100))
      (outline (path signal 120  5250 -7100  5250 -1600))
      (outline (path signal 120  5250 -1600  4750 -1600))
      (outline (path signal 120  7250 -1600  7250 -7100))
      (outline (path signal 120  7250 -7100  7750 -7100))
      (outline (path signal 120  7750 -7100  7750 -1600))
      (outline (path signal 120  7750 -1600  7250 -1600))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 100  -625 -600  0 400))
      (outline (path signal 100  0 400  625 -600))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
    )
    (image "Connector_JST:JST_XH_S04B-XH-A-1_1x04_P2.50mm_Horizontal::1"
      (outline (path signal 100  0 400  625 -600))
      (outline (path signal 100  -625 -600  0 400))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  7750 -1600  7250 -1600))
      (outline (path signal 120  7750 -7100  7750 -1600))
      (outline (path signal 120  7250 -7100  7750 -7100))
      (outline (path signal 120  7250 -1600  7250 -7100))
      (outline (path signal 120  5250 -1600  4750 -1600))
      (outline (path signal 120  5250 -7100  5250 -1600))
      (outline (path signal 120  4750 -7100  5250 -7100))
      (outline (path signal 120  4750 -1600  4750 -7100))
      (outline (path signal 120  2750 -1600  2250 -1600))
      (outline (path signal 120  2750 -7100  2750 -1600))
      (outline (path signal 120  2250 -7100  2750 -7100))
      (outline (path signal 120  2250 -1600  2250 -7100))
      (outline (path signal 120  250 -1600  -250 -1600))
      (outline (path signal 120  250 -7100  250 -1600))
      (outline (path signal 120  -250 -7100  250 -7100))
      (outline (path signal 120  -250 -1600  -250 -7100))
      (outline (path signal 100  8750 -600  3750 -600))
      (outline (path signal 100  8750 3900  8750 -600))
      (outline (path signal 100  9950 3900  8750 3900))
      (outline (path signal 100  9950 -7600  9950 3900))
      (outline (path signal 100  3750 -7600  9950 -7600))
      (outline (path signal 100  -1250 -600  3750 -600))
      (outline (path signal 100  -1250 3900  -1250 -600))
      (outline (path signal 100  -2450 3900  -1250 3900))
      (outline (path signal 100  -2450 -7600  -2450 3900))
      (outline (path signal 100  3750 -7600  -2450 -7600))
      (outline (path signal 120  8640 4010  8640 -490))
      (outline (path signal 120  10060 4010  8640 4010))
      (outline (path signal 120  10060 -7710  10060 4010))
      (outline (path signal 120  3750 -7710  10060 -7710))
      (outline (path signal 120  -1140 4010  -1140 -490))
      (outline (path signal 120  -2560 4010  -1140 4010))
      (outline (path signal 120  -2560 -7710  -2560 4010))
      (outline (path signal 120  3750 -7710  -2560 -7710))
      (outline (path signal 50  10450 4400  -2950 4400))
      (outline (path signal 50  10450 -8100  10450 4400))
      (outline (path signal 50  -2950 -8100  10450 -8100))
      (outline (path signal 50  -2950 4400  -2950 -8100))
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Module:Pololu_Breakout-16_15.2x20.3mm"
      (outline (path signal 120  11430 1400  11430 -19180))
      (outline (path signal 120  1270 -1270  1270 -19180))
      (outline (path signal 120  0 1400  -1400 1400))
      (outline (path signal 120  -1400 1400  -1400 0))
      (outline (path signal 120  1270 1400  1270 -1270))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  -1400 -1270  -1400 -19180))
      (outline (path signal 120  -1400 -19180  14100 -19180))
      (outline (path signal 120  14100 -19180  14100 1400))
      (outline (path signal 120  14100 1400  1270 1400))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  0 1270  13970 1270))
      (outline (path signal 100  13970 1270  13970 -19050))
      (outline (path signal 100  13970 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 50  -1530 1520  14210 1520))
      (outline (path signal 50  -1530 1520  -1530 -19300))
      (outline (path signal 50  14210 -19300  14210 1520))
      (outline (path signal 50  14210 -19300  -1530 -19300))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 12700 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 12700 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 12700 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 12700 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 12700 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 12700 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 12700 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 12700 0)
    )
    (image "Module:Pololu_Breakout-16_15.2x20.3mm::1"
      (outline (path signal 50  14210 -19300  -1530 -19300))
      (outline (path signal 50  14210 -19300  14210 1520))
      (outline (path signal 50  -1530 1520  -1530 -19300))
      (outline (path signal 50  -1530 1520  14210 1520))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  13970 -19050  -1270 -19050))
      (outline (path signal 100  13970 1270  13970 -19050))
      (outline (path signal 100  0 1270  13970 1270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  14100 1400  1270 1400))
      (outline (path signal 120  14100 -19180  14100 1400))
      (outline (path signal 120  -1400 -19180  14100 -19180))
      (outline (path signal 120  -1400 -1270  -1400 -19180))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 1400  1270 -1270))
      (outline (path signal 120  -1400 1400  -1400 0))
      (outline (path signal 120  0 1400  -1400 1400))
      (outline (path signal 120  1270 -1270  1270 -19180))
      (outline (path signal 120  11430 1400  11430 -19180))
      (pin Oval[A]Pad_1600x1600_um 16 12700 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 12700 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 12700 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 12700 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 12700 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 12700 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 12700 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 12700 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image w_smd_cap:c_elec_5x5.3
      (outline (path signal 127  -2286 635  -2286 -762))
      (outline (path signal 127  -2159 889  -2159 -889))
      (outline (path signal 127  -2032 1270  -2032 -1270))
      (outline (path signal 127  -1905 -1397  -1905 1397))
      (outline (path signal 127  -1778 1524  -1778 -1524))
      (outline (path signal 127  -1651 -1651  -1651 1651))
      (outline (path signal 127  -1524 1778  -1524 -1778))
      (outline (path signal 127  2413 0  2330.78 -624.53  2089.72 -1206.5  1706.25 -1706.25
            1206.5 -2089.72  624.53 -2330.78  0 -2413  -624.53 -2330.78
            -1206.5 -2089.72  -1706.25 -1706.25  -2089.72 -1206.5  -2330.78 -624.53
            -2413 0  -2330.78 624.53  -2089.72 1206.5  -1706.25 1706.25
            -1206.5 2089.72  -624.53 2330.78  0 2413  624.53 2330.78  1206.5 2089.72
            1706.25 1706.25  2089.72 1206.5  2330.78 624.53  2413 0))
      (outline (path signal 127  -2667 2667  1905 2667))
      (outline (path signal 127  1905 2667  2667 1905))
      (outline (path signal 127  2667 1905  2667 -1905))
      (outline (path signal 127  2667 -1905  1905 -2667))
      (outline (path signal 127  1905 -2667  -2667 -2667))
      (outline (path signal 127  -2667 -2667  -2667 2667))
      (outline (path signal 127  2159 0  1397 0))
      (outline (path signal 127  1778 381  1778 -381))
      (pin Rect[T]Pad_2999.74x1600.2_um 1 2199.64 0)
      (pin Rect[T]Pad_2999.74x1600.2_um 2 -2199.64 0)
    )
    (image w_smd_cap:c_elec_5x5.3::1
      (outline (path signal 127  1778 381  1778 -381))
      (outline (path signal 127  2159 0  1397 0))
      (outline (path signal 127  -2667 -2667  -2667 2667))
      (outline (path signal 127  1905 -2667  -2667 -2667))
      (outline (path signal 127  2667 -1905  1905 -2667))
      (outline (path signal 127  2667 1905  2667 -1905))
      (outline (path signal 127  1905 2667  2667 1905))
      (outline (path signal 127  -2667 2667  1905 2667))
      (outline (path signal 127  2413 0  2330.78 -624.53  2089.72 -1206.5  1706.25 -1706.25
            1206.5 -2089.72  624.53 -2330.78  0 -2413  -624.53 -2330.78
            -1206.5 -2089.72  -1706.25 -1706.25  -2089.72 -1206.5  -2330.78 -624.53
            -2413 0  -2330.78 624.53  -2089.72 1206.5  -1706.25 1706.25
            -1206.5 2089.72  -624.53 2330.78  0 2413  624.53 2330.78  1206.5 2089.72
            1706.25 1706.25  2089.72 1206.5  2330.78 624.53  2413 0))
      (outline (path signal 127  -1524 1778  -1524 -1778))
      (outline (path signal 127  -1651 -1651  -1651 1651))
      (outline (path signal 127  -1778 1524  -1778 -1524))
      (outline (path signal 127  -1905 -1397  -1905 1397))
      (outline (path signal 127  -2032 1270  -2032 -1270))
      (outline (path signal 127  -2159 889  -2159 -889))
      (outline (path signal 127  -2286 635  -2286 -762))
      (pin Rect[T]Pad_2999.74x1600.2_um 2 -2199.64 0)
      (pin Rect[T]Pad_2999.74x1600.2_um 1 2199.64 0)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um
      (shape (polygon F.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (shape (polygon B.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (attach off)
    )
    (padstack Rect[T]Pad_2999.74x1600.2_um
      (shape (rect F.Cu -1499.87 -800.1 1499.87 800.1))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +VMot
      (pins U4-16 U3-16 U2-16 C3-1 C2-1 C1-1)
    )
    (net GND
      (pins U4-9 U4-15 U3-15 U3-9 U2-9 U2-15 C3-2 C2-2 C1-2)
    )
    (net Step_Enable
      (pins U4-1 U3-1 U2-1)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 U2-2)
    )
    (net +5V
      (pins J4-1 J4-3 J4-5 J3-5 J3-3 J3-1 J2-1 J2-3 J2-5 U4-10 U3-10 U2-10)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U2-3)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 U2-11)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 U2-4)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2 U2-12)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5 U2-6)
    )
    (net "Net-(J5-Pad3)"
      (pins J5-3 U2-13)
    )
    (net "Net-(J5-Pad4)"
      (pins J5-4 U2-14)
    )
    (net X_Step
      (pins U2-7)
    )
    (net X_Dir
      (pins U2-8)
    )
    (net Y_Dir
      (pins U3-8)
    )
    (net Y_Step
      (pins U3-7)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4 U3-14)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-6 U3-5)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 U3-13)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 U3-12)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 U3-4)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1 U3-11)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 U3-3)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 U3-2)
    )
    (net "Net-(J4-Pad6)"
      (pins J4-6 U4-2)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4 U4-3)
    )
    (net "Net-(J7-Pad1)"
      (pins J7-1 U4-11)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2 U4-4)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 U4-12)
    )
    (net "Net-(U4-Pad5)"
      (pins U4-5 U4-6)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3 U4-13)
    )
    (net "Net-(J7-Pad4)"
      (pins J7-4 U4-14)
    )
    (net Z_Step
      (pins U4-7)
    )
    (net Z_Dir
      (pins U4-8)
    )
    (class kicad_default "" +5V +VMot GND "Net-(J2-Pad2)" "Net-(J2-Pad4)"
      "Net-(J2-Pad6)" "Net-(J3-Pad2)" "Net-(J3-Pad4)" "Net-(J3-Pad6)" "Net-(J4-Pad2)"
      "Net-(J4-Pad4)" "Net-(J4-Pad6)" "Net-(J5-Pad1)" "Net-(J5-Pad2)" "Net-(J5-Pad3)"
      "Net-(J5-Pad4)" "Net-(J6-Pad1)" "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)"
      "Net-(J7-Pad1)" "Net-(J7-Pad2)" "Net-(J7-Pad3)" "Net-(J7-Pad4)" "Net-(U2-Pad5)"
      "Net-(U3-Pad5)" "Net-(U4-Pad5)" Step_Enable X_Dir X_Step Y_Dir Y_Step
      Z_Dir Z_Step
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 250  12109.6 -24930  12109.6 -26055.4)(net +VMot)(type protect))
    (wire (path F.Cu 250  24010 -29730.7  24010 -31400)(net +VMot)(type protect))
    (wire (path F.Cu 250  35779.6 -25207.3  34636.8 -24064.5  29676.2 -24064.5  24010 -29730.7)(net +VMot)(type protect))
    (wire (path F.Cu 250  12109.6 -26055.4  15784.9 -29730.7  24010 -29730.7)(net +VMot)(type protect))
    (wire (path F.Cu 250  35779.6 -25207.3  35779.6 -25224.6)(net +VMot)(type protect))
    (wire (path F.Cu 250  35779.6 -25190  35779.6 -25207.3)(net +VMot)(type protect))
    (wire (path F.Cu 250  35779.6 -25319.9  35779.6 -25224.6)(net +VMot)(type protect))
    (wire (path F.Cu 250  35779.6 -25319.9  35779.6 -26315.4  38612.8 -29148.6  44564.6 -29148.6
            46454.7 -31038.7  46454.7 -31320)(net +VMot)(type protect))
    (wire (path F.Cu 250  70720 -31650  69594.7 -31650  69594.7 -31368.7  66940.5 -28714.5
            61449.1 -28714.5  58289.6 -25555)(net +VMot)(type protect))
    (wire (path F.Cu 250  47580 -31320  46454.7 -31320)(net +VMot)(type protect))
    (wire (path F.Cu 250  58289.6 -25330  58289.6 -25555)(net +VMot)(type protect))
    (wire (path F.Cu 250  52940 -31650  52940 -30524.7)(net GND)(type protect))
    (wire (path F.Cu 250  53890.4 -29844.7  65530.7 -29844.7  67054.7 -31368.7  67054.7 -31650)(net GND)(type protect))
    (wire (path F.Cu 250  52940 -30524.7  53210.4 -30524.7  53890.4 -29844.7)(net GND)(type protect))
    (wire (path F.Cu 250  53890.4 -25330  53890.4 -29844.7)(net GND)(type protect))
    (wire (path F.Cu 250  68180 -31650  67054.7 -31650)(net GND)(type protect))
    (wire (path B.Cu 250  21470 -31400  22595.3 -31400)(net GND)(type protect))
    (wire (path B.Cu 250  29800 -31320  28674.7 -31320  27629.4 -30274.7  23439.2 -30274.7
            22595.3 -31118.6  22595.3 -31400)(net GND)(type protect))
    (wire (path F.Cu 250  6230 -31400  7355.3 -31400)(net GND)(type protect))
    (wire (path F.Cu 250  7710.4 -30274.7  19412.2 -30274.7  20344.7 -31207.2  20344.7 -31400)(net GND)(type protect))
    (wire (path F.Cu 250  7355.3 -31400  7355.3 -30629.8  7710.4 -30274.7)(net GND)(type protect))
    (wire (path F.Cu 250  7710.4 -24930  7710.4 -30274.7)(net GND)(type protect))
    (wire (path F.Cu 250  21470 -31400  20344.7 -31400)(net GND)(type protect))
    (wire (path F.Cu 250  29800 -31320  30925.3 -31320)(net GND)(type protect))
    (wire (path F.Cu 250  31380.4 -30194.7  30925.3 -30649.8  30925.3 -31320)(net GND)(type protect))
    (wire (path F.Cu 250  43914.7 -31320  43914.7 -31038.6  43070.8 -30194.7  31380.4 -30194.7)(net GND)(type protect))
    (wire (path F.Cu 250  31380.4 -25190  31380.4 -30194.7)(net GND)(type protect))
    (wire (path F.Cu 250  45040 -31320  43914.7 -31320)(net GND)(type protect))
    (wire (path F.Cu 250  47017.4 -18620  47580 -18620)(net Step_Enable)(type protect))
    (wire (path F.Cu 250  47017.4 -18620  46454.7 -18620)(net Step_Enable)(type protect))
    (wire (path F.Cu 250  24010 -18700  25135.3 -18700)(net Step_Enable)(type protect))
    (wire (path F.Cu 250  46454.7 -18620  46454.7 -18338.7  45592.6 -17476.6  26358.7 -17476.6
            25135.3 -18700)(net Step_Enable)(type protect))
    (wire (path B.Cu 250  21640 -23800  21640 -22624.7)(net "Net-(J2-Pad6)")(type protect))
    (wire (path B.Cu 250  21470 -18700  21470 -22454.7  21640 -22624.7)(net "Net-(J2-Pad6)")(type protect))
    (wire (path B.Cu 250  32340 -31320  31214.7 -31320)(net +5V)(type protect))
    (wire (path B.Cu 250  21640 -26340  26516 -26340  31214.7 -31038.7  31214.7 -31320)(net +5V)(type protect))
    (wire (path B.Cu 250  32340 -31320  33465.3 -31320  33465.3 -31038.7  38104 -26400
            40920 -26400)(net +5V)(type protect))
    (wire (path F.Cu 250  65730 -26470  63190 -26470)(net +5V)(type protect))
    (wire (path F.Cu 250  68270 -26470  65730 -26470)(net +5V)(type protect))
    (wire (path F.Cu 250  19100 -26340  16560 -26340)(net +5V)(type protect))
    (wire (path F.Cu 250  21640 -26340  19100 -26340)(net +5V)(type protect))
    (wire (path F.Cu 250  43460 -26400  46000 -26400)(net +5V)(type protect))
    (wire (path F.Cu 250  40920 -26400  43460 -26400)(net +5V)(type protect))
    (wire (path B.Cu 250  55480 -31650  56605.3 -31650  56605.3 -31368.7  61504 -26470
            63190 -26470)(net +5V)(type protect))
    (wire (path B.Cu 250  8770 -31400  9895.3 -31400  9895.3 -31118.7  14674 -26340
            16560 -26340)(net +5V)(type protect))
    (wire (path B.Cu 250  18930 -18700  18930 -19825.3  19100 -19995.3  19100 -23800)(net "Net-(J2-Pad4)")(type protect))
    (wire (path B.Cu 250  11310 -31400  11310 -32525.3  11390 -32605.3  11390 -39260)(net "Net-(J5-Pad1)")(type protect))
    (wire (path B.Cu 250  16560 -23800  16560 -22624.7)(net "Net-(J2-Pad2)")(type protect))
    (wire (path B.Cu 250  16390 -18700  16390 -22454.7  16560 -22624.7)(net "Net-(J2-Pad2)")(type protect))
    (wire (path B.Cu 250  13850 -31400  13850 -32525.3  13890 -32565.3  13890 -39260)(net "Net-(J5-Pad2)")(type protect))
    (wire (path F.Cu 250  11310 -18700  13850 -18700)(net "Net-(U2-Pad5)")(type protect))
    (wire (path F.Cu 250  16390 -31400  16390 -39260)(net "Net-(J5-Pad3)")(type protect))
    (wire (path B.Cu 250  18890 -39260  18890 -37959.7)(net "Net-(J5-Pad4)")(type protect))
    (wire (path B.Cu 250  18930 -31400  18930 -37919.7  18890 -37959.7)(net "Net-(J5-Pad4)")(type protect))
    (wire (path B.Cu 250  42380 -39190  42380 -37889.7)(net "Net-(J6-Pad4)")(type protect))
    (wire (path B.Cu 250  42500 -31320  42500 -37769.7  42380 -37889.7)(net "Net-(J6-Pad4)")(type protect))
    (wire (path F.Cu 250  37420 -18620  34880 -18620)(net "Net-(U3-Pad5)")(type protect))
    (wire (path F.Cu 250  39960 -31320  39960 -32445.3  39880 -32525.3  39880 -39190)(net "Net-(J6-Pad3)")(type protect))
    (wire (path B.Cu 250  37420 -31320  37420 -32445.3  37380 -32485.3  37380 -39190)(net "Net-(J6-Pad2)")(type protect))
    (wire (path B.Cu 250  40920 -23860  40920 -22684.7)(net "Net-(J3-Pad2)")(type protect))
    (wire (path B.Cu 250  39960 -18620  39960 -21724.7  40920 -22684.7)(net "Net-(J3-Pad2)")(type protect))
    (wire (path B.Cu 250  34880 -31320  34880 -39190)(net "Net-(J6-Pad1)")(type protect))
    (wire (path B.Cu 250  43460 -23860  43460 -22684.7)(net "Net-(J3-Pad4)")(type protect))
    (wire (path B.Cu 250  42500 -18620  42500 -21724.7  43460 -22684.7)(net "Net-(J3-Pad4)")(type protect))
    (wire (path B.Cu 250  46000 -23860  46000 -22684.7)(net "Net-(J3-Pad6)")(type protect))
    (wire (path B.Cu 250  45040 -18620  45040 -21724.7  46000 -22684.7)(net "Net-(J3-Pad6)")(type protect))
    (wire (path B.Cu 250  68270 -23930  68270 -22754.7)(net "Net-(J4-Pad6)")(type protect))
    (wire (path B.Cu 250  68180 -18950  68180 -22664.7  68270 -22754.7)(net "Net-(J4-Pad6)")(type protect))
    (wire (path B.Cu 250  65640 -18950  65640 -20075.3  65730 -20165.3  65730 -23930)(net "Net-(J4-Pad4)")(type protect))
    (wire (path B.Cu 250  58020 -31650  58020 -32775.3  58060 -32815.3  58060 -40160)(net "Net-(J7-Pad1)")(type protect))
    (wire (path B.Cu 250  63190 -23930  63190 -22754.7)(net "Net-(J4-Pad2)")(type protect))
    (wire (path B.Cu 250  63100 -18950  63100 -22664.7  63190 -22754.7)(net "Net-(J4-Pad2)")(type protect))
    (wire (path B.Cu 250  60560 -31650  60560 -40160)(net "Net-(J7-Pad2)")(type protect))
    (wire (path F.Cu 250  58020 -18950  60560 -18950)(net "Net-(U4-Pad5)")(type protect))
    (wire (path B.Cu 250  63100 -31650  63100 -32775.3  63060 -32815.3  63060 -40160)(net "Net-(J7-Pad3)")(type protect))
    (wire (path B.Cu 250  65560 -40160  65560 -38859.7)(net "Net-(J7-Pad4)")(type protect))
    (wire (path B.Cu 250  65640 -31650  65640 -38779.7  65560 -38859.7)(net "Net-(J7-Pad4)")(type protect))
  )
)
