/**
  * @brief  System Clock Configuration
  *         The system Clock is configured as follow : 
  *            System Clock source            = PLL (HSI)
  *            SYSCLK(Hz)                     = 64000000
  *            HCLK(Hz)                       = 64000000
  *            AHB Prescaler                  = 1
  *            APB1 Prescaler                 = 2
  *            APB2 Prescaler                 = 1
  *            PLLMUL                         = 16
  *            Flash Latency(WS)              = 2
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_ClkInitTypeDef clkinitstruct = {0};
  RCC_OscInitTypeDef oscinitstruct = {0};
  
  /* Configure PLL ------------------------------------------------------*/
  /* PLL configuration: PLLCLK = (HSI / 2) * PLLMUL = (8 / 2) * 16 = 64 MHz */
  /* PREDIV1 configuration: PREDIV1CLK = PLLCLK / HSEPredivValue = 64 / 1 = 64 MHz */
  /* Enable HSI and activate PLL with HSi_DIV2 as source */
  oscinitstruct.OscillatorType  		= RCC_OSCILLATORTYPE_HSI;				/* HSI RC		*/
  oscinitstruct.HSEState        		= RCC_HSE_OFF;									/* HSE OFF: input frequency off	*/
  oscinitstruct.LSEState        		= RCC_LSE_OFF;									/* LSE OFF: 32768Hz	*/
  oscinitstruct.HSIState        		= RCC_HSI_ON;										/* HSI RC ON: 8MHz	*/
  oscinitstruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;		
  oscinitstruct.HSEPredivValue    	= RCC_HSE_PREDIV_DIV1;
  oscinitstruct.PLL.PLLState    		= RCC_PLL_ON;										/* PLLMul On	*/
  oscinitstruct.PLL.PLLSource   		= RCC_PLLSOURCE_HSI_DIV2;				/* PLL SOURCE - HSI/2	*/
  oscinitstruct.PLL.PLLMUL      		= RCC_PLL_MUL16;								/* PLL MUL - 16: SYSCLK = 8*16=64MHz */
  if (HAL_RCC_OscConfig(&oscinitstruct)!= HAL_OK)
  {
    /* Initialization Error */
    while(1); 
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  clkinitstruct.ClockType 					= (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  clkinitstruct.SYSCLKSource 				= RCC_SYSCLKSOURCE_PLLCLK;			/* SYSCLKSource = PLLClck: 64MHz	*/ 
  clkinitstruct.AHBCLKDivider 			= RCC_SYSCLK_DIV1;							/* AHBClck = SYSClk/DIV1 = 64MHz	*/
  clkinitstruct.APB2CLKDivider 			= RCC_HCLK_DIV1;								/* APB2Clck = SYSClk/DIV1 = 64MHz	*/
  clkinitstruct.APB1CLKDivider 			= RCC_HCLK_DIV2;  							/* APB1Clck = SYSClk/DIV2 = 32MHz	*/
  if (HAL_RCC_ClockConfig(&clkinitstruct, FLASH_LATENCY_2)!= HAL_OK)
  {
    /* Initialization Error */
    while(1); 
  }
}

