id,customer,project_nr,project_lead,name,delivery_date,datasheet,foundry,node,technology,flavour,domain,tag,metric,delivery_contact,product,gds_name,drm_name,drm_version,drc_name,drc_version,lvs_name,lvs_version,spice_name,spice_version,senumber
1,StarChip,,,clamp_vcc,,,,,,,,v2.1,,,SOFICS_TSMC_CEN40FS_ESD_6v5,clamp_vcc.gds,,,,,,,,,
2,StarChip,,,clamp_vdd,,,,,,,,v1.3,,,SOFICS_TSMC_CEN40FS_ESD_1V1,clamp_vdd.gds,,,,,,,,,
3,StarChip,,,clamp_vddio,,,,,,,,v1.2,,,SOFICS_TSMC_CEN40FS_ESD_1V6,clamp_vddio.gds,,,,,,,,,
4,StarChip,,,bnd_dio,,,,,,,,v1.1,,,SOFICS_TSMC_CEN40FS_ESD_6v5,bnd_dio.gds,,,,,,,,,
5,StarChip,,,clamp_hv,,,,,,,,v2.2,,,SOFICS_TSMC_CEN40FS_ESD_12v,clamp_hv.gds,,,,,,,,,
6,TSMC,,SVW,40_PC_2kVHBM_100VMM_3M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,,
7,TSMC,,SVW,40_PC_8kVHBM_400VMM_4M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,,
8,TSMC,,SVW,40_PC_4kVHBM_200VMM_3M,,,TSMC,250nm,BCD,GEN I,,v1.0,,,TSMC_250BCD_ESD_PQ_40V_G5V,Golden_cells.gds,,,,,,,,,
9,Sofics,,,Katamarom,2019-03-22,,TSMC,,,,,SV2019_005,20190321.0,Feng-Mei Yang ,SOFICS_TSMC_N7FF_ESD_TEG,TMKW72_C11.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= testchip
10,Sofics,,BS,Edda,2020-01-27,,TSMC,22nm,CMOS,ULL,,SV2020_002,20200324.0,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_18VTEG_SV2020_002,,,,,,,,,,Device= testchip
11,Sofics,,BS,Eddie,2020-01-27,,TSMC,22nm,CMOS,ULL,,SV2020_008,20200324.0,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_25VTEG_SV2020_008,,,,,,,,,,Device= testchip
12,Sofics,,HM,Saimaa,2020-06-22,,TSMC,,,,,SV2020_014,20200621.0,Feng-Mei Yang ,SOFICS_TSMC_N130BCDPlus_ESD_TEG_SV2020_014,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,Device= testchip
13,Samsung,,JVDB,Taekwondo,,,Samsung,5nm,FinFET,LN05LPE,,,,,,,,,,,,,,,
14,,,,,,,,,,,,,,, ,,,,,,,,,,
15,StarChip,,,clamp_vcc,2016-10-26,N/A,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
16,StarChip,,,clamp_vcc,2016-11-04,N/A,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
17,StarChip,,,clamp_vcc,2016-11-16,N/A,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
18,StarChip,,,clamp_vcc,2016-11-21,N/A,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
19,StarChip,,,spt_clamp,2016-10-26,N/A,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
20,StarChip,,,spt_clamp,2016-11-04,N/A,HHGrace,,,,,SV2016_023,20161026.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
21,StarChip,,,spt_clamp,2016-11-16,N/A,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
22,StarChip,,,spt_clamp,2016-11-21,N/A,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
23,StarChip,,,clamp_vdd,2016-11-04,N/A,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
24,StarChip,,,clamp_vdd,2016-11-16,N/A,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
25,StarChip,,,clamp_vdd,2016-11-21,N/A,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
26,StarChip,,,bnd_dio,2016-11-04,N/A,HHGrace,,,,,SV2016_023,20161104.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
27,StarChip,,,bnd_dio,2016-11-16,N/A,HHGrace,,,,,SV2016_023,20161116.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
28,StarChip,,,bnd_dio,2016-11-21,N/A,HHGrace,,,,,SV2016_023,20161121.0,nicolas.trunck@starchip-ic.com,,,,,,,,,,,
29,MicroSemi,CPA1,JB,sfx_33_sgscr_down_low_c_2kv,2010-08-01,,UMC,65nm ,CMOS,,3.3V,,,,,,,,,,,,,,Device= MOS
30,MicroSemi,CPA1,JB,sfx_msiod_diodes,2010-08-01,,UMC,65nm ,CMOS,,,,,,,,,,,,,,,,Device= Diodes
31,MicroSemi,CPA1,JB,sfx_12_powerclamp,2010-08-01,,UMC,65nm ,CMOS,,1.2V,,,,,,,,,,,,,,Device= DTSCR
32,MicroSemi,CPA1,JB,"sfx_33_powerclamp_change_hhi_4
small diode overlay: sfx_33_vssi_to_vdd_diode_4",2010-08-01,,UMC,65nm ,CMOS,,3.3V,,,,,,,,,,,,,,"Device= HHI, RCSCR"
33,MicroSemi,CPA1,JB,"sfx_36_powerclamp_change_hhi_4
small diode overlay: sfx_36_vssi_to_vdd_diode_4",2010-08-01,,UMC,65nm ,CMOS,,3.6V,,,,,,,,,,,,,,"Device= HHI, RCSCR"
34,IDT,CPA4,SVW,FS 3.3V output inverter,,,TMSC,130nm,CMOS,,3.3V,,,,,,,,,,,,,,Device= RCSCR
35,Icera,CPA31,JVDB,30_ICERA_PC,,,TSMC,28nm ,CMOS,HP,3.0V,,,,,,,,,,,,,,Device= DTSCR
36,Icera,CPA31,JVDB,30_ICERA_LC,,,TSMC,28nm ,CMOS,HP,3.0V,,,,,,,,,,,,,,"Device= HHI, ESDON"
37,Icera,CPA35,JVDB,12_LC_Icera,,..\..\1 - Projects\ICERA\CPA35 - 28nm 1.2_1.8V clamp\D - TDK\12_LC_Icera.pdf,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,,Device= DTSCR
38,Icera,CPA35,JVDB,Xtal_Clamp_Icera,,..\..\1 - Projects\ICERA\CPA35 - 28nm 1.2_1.8V clamp\D - TDK\Xtal_Clamp_Icera.pdf,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,,Device= DTSCR
39,Nordic,CPA46,SV,SFX_18V_OVT_IN_cascGGSCR_down_2k_Low_Vt1,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.8V,,,,,,,,,,,,,,Device= MOS
40,Nordic,CPA46,SV,SFX_5V_power_clamp,2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,,Device= SMOS
41,Nordic,CPA46,SV,"SFX_5V_IN_dual_D
",2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,,Device= Diodes
42,Nordic,CPA46,SV,SFX_5V_IN_dual_D_small,2012-01-21,,TSMC/Silterra,180nm,CMOS,,5V,,,,,,,,,,,,,,Device= Diodes
43,Nordic,CPA46,SV,SFX_1V2PC_DTSCR_13,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.2V,,,,,,,,,,,,,,Device= DTSCR
44,Nordic,CPA46,SV,SFX_18V_CDM_CLAMP_12V_16V,2012-01-21,,TSMC/Silterra,180nm,CMOS,,1.8V,,,,,,,,,,,,,,Device= M
45,Nordic,CPA46,IB,SFX_12_Powerclamp_4kV,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,,Device= DTSCR
46,Nordic,CPA46,IB,SFX_33_RCSCR_HHV_PC_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,,Device= RCSCR
47,Nordic,CPA46,IB,SFX_33_Powerclamp_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,,Device= RCSCR
48,Nordic,CPA46,IB,SFX_12_BALUN_PROTECTION,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,,Device= Diodes
49,Nordic,CPA46,IB,SFX_33_RCSCR_UP_12_DTSCR_DOWN,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,,Device= RCSCR
50,Nordic,CPA46,IB,SFX_POWERCUT_3_3V_1_3V,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,,Device= Cut
51,Nordic,CPA46,IB,SFX_50_Powerclamp_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,,Device= SMOS
52,Nordic,CPA46,IB,SFX_50_Localclamp_QUAD_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,,Device= Quadristor
53,Nordic,CPA46,IB,SFX_ANT_protection,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,,,,,,,,,,,,,,,Device= SCR
54,Nordic,CPA46,IB,SFX_LXX_protection,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,,,,,,,,,,,,,,,Device= Bipolar
55,Nordic,CPA46,IB,SFX_12_LNA_input_protection,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,,Device= DTSCR
56,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,,Device= RCSCR
57,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,,Device= RCSCR
58,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,3.3V,,,,,,,,,,,,,,Device= RCSCR
59,Nordic,CPA46,IB,SFX_18_RCSCR_HHV_PC_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.8V,,,,,,,,,,,,,,Device= RCSR
60,Nordic,CPA46,IB,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.3V,,,,,,,,,,,,,,Device= Diode
61,Nordic,CPA46,IB,SFX_12_DTSCR_LC_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,1.2V,,,,,,,,,,,,,,Device= DTSCR
62,Nordic,CPA46,IB,SFX_50_33_Powerprotection_4kV_55,2011-06-01,..\..\1 - Projects\Nordic\2 - TSMC65LP\TDK_DES_SOL_1.0_TSMC.65LP.0.7_only clamps.pdf,TSMC,55nm,CMOS,LP,5V,,,,,,,,,,,,,,
63,Nordic,CPA46,IB,SFX_50_Powerclamp_4kV_55,2015-08-12,,TSMC,55nm,CMOS,Flash,5V,SV2015_007,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_Powerclamp_and_Local_clamp_V1.gds,,,,,,,,,Device= Quadristor
64,Nordic,CPA46,IB,SFX_50_Localclamp_QUAD_4kV_55,2015-08-12,,TSMC,55nm,CMOS,Flash,5V,SV2015_007,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_Powerclamp_and_Local_clamp_V1.gds,,,,,,,,,Device= Quadristor
65,Nordic,CPA46,IB,SFX_ANT_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,,SV2015_008,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PA,SFX_ANTprotection_and_LXXprotection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
66,Nordic,CPA46,IB,SFX_LXX_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,,SV2015_008,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PA,SFX_ANTprotection_and_LXXprotection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
67,Nordic,CPA46,IB,SFX_12_LNA_input_protection,2015-08-13,,TSMC,55nm,CMOS,Flash,1.2V,SV2015_009,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,SFX_12_LNA_input_protection_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
68,Nordic,CPA46,IB,SFX_18_RCSCR_HHV_PC_4kV_55,2015-09-03,,TSMC,55nm,CMOS,Flash,1.8V,SV2015_012,,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_18GPIO,SFX_18_RCSCR_HHV_PC_4kV_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= RCSCR
69,Nordic,CPA46,IB,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION,2015-09-21,,TSMC,55nm,CMOS,Flash,1.3V,SV2015_015,,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_VDD1V3_VDD0V9_PROTECTION,SFX_VDD1V3_VDD0V9_DIODE_PROTECTION_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
70,Nordic,CPA46,IB,SFX_12_DTSCR_LC_4kV_55,2015-10-13,,TSMC,55nm,CMOS,Flash,1.2V,SV2015_016,,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_PPA,SFX_12_DTSCR_LC_4kV_55_V1.gds ,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
71,Nordic,CPA46,IB,SFX_50_33_Powerprotection_4kV_55,2015-10-22,,TSMC,55nm,CMOS,Flash,5V,SV2015_017,0.0,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5033PowerProtection,SFX_50_33_Powerprotection_4kV_55_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
72,Nordic,CPA46,IB,SFX_12_Powerclamp_4kV_55,2016-01-12,,TSMC,55nm,CMOS,Flash,1.2V,SV2016_002,,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_12PC,SFX_12_Powerclamp_4kV_55.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
73,Nordic,CPA46,IB,SFX_18_12_protection_4kV_55,2016-08-18,,TSMC,55nm,CMOS,Flash,1.8V,SV2016_022,20160818.0,Ola.Bruset@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD,SFX_18_12_protection_4kV_55.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,"T-N55-CE-SP-001
T-N65-CE-SP-003","1.2
1.1",
74,Nordic,CPA46,IB,SFX_12_MRX_RF_IN_protection_DIODES,2017-03-07,,TSMC,55nm,CMOS,Flash,1.2V,"v0.1 
(should be SV2017_005)",0.0,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
75,Nordic,CPA46,IB,SFX_12_MRX_RF_IN_protection_DTSCR,2017-03-07,,TSMC,55nm,CMOS,Flash,1.2V,"v0.1
(should be SV2017_005)",0.0,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
76,Nordic,CPA46,IB,SFX_Lowcap_ANT_12_DTSCR_LC_4kV_55,2018-09-24,,TSMC,55nm,CMOS,Flash,1.2V,SV2018_009,20181005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_12_SV2018_009,Sofics_TSMC_55Flash_ESD_12LOWCAPLC_20181005.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
77,Nordic,CPA46,IB,SFX_33_Powerclamp_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,
78,Nordic,CPA46,IB,SFX_33_RCSCR_HHV_PC_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,Device= RCSCR
79,Nordic,CPA46,IB,SFX_33_RCSCR_UP_12_DTSCR_DOWN_2kV,2020-05-12,,TSMC,55nm,CMOS,S,3.3V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,"Device= RCSCR, DTSCR"
80,Nordic,CPA46,IB,SFX_50_Powerclamp_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,5V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,
81,Nordic,CPA46,IB,SFX_50_33_Powerprotection_2kV_55,2020-05-12,,TSMC,55nm,CMOS,S,5V,SV2020_010,20200512.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,
82,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
83,Nordic,CPA46,IB,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
84,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
85,Nordic,CPA46,IB,SFX_18_Powerclamp_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,1.8V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
86,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-20,,TSMC,55nm,CMOS,Flash,3.3V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= RCSCR
87,Nordic,CPA46,IB,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-27,,TSMC,55nm,CMOS,Flash,3.3V,"SV2015_010
SV2015_011",,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= RCSCR
88,Nvidia,CPA52,JVDB,Sofics_12P_VSS_cell_minwidth,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v2_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,,Device= DTSCR
89,Nvidia,CPA52,JVDB,Sofics_12P_VSS_cell_40u,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v2_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,,Device= DTSCR
90,Nvidia,CPA52,JVDB,Sofics_12P_VDD_cell_minwidth,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v2_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,,Device= DTSCR
91,Nvidia,CPA52,JVDB,Sofics_12P_VDD_cell_40u,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v2_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.2V,,,,,,,,,,,,,,Device= DTSCR
92,Nvidia,CPA52,JVDB,Sofics_18P_VSS_cell_minwidth,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v8_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,,Device= DTSCR
93,Nvidia,CPA52,JVDB,Sofics_18P_VSS_cell_40u,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v8_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,,Device= DTSCR
94,Nvidia,CPA52,JVDB,Sofics_18P_VDD_cell_minwidth,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v8_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,,Device= DTSCR
95,Nvidia,CPA52,JVDB,Sofics_18P_VDD_cell_40u,,..\..\1 - Projects\NVidia\CPA52 - TSMC 1.2V & 1.8V clamp\D - TDK\Datasheet_1v8_analog_domain.pdf,TSMC,28nm ,CMOS,HP,1.8V,,,,,,,,,,,,,,Device= DTSCR
96,Starchip,CPA60,WV,bnd_dio,2012-09-07,,Grace,130nm,CMOS,,,,,,,,,,,,,,,,Device= diodes
97,Starchip,CPA60,WV,testp_vpp,2012-09-07,,Grace,130nm,CMOS,,12V,,,,,,,,,,,,,,"Device= HHI, RCSCR"
98,Starchip,CPA60,WV,clamp_vdd,2012-09-07,,Grace,130nm,CMOS,,1.2V,,,,,,,,,,,,,,Device= DTSCR
99,Starchip,CPA60,WV,clamp_vcc,2012-09-07,,Grace,130nm,CMOS,,3.3V,,,,,,,,,,,,,,"Device= HHI, RCSCR"
100,ADI,CPA63,KD,Sofics_IndCAN_v3_withports,,,TSMC,180nm,BCD,GEN I,,v3,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_IndCAN_v3_withports.gds,,,,,,,,,
101,ADI,CPA63,KD,Sofics_Liion_ref_v3_withports,,,TSMC,180nm,BCD,GEN I,,v2,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_Liion_ref_v3_withports.gds,,,,,,,,,
102,ADI,CPA63,KD,Sfx_AD74410_sol4_RCS6Rwellshpnp_M5P_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,,
103,ADI,CPA63,KD,Sfx_AD74410_sol3_4xRCS1,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,,
104,ADI,CPA63,KD,Sfx_AD74410_sol2_EHCPNPZD_RCS1,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,,
105,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP_alternat_revclamp,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,,
106,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v1,,,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_teststructures.gds,,,,,,,,,
107,ADI,CPA63,KD,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP,,,TSMC,180nm,BCD,GEN I,,v3,,,SOFICS_TSMC_180nm_ESD_60V,Sfx_AD74410_sol1_RCS6_RCS1_SCRPNP.gds,,,,,,,,,
108,ADI,CPA63,KD,Sofics_LINCAN_SV2015_001,2015-05-04,Sofics_LINCAN_SV2015_001.pdf,TSMC,180nm,BCD,GEN I,,SV2015_001,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_LINCAN_SV2015_001,,,,,,,,,
109,ADI,CPA63,KD,Sofics_LIN_SV2015_002,2015-05-04,Sofics_LIN_SV2015_002.pdf,TSMC,180nm,BCD,GEN I,,SV2015_002,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_LIN_SV2015_002,,,,,,,,,
110,ADI,CPA63,KD,Sofics_Liion_SV2015_003,2015-05-04,Sofics_Liion_SV2015_003.pdf,TSMC,180nm,BCD,GEN I,,SV2015_003,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_Liion_SV2015_003,,,,,,,,,
111,ADI,CPA63,KD,Sofics_AD74410_SV2015_004,2015-05-04,Sofics_AD74410_SV2015_004.pdf,TSMC,180nm,BCD,GEN I,,SV2015_004,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,Sofics_AD74410_SV2015_004,,,,,,,,,
112,ADI,CPA63,KD,S:\3 - Technical\1 - Projects\Analog Devices\TSA1 - TSMC 0.18 BCD\D - Datasheets\2016_02_DatasheetCAN\BSCR36_IEC_ESD_SOFICS.docx,,,TSMC,180nm,BCD,GEN I,,SV2016_003,,jean-jacques.hajjar@analog.com; Brian.Moane@analog.com,SOFICS_TSMC_180nm_ESD_60V,S:\3 - Technical\1 - Projects\Analog Devices\TSA1 - TSMC 0.18 BCD\D - Datasheets\2016_02_DatasheetCAN\BSCR36_IEC_ESD_SOFICS.docx.gds,,,,,,,,,
113,ADI,CPA63,KD,BSCR36_IEC_ESD_SOFICS_RCS6_26f_SCR_6f,2017-03-28,,TSMC,180nm,BCD,GEN I,,SV2017_007,20170328.0,,SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a,
114,ADI,CPA63,KD,BSCR36_IEC_ESD_SOFICS_RCS6_26f,2017-03-28,,TSMC,180nm,BCD,GEN I,,SV2017_007,20170328.0,"Casey, David' <David.Casey@analog.com>; 'White, Liam' <Liam.White@analog.com>; 'Finnan, Mark' <Mark.Finnan@analog.com>; 'Parthasarathy, Srivatsan' <Srivatsan.Parthasarathy@analog.com>; 'Zhou, Paul' <Paul.Zhou@analog.com>; 'Zhao, James' <James.Zhao@analog.com>; 'Clarke, Dave' <Dave.Clarke@analog.com>; 'Greaney, Sean' <Sean.Greaney@analog.com>; 'Hajjar, Jean-Jacques' <Jean-Jacques.Hajjar@analog.com>; 'Benjamin Van Camp' <bvancamp@sofics.com>; 'Moane, Brian' <Brian.Moane@analog.com>",SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a,
115,GeoSemi,CPA66,JVDB,12_PC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.1,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_ESD_AREA_RX_opt2v5.gds,,,,,,,,,Device= DTSCR
116,GeoSemi,CPA66,JVDB,12_LC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.1,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_ESD_AREA_RX_opt2v5.gds,,,,,,,,,Device= DTSCR
117,GeoSemi,CPA66,JVDB,12_PC_DTSCR_3M2X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,,Device= DTSCR
118,GeoSemi,CPA66,JVDB,12_PC_DTSCR_4M3X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,,Device= DTSCR
119,GeoSemi,CPA66,JVDB,12_LC_DTSCR_4M3X,,,TSMC,40nm,CMOS,LP,1.2V,v1.0,,,SOFICS_TSMC_N40LP_ESD_1V2,SOFICS_CELLS.gds,,,,,,,,,Device= DTSCR
120,Geosemi,CPA66,JVDB,SOFICS_12_B2B_VDD_DIODE_ISO,2020-07-27,,TSMC,40nm,CMOS,LP,1.2V,SV2020_016,20200727.0,Kent Goodin <kgoodin@geosemi.com>,SOFICS_TSMC_N40LP_ESD_1V2_SV2020_016,SOFICS_12_B2B_VDD_DIODE_ISO.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.1
1.0",T-N45-CL-DR-001-C1,2.1a,T-N40-CL-LS-001-C1,2.0_1a,T-N40-CL-SP-058,1.5_2,Device= Diodes
121,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV_HVT,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM1kV_HiVTrigger.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,,Device= ESDON
122,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM1kV_isolated.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,,Device= ESDON
123,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_200V,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM200V_isolated.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,,Device= ESDON
124,Luxtera,CPA75,JVDB,10_PC_1V8_BDSCR_RC_ISO,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_PC1V0_isolated.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V0,Luxtera_cells_1v8.gds,,,,,,,,,Device= BDCSR
125,Luxtera,CPA75,JVDB,18_PC_1V8_BDSCR_ISO,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_PC1V8_isolated.pdf,TSMC,28nm,CMOS,HPM,1.8V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_1V8,Luxtera_cells_1v8.gds,,,,,,,,,Device= BDSCR
126,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_200V,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_LC3V3_HBM200V_2kV_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,,Device= Diodes
127,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_2kV,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_LC3V3_HBM200V_2kV_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,,Device= Diodes
128,Luxtera,CPA75,JVDB,33_PC_1V8_DTSCR_RD_ISO,2015-09-04,Datasheet_TS28HPM_GOX2_1V8_PC3V3_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_013,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N28HPM_ESD_3V3,Luxtera_cells_1v8.gds,,,,,,,,,Device= DTSCR
129,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV_HVT,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM1kV_HiVTrigger.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= ESDON
130,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM1kV_isolated.pdf,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= ESDON
131,Luxtera,CPA75,JVDB,10_LC_1V8_ESDONSCR_ISO_200V,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_LC1V0_HBM200V_isolated.pdf,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= ESDON
132,Luxtera,CPA75,JVDB,10_PC_1V8_BDSCR_RC_ISO,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_PC1V0_isolated.pdf,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V0,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= BDSCR
133,Luxtera,CPA75,JVDB,18_PC_1V8_BDSCR_ISO,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_PC1V8_isolated.pdf,TSMC,28nm,CMOS,HPM,1.8V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_1V8,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= BDSCR
134,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_200V,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_LC3V3_HBM200V_2kV_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= Diodes
135,Luxtera,CPA75,JVDB,33_LC_1V8_DD_ISO_2kV,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_LC3V3_HBM200V_2kV_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= Diodes
136,Luxtera,CPA75,JVDB,33_PC_1V8_DTSCR_RD_ISO,2015-10-23,Datasheet_TS28HPM_GOX2_1V8_PC3V3_isolated.pdf,TSMC,28nm,CMOS,HPM,3.3V,SV2015_018,,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_CLN28HPM_ESD_3V3,Luxtera_cells_1v8_noPSUB2.gds,T-N28-CL-DR-002,1.3,T-N28-CL-DR-002-C1,1.4A,T-N28-CL-LS-002-C1,1.0_3L,"T-N28-CL-SP-002
T-N28-CL-SP-004
T-N28-CL-SP-010
T-N28-CR-SP-010","(1.0_2p2)
(1.0_2p4)
(1.0_2p5)
(1.0_2p4)",Device= DTSCR
137,Inphi,CPA78,KD,Sofics_12_PC_DTSCR_200um,,,TSMC,40nm,CMOS,G,1.2V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,,Device= DTSCR
138,Inphi,CPA78,KD,Sofics_12_PC_DTSCR,,,TSMC,40nm,CMOS,G,1.2V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,,Device= DTSCR
139,Inphi,CPA78,KD,Sofics_2V5_PC_DTS4T2H_M7,,,TSMC,40nm,CMOS,G,2.5V,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,,
140,Inphi,CPA78,KD,Sofics_MV_secondaryProtection_OVT,,,TSMC,40nm,CMOS,G,,v0.5,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.5.gds,,,,,,,,,
141,Inphi,CPA78,KD,Sofics_MV_secondaryProtection_OVT,,,TSMC,40nm,CMOS,G,,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,,
142,Inphi,CPA78,KD,Sofics_2V5_PC_DTS4T2H_M7,,,TSMC,40nm,CMOS,G,2.5V,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,,
143,Inphi,CPA78,KD,Sofics_12_PC_DTSCR,,,TSMC,40nm,CMOS,G,1.2V,v0.4,,,SOFICS_TSMC_N40G_ESD_1V2,SoficstoInphi_v0.4.gds,,,,,,,,,
144,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,,Device= SMOS
145,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP2,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,,Device= SMOS
146,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,,Device= SMOS
147,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,,,TSMC,180nm,LDMOS,,18V,v2.1,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_11_28.gds,,,,,,,,,Device= SMOS
148,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,,Device= SMOS
149,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,,Device= SMOS
150,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP2,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,,Device= SMOS
151,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,,,TSMC,180nm,LDMOS,,18V,v2.0,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_11_18.gds,,,,,,,,,Device= SMOS
152,Advanced Bionics,CPA79,WV,SF_18V_SMOS,,,TSMC,180nm,LDMOS,,18V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_cells_2013_04_23.gds,,,,,,,,,Device= SMOS
153,Advanced Bionics,CPA79,WV,SF_1V8_PC_DTSCR_13,,,TSMC,180nm,LDMOS,,1.8V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_1V8,SF_cells_2013_04_23.gds,,,,,,,,,Device= DTSCR
154,Advanced Bionics,CPA79,WV,SF_4V_SMOS,,,TSMC,180nm,LDMOS,,4V,v1.0,,,SOFICS_TSMC_CV018LP_ESD_4V,SF_to_AB_2014_12_09.gds,,,,,,,,,Device= SMOS
155,Advanced Bionics,CPA79,WV,SF_5V_SGSCR,,,TSMC,180nm,LDMOS,,5V,v1.1,,,SOFICS_TSMC_CV018LP_ESD_5V,SF_to_AB_2014_12_09.gds,,,,,,,,,Device= GGSCR
156,Advanced Bionics,CPA79,WV,SF_1V8_PC_DTSCR_13,,,TSMC,180nm,LDMOS,,1.8V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_1V8,SF_to_AB_2013_04_27.gds,,,,,,,,,Device= DTSCR
157,Advanced Bionics,CPA79,WV,SF_18V_SMOS,,,TSMC,180nm,LDMOS,,18V,v1.3,,,SOFICS_TSMC_CV018LP_ESD_18V,SF_to_AB_2013_04_27.gds,,,,,,,,,Device= SMOS
158,Advanced Bionics,CPA79,WV,SF_4V_SMOS_4k,2017-02-09,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20170209.0,Scott.Arfin@advancedbionics.com,SOFICS_TSMC_CV018LP_ESD_4V,SF_to_AB_2017_02_09.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,Device= SMOS
159,Advanced Bionics,CPA79,WV,SF_DD_HV,2018-04-06,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180405.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_04_05.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,Device= Diodes
160,Advanced Bionics,CPA79,WV,SF_18V_2kV_RCS2,2018-05-03,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180503.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,Device= RCS
161,Advanced Bionics,CPA79,WV,SF_4V_SMOS_G2_RC_NMOS,2018-05-03,N/A,TSMC,180nm,LDMOS,LP,4V,SV2017_002,20180503.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_4V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,Device= SMOS
162,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP1,2018-05-30,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,Device= SMOS
163,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_LC,2018-05-30,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,Device= SMOS
164,Advanced Bionics,CPA79,WV,SF_18V_SMOS_OP3_PC,2018-05-30,N/A,TSMC,180nm,LDMOS,LP,18V,SV2017_002,20180530.0,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,Device= SMOS
165,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_4CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_v3.gds,,,,,,,,,Device= RCS
166,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_2CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_v3.gds,,,,,,,,,Device= RCS
167,ZMDi,CPA81,JVDB,SOFICS_DD_N_LVPW_P_LVNW,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,,
168,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_4CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,,Device= RCS
169,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_HV18_RCS_2CR_1k_8kV,,,TSMC,180nm ,BCD,GEN II,,v1.0,,,SOFICS_TSMC_N180BCD_ESD_18V,SOFICS_TSA3_Solutions_final.gds,,,,,,,,,Device= RCS
170,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
171,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_2CR,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
172,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T55_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_55V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
173,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T65_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_65V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
174,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T55_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_55V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
175,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T65_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_65V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
176,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H40,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
177,ZMDi,CPA81,JVDB,Sofics_TSMC180_GII_T45_H20,,,TSMC,180nm ,BCD,GEN II,,v2.0,,,SOFICS_TSMC_N180BCD_ESD_45V,Sofics_TSMC180_GII_GB_solutions_ZMDI.gds,,,,,,,,,
178,Renesas (ZMDi),CPA81,JVDB,Sofics_TSMC180_GII_T45_H40_v2,2020-02-19,,TSMC,180nm,BCD,GEN III,,SV2020_004,20200219.0,Michael Laube <michael.laube.xh@renesas.com>,SOFICS_TSMC_N180BCD2_ESD_45V_SV2020_004,Sofics_TSMC180_GII_GB_solutions_ZMDI_20200219.gds,T-018-CV-DR-027,1.12,T-018-CV-DR-027-C1,1.12a,T-018-CV-SP-018-C1,1.6B,T-018-CV-SP-018,1.6,
179,Asicom,CPA83,SVW,SOFICS_TSMC_N250BCD_ESD_12V,,,TSMC,250nm,BCD,GEN I,12V,v1.0,,,SOFICS_TSMC_N250BCD_ESD_12V,ASICOM_SOFICS_SLUA_12V_20141028.gds,,,,,,,,,
180,Intersil,CPA84,WV,SF_CellB,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,,
181,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,,
182,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_11.gds,,,,,,,,,
183,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_04.gds,,,,,,,,,
184,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.1,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_04.gds,,,,,,,,,
185,Intersil,CPA84,WV,SF_CellB,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,,
186,Intersil,CPA84,WV,SF_CellC,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,,
187,Intersil,CPA84,WV,SF_CellA,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,,
188,Intersil,CPA84,WV,SF_CellD,,,TSMC,40nm,CMOS,G,,v1.2,,,SOFICS_TSMC_N40G_ESD_1V8,Sofics_cells_2013_02_12.gds,,,,,,,,,
189,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v0.1,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_07_22.gds,,,,,,,,,
190,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v1.1,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_08_23.gds,,,,,,,,,
191,Intersil,CPA84,WV,SF_SDO_clamp,,,TSMC,90nm,CMOS,G,,v1.0,,,SOFICS_TSMC_CRN90G_ESD_3V3,SF_SDO_clamp_2013_07_25.gds,,,,,,,,,
192,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN1,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,SOFICS_TSMC250_G1_HV40_LIN1.gds,,,,,,,,,
193,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN2,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,,
194,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN4,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,,
195,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN3,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,,
196,ZMDi,CPA86,JVDB,SOFICS_TSMC250_G1_HV40_LIN1,,,TSMC,250nm,BCD,GEN I,,v1.1,,,SOFICS_TSMC_N250BCD_ESD_40V,All_LIN_cells.gds,,,,,,,,,
197,InsideSecure,CPA88,BS,SFX_3V3_dual_diode,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,,
198,InsideSecure,CPA88,BS,SFX_1V2_local_clamp,,,TSMC,90nm,CMOS,S,1.2V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,,
199,InsideSecure,CPA88,BS,SFX_3V3_power_clamp,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,,
200,InsideSecure,CPA88,BS,SFX_USB_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.0.gds,,,,,,,,,
201,InsideSecure,CPA88,BS,SFX_USB_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
202,InsideSecure,CPA88,BS,SFX_5V_power_clamp,,,TSMC,90nm,CMOS,S,5V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_5V0,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
203,InsideSecure,CPA88,BS,SFX_1V2_local_clamp,,,TSMC,90nm,CMOS,S,1.2V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_1V2,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
204,InsideSecure,CPA88,BS,SFX_3V3_dual_diode,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
205,InsideSecure,CPA88,BS,SFX_USB_R_8kV_IEC,,,TSMC,90nm,CMOS,S,,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
206,InsideSecure,CPA88,BS,SFX_3V3_power_clamp,,,TSMC,90nm,CMOS,S,3.3V,v0.5,,,SOFICS_TSMC_CFN90S_ESD_3V3,Sofics_ESD_Inside_Secure_TSMC90_v1.1.gds,,,,,,,,,
207,MicroSemi,CPA92,KD,sfx_10_powerclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,1.0V,,,,,,,,,,,,,,Device= BDSCR
208,MicroSemi,CPA92,KD,sfx_10_localclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,1.0V,,,,,,,,,,,,,,Device= BDSCR
209,MicroSemi,CPA92,KD,sfx_18_powerclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,,Device= BDSCR
210,MicroSemi,CPA92,KD,sfx_18_powerclamp_isol,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,,Device= BDSCR
211,MicroSemi,CPA92,KD,sfx_18_localclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,1.8V,,,,,,,,,,,,,,Device= DTSCR
212,MicroSemi,CPA92,KD,sfx_25_powerclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,2.5V,,,,,,,,,,,,,,Device= RCSCR
213,MicroSemi,CPA92,KD,sfx_25_powerclamp_isol,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,2.5V,,,,,,,,,,,,,,Device= RCSCR
214,MicroSemi,CPA92,KD,sfx_33_localclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,3.3V,,,,,,,,,,,,,,Device= RCSCR
215,MicroSemi,CPA92,KD,sfx_33_localclamp_isol,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,3.3V,,,,,,,,,,,,,,Device= RCSCR
216,MicroSemi,CPA92,KD,sfx_46_wafersortclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,4.6V,,,,,,,,,,,,,,Device= MOS
217,MicroSemi,CPA92,KD,sfx_86_wafersortclamp,2015-11-16,S:\3 - Technical\1 - Projects\Microsemi\PA6 - UMC 28nm\G - Delivery\Summary\Summary_Microsemi_UMC28HLP.docx,UMC,28nm ,CMOS,HPL,8.86V,,,,,,,,,,,,,,Device= MOS
218,Creative Chips,CPA104,VeV,TXRX_IO_ESD,2015-09-15,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,TXRX_IO_ESD v2_0_2015_09_15.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
219,Creative Chips,CPA104,VeV,IOPAD_FP_ESD,2015-11-09,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,5VIO_CBUS_IO_ESD_v2015_11_13.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
220,Creative Chips,CPA104,VeV,CONN_SCHEME_CBUS_IO_ESD,2015-11-13,,TSMC,90nm,CMOS,,,SV2015_014,,Stefan Franck,SOFICS_TSMC_90_ESD_RX_TX,5VIO_CBUS_IO_ESD_v2015_11_13.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
221,Creative Chips,CPA104,VeV,SFX_33_LC_2KV,2016-02-29,,TSMC,90nm,CMOS,,,SV2016_006,,Stefan Franck,SOFICS_TSMC_90_ESD_33_LC_2kV,SFX_33_LC_2KV_20160229.gds,,,,,,,,,
222,Creative Chips,CPA104,VeV,SFX_33_LC_2KV,2016-03-10,not yet; update clamp,TSMC,90nm,CMOS,,,SV2016_007,0.0,Stefan Franck,SOFICS_TSMC_90Flash_ESD_Local_Clamp,SFX_33_LC_2KV_20160310.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
223,Creative Chips,CPA104,VeV,SFX_33_PC_2KV,2016-03-08,,TSMC,90nm,CMOS,,3.3V,SV2016_008,0.0,Stefan Franck,SOFICS_TSMC_90Flash_ESD_DualDiode_PC,SFX_33_PC_2KV_20160308.gds,,,,,,,,,
224,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-06-28,,TSMC,90nm,CMOS,,,SV2017_010,20170628.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
225,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
226,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
227,Creative Chips,CPA104,VeV,TXRX_IO_ESD_new_solution,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
228,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170719.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
229,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
230,Creative Chips,CPA104,VeV,solution_3V3_LC_2kV_HBM,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
231,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-07,,TSMC,90nm,CMOS,,,SV2017_010,20170719.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
232,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-19,,TSMC,90nm,CMOS,,,SV2017_010,20170724.0,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
233,Creative Chips,CPA104,VeV,solution_5VIO_pads,2017-07-24,,TSMC,90nm,CMOS,,,SV2017_010,,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,
234,Displaylink,CPA109,IB,sfx_11_PC_BDSCR_RC,,S:\3 - Technical\1 - Projects\DisplayLink\4 - Deliverables\3 - Datasheets\Datasheet_1V1_PC.docx,SMIC,40nm,CMOS,,1.1V,,,,,,,,,,,,,,Device= BDSCR
235,Displaylink,CPA109,IB,sfx_33_PC_BDSCR,,S:\3 - Technical\1 - Projects\DisplayLink\4 - Deliverables\3 - Datasheets\Datasheet_3V3_PC.docx,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,,Device= RCSCR
236,Displaylink,CPA109,IB,3V3_IO_FullLocal,,..\..\1 - Projects\DisplayLink\4 - Deliverables\3 - Datasheets\Datasheet_3V3_IO_FullLocal.docx,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,,Device= RCSCR
237,Displaylink,CPA109,IB,3V3_IO,,..\..\1 - Projects\DisplayLink\4 - Deliverables\3 - Datasheets\Datasheet_3V3_IO.docx,SMIC,40nm,CMOS,,3.3V,,,,,,,,,,,,,,Device= RCSCR
238,GUC,CPA115,JVDB,10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,,,TSMC,28nm,CMOS,HPM,1V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V0,GUC28_cells.gds,,,,,,,,,Device= ESDON
239,GUC,CPA115,JVDB,10_PC_BDSCR_RC_Shared_SUB,,,TSMC,28nm,CMOS,HPM,1V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V0,GUC28_cells.gds,,,,,,,,,Device= BDSCR
240,GUC,CPA115,JVDB,18_LC_Dual_diode_1kV_100,,,TSMC,28nm,CMOS,HPM,1.8V,v1.115,,,SOFICS_TSMC_CLN28HPM_ESD_1V8,GUC28_cells.gds,,,,,,,,,Device= Didoes
241,GUC,CPA116,JVDB,Sofics_016_1V8_LC_ESDON_2HD_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1.8V,SV2018_001,20180214.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2008_001,TSMC_16FFC_GUC_cells_20180214.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
242,GUC,CPA116,JVDB,Sofics_080_V_LC_ESDON_FULL,2019-07-23,,TSMC,16nm,finFET,,0.8V,SV2019_009,20190723.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N12FFC_ESD_0V8_SV2019_009,Sofics_TSMC_N12FFC_GUC_cell_20190723.gds,T-N12-CL-DR-001,1.2,T-N12-CL-DR-001-C1,1.2a,T-N12-CL-LS-001-C1,1.0b,T-N12-CL-SP-001,1.0_2p3,Device= ESDON
243,GUC,CPA116,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-08,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1V,SV2018_001,20180208.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
244,GUC,CPA116,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,16nm,finFET,,1V,SV2018_001,20180214.0,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
245,Disruptive Technologies,CPA118,OM,Sofics_Capsense_SV2015_005,2015-05-27,,TSMC,180nm,CMOS,,3.3V,v1.0,,Oystein@disruptive-technologies.com,SOFICS_TSMC_CM018G_ESD_3V3,ESD_protection_capsense.gds,,,,,,,,,
246,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-05-28,Datasheet_TS28HPM_LC1V0_HBM1kV_HiVTrigger.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_005,,harry.chan@etopus.com,,,,,,,,,,,Device= ESDON
247,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-05-28,Datasheet_TS28HPM_PC1V0.pdf,TSMC,28nm,CMOS,HPM,1.0V,SV2015_005,,harry.chan@etopus.com,,,,,,,,,,,Device= BDSCR
248,Etopus,CPA121,OM,18_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB_ALT,2015-07-06,,TSMC,28nm,CMOS,HPM,1.8V,SV2015_006,,harry.chan@etopus.com,,,,,,,,,,,Device= ESDON
249,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-07-06,Datasheet_TS28HPM_LC1V0_HBM1kV_HiVTrigger.pdf,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= ESDON
250,Etopus,CPA121,OM, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-08-27,Datasheet_TS28HPM_LC1V0_HBM1kV_HiVTrigger.pdf,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= ESDON
251,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-07-06,Datasheet_TS28HPM_PC1V0.pdf,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= BDSCR
252,Etopus,CPA121,OM,10_PC_BDSCR_RC_Shared_SUB,2015-08-27,Datasheet_TS28HPM_PC1V0.pdf,TSMC,28nm,CMOS,HPM,1.0V,"SV2015_006
v1.115",,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= BDSCR
253,Etopus,CPA121,OM,18_PC_BDSCR,2015-07-17,DS-TS28HPM-PC1V8.pdf,TSMC,28nm,CMOS,HPM,1.8V,"SV2015_006
v1.1",,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= BDSCR
254,Etopus,CPA121,OM,18_PC_BDSCR,2015-08-27,DS-TS28HPM-PC1V8.pdf,TSMC,28nm,CMOS,HPM,1.8V,"SV2015_006
v1.1",,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,,Device= BDSCR
255,Creative Chips,CPA125,HM,SFX_RCS_45V_8x132,,,TSMC,180nm,BCD,GENII,45V,v0.1,,,SOFICS_TSMC_N180BCD2_ESD_45V,SFX_prelim_45VPC.gds,,,,,,,,,Device= RCS
256,Creative Chips,CPA125,HM,SFX_RCS_45V_parExt_8x132,,,TSMC,180nm,BCD,GENII,45V,v0.1,,,SOFICS_TSMC_N180BCD2_ESD_45V,SFX_prelim_45VPC.gds,,,,,,,,,Device= RCS
257,Creative Chips,CPA125,HM,SFX_PSUB,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
258,Creative Chips,CPA125,HM,SFX_GIPP,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
259,Creative Chips,CPA125,HM,SFX_VBAT,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
260,Creative Chips,CPA125,HM,SFX_VBAT_S,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
261,Creative Chips,CPA125,HM,SFX_VCP,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
262,Creative Chips,CPA125,HM,SFX_15V_BJT_substrateClamp,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
263,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2016-11-02,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161102.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
264,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2016-11-02,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161102.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
265,Creative Chips,CPA125,HM,SFX_Bi_H150,2018-05-23,,TSMC,180nm,BCD,,,SV2018_004,20180523.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_Bi_H150.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
266,Creative Chips,CPA125,HM,SFX_PC_inline,2016-08-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
267,Creative Chips,CPA125,HM,SFX_PC_inline,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
268,Creative Chips,CPA125,HM,SFX_PC_inline,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
269,Creative Chips,CPA125,HM,SFX_PC_inline,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
270,Creative Chips,CPA125,HM,SFX_PAGND,2016-08-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
271,Creative Chips,CPA125,HM,SFX_PAGND,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
272,Creative Chips,CPA125,HM,SFX_GiCi,2016-08-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
273,Creative Chips,CPA125,HM,SFX_GiCi,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
274,Creative Chips,CPA125,HM,SFX_PC_corner,2016-08-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
275,Creative Chips,CPA125,HM,SFX_PC_corner,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
276,Creative Chips,CPA125,HM,SFX_PC_corner,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
277,Creative Chips,CPA125,HM,SFX_PC_corner,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
278,Creative Chips,CPA125,HM,SFX_Ai,2016-08-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160804.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
279,Creative Chips,CPA125,HM,SFX_Ai,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
280,Creative Chips,CPA125,HM,SFX_Bi,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
281,Creative Chips,CPA125,HM,SFX_Bi,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
282,Creative Chips,CPA125,HM,SFX_Bi,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
283,Creative Chips,CPA125,HM,SFX_Bi,2016-12-13,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
284,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
285,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
286,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,2016-12-13,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
287,Creative Chips,CPA125,HM,SFX_MODE_LIN_VCC_CI,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
288,Creative Chips,CPA125,HM,SFX_SVDD,2016-08-26,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160826.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
289,Creative Chips,CPA125,HM,SFX_SVDD,2013-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
290,Creative Chips,CPA125,HM,SFX_SVDD,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
291,Creative Chips,CPA125,HM,SFX_GIPP_VCP,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
292,Creative Chips,CPA125,HM,SFX_GIPP_VCP,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
293,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
294,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
295,Creative Chips,CPA125,HM,SFX_G3C3G2C2G1C1,2016-12-13,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
296,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
297,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
298,Creative Chips,CPA125,HM,SFX_A1A0C5G5C4G4,2016-12-13,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161213.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
299,Creative Chips,CPA125,HM,SFX_PAD_downbond,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
300,Creative Chips,CPA125,HM,SFX_PAD_downbond,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
301,Creative Chips,CPA125,HM,SFX_AGND,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
302,Creative Chips,CPA125,HM,SFX_AGND,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
303,Creative Chips,CPA125,HM,SFX_PGND,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
304,Creative Chips,CPA125,HM,SFX_PGND,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
305,Creative Chips,CPA125,HM,SFX_VBAT_VBAT_S,2016-09-29,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20160929.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
306,Creative Chips,CPA125,HM,SFX_VBAT_VBAT_S,2016-10-03,\\ocean\SharedDocs\3 - Technical\1 - Projects\Creative Chips\TSA2 - TSMC180BCD\Deliverables\datasheet_final\CreativeChips9020_HV_ESD_PADring_23112016.pdf,TSMC,180nm,BCD,,,SV2016_021,20161003.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,
307,Creative Chips,CPA125,HM,SFX_MODE,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
308,Creative Chips,CPA125,HM,SFX_MODE,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
309,Creative Chips,CPA125,HM,SFX_LIN_DO,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
310,Creative Chips,CPA125,HM,SFX_LIN_DO,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
311,Creative Chips,CPA125,HM,SFX_VCC,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
312,Creative Chips,CPA125,HM,SFX_VCC,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
313,Creative Chips,CPA125,HM,SFX_ST,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
314,Creative Chips,CPA125,HM,SFX_ST,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
315,Creative Chips,CPA125,HM,SFX_PC ,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
316,Creative Chips,CPA125,HM,SFX_PC ,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
317,Creative Chips,CPA125,HM,SFX_SVDD,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
318,Creative Chips,CPA125,HM,SFX_SVDD,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
319,Creative Chips,CPA125,HM,SFX_VBAT,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
320,Creative Chips,CPA125,HM,SFX_VBAT,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
321,Creative Chips,CPA125,HM,SFX_VBATS,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
322,Creative Chips,CPA125,HM,SFX_VBATS,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
323,Creative Chips,CPA125,HM,SFX_VCP ,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
324,Creative Chips,CPA125,HM,SFX_VCP ,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
325,Creative Chips,CPA125,HM,SFX_ESD_GiCi_VCP_localClamp,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
326,Creative Chips,CPA125,HM,SFX_ESD_GiCi_VCP_localClamp,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
327,Creative Chips,CPA125,HM,SFX_ESD_GiCiBi_corner,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
328,Creative Chips,CPA125,HM,SFX_ESD_GiCiBi_corner,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
329,Creative Chips,CPA125,HM,SFX_PGND,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
330,Creative Chips,CPA125,HM,SFX_PGND,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
331,Creative Chips,CPA125,HM,SFX_AGND,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
332,Creative Chips,CPA125,HM,SFX_AGND,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
333,Creative Chips,CPA125,HM,SFX_Ai,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
334,Creative Chips,CPA125,HM,SFX_Ai,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
335,Creative Chips,CPA125,HM,SFX_Ci,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
336,Creative Chips,CPA125,HM,SFX_Ci,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
337,Creative Chips,CPA125,HM,SFX_Gi,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
338,Creative Chips,CPA125,HM,SFX_Gi,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
339,Creative Chips,CPA125,HM,SFX_PC_corner,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
340,Creative Chips,CPA125,HM,SFX_PC_corner,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
341,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
342,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
343,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
344,Creative Chips,CPA125,HM,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
345,Creative Chips,CPA125,HM,SFX_Bi,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
346,Creative Chips,CPA125,HM,SFX_Bi,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
347,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
348,Creative Chips,CPA125,HM,SFX_TBA_ESD_primary,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
349,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-13,,TSMC,180nm,BCD,,,SV2018_004,20180513.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
350,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-18,,TSMC,180nm,BCD,,,SV2018_004,20180518.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
351,Creative Chips,CPA125,HM,SFX_TBA_ESD_secondary,2018-05-24,,TSMC,180nm,BCD,,,SV2018_004,20180524.0,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,
352,ADI,CPA126,KD,sfx_1p2LC,2015-11-09,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,1.2V,SV2015_019_draft,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_1V2,,,,,,,,,,Device= RCSCR
353,ADI,CPA126,KD,sfx_3p6LC,2015-11-12,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,3.6V,SV2015_020_draft,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6,,,,,,,,,,"Device= BDSCR, RCSCR"
354,ADI,CPA126,KD,sfx_3p6PC,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,3.6V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,Device= RCSCR
355,ADI,CPA126,KD,sfx_1p2PC,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,Device= BDSCR
356,ADI,CPA126,KD,sfx_1p2LC_up,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,
357,ADI,CPA126,KD,sfx_1p2LC_down,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,1.2V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,
358,ADI,CPA126,KD,sfx_B2Bdiodes,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,0V,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,
359,ADI,CPA126,KD,sfx_combinedmatch_LC,2016-01-13,S:\3 - Technical\1 - Projects\Analog Devices\TSA2 - TSMC 90nm RF\5 - Delivery\2 - Delivery_20160113,TSMC,90nm,CMOS,LP,,SV2016_001,,"Deeney, Michael<Michael.Deeney@analog.com>; Dermot.OKeeffe@analog.com; Hajjar, Jean-Jacques <Jean-Jacques.Hajjar@analog.com>",SOFICS_TSMC_CMN90LP_RF_ESD_3V6_1V2,sfx_Delivery_20160108.gds,T-N90-LO-DR-001,2.4,T-N90-LO-DR-001-C1,2.4a,T-N90-CL-LS-001-C1,2.1d,T-N90-CM-SP-001,2.1,
360,HHGrace,CPA131,WV,PLVDDH_ESD_1,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
361,HHGrace,CPA131,WV,PLVSSH_ESD_1,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
362,HHGrace,CPA131,WV,PLVDDH_ESD_2,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
363,HHGrace,CPA131,WV,PLVSSH_ESD_2,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
364,HHGrace,CPA131,WV,PLVDD_ESD,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_1V5,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
365,HHGrace,CPA131,WV,PLBMUX_HVTIO_ESD,2017-06-20,S:\3 - Technical\1 - Projects\HHGrace\Project 1 - 110nm ULL\D - Deliveries\20170619,HHGrace,110nm,CMOS,ULL,,SV2017_009,20170620.0,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,
366,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-06-30,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160630.0,patrick.richard@hilight-semi.com ,SOFICS_TSMC_N28HPC+_ESD_2V5,SST_clamp_20160630.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,Device= ESDON
367,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-07-13,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160713.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,Device= ESDON
368,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-07-13,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20160713.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,Device= ESDON
369,Hilight,CPA132,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-10-27,,TSMC,28nm,CMOS,HPC+,2.5V,SV2016_020,20161027.0,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,20161027_clamp_SST.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,Device= ESDON
370,Intel,CPA135,IB,SFX_50_POWER_PROTECTION,2016-02-16,not yet; preliminary clamp,TSMC,65nm,CMOS,,,SV2016_005,,"Gleeson, Brendan<brendan.gleeson@intel.com>",,,,,,,,,,,Device= SMOS
371,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD,2016-03-04,SFX_50_POWER_PROTECTION,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,,Device= SMOS
372,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS,2016-03-04,SFX_50_POWER_PROTECTION,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,,Device= SMOS
373,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-03-04,SFX_50_DD_AND_PC,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,,Device= SMOS
374,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-03-04,SFX_50_POWER_PROTECTION,TSMC,55nm,CMOS,Flash,5V,SV2016_009,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_PROTECTION.gds,,,,,,,,,Device= SMOS
375,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-03-08,SFX_50_POWER_PROTECTION,TSMC,55nm,CMOS,Flash,5V,SV2016_010,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_POWER_PROTECTION_with_M6M7.gds,,,,,,,,,Device= SMOS
376,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-03-08,SFX_50_POWER_PROTECTION,TSMC,55nm,CMOS,Flash,5V,SV2016_010,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_5V_POWER_PROTECTION_with_M6M7.gds,,,,,,,,,Device= SMOS
377,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_011,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
378,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_011,,"Gleeson, Brendan<brendan.gleeson@intel.com>",SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
379,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
380,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
381,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
382,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-01,,TSMC,55nm,CMOS,Flash,5V,SV2016_012,,Sendill.k.gnanaeswaran@intel.com,SOFICS_TSMC_55Flash_ESD_5V,SFX_50_PROTECTION_WITH_DNW_AND_VSS_ESD.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
383,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,
384,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
385,Intel,CPA135,IB,SFX_50_DIODE_UP_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= Diodes
386,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= Diodes
387,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= Diodes
388,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
389,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
390,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
391,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
392,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
393,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-04-08,,TSMC,55nm,CMOS,ULP,5V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= SMOS
394,Intel,CPA135,IB,SFX_SEC_PROT_33_NMOS_SB_2x10,2016-04-08,,TSMC,55nm,CMOS,ULP,3.3V,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,Device= MOS
395,Intel,CPA135,IB,SFX_SEC_PROT_DIODESTR_5,2016-04-08,,TSMC,55nm,CMOS,ULP,,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,
396,Intel,CPA135,IB,SFX_SEC_PROT_P_NWELLDIO_CTR363_2x10,2016-04-08,,TSMC,55nm,CMOS,ULP,,SV2016_014,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells.gds,,,,,,,,,
397,Intel,CPA135,IB,SFX_50_ANTIPARALLEL_DIODES,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
398,Intel,CPA135,IB,SFX_50_DD_AND_PC,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
399,Intel,CPA135,IB,SFX_50_DIODE_UP_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
400,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
401,Intel,CPA135,IB,SFX_50_DUAL_DIODE_DNW_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
402,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
403,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVDD_M6M7,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
404,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
405,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_AVSS_M6M7,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
406,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVDD,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
407,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_AVSS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
408,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_DNW_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
409,Intel,CPA135,IB,SFX_50_POWER_PROTECTION_NOBUS,2016-04-14,,TSMC,55nm,CMOS,ULP,5V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= SMOS
410,Intel,CPA135,IB,SFX_SEC_PROT_33_NMOS_SB_2x10,2016-04-14,,TSMC,55nm,CMOS,ULP,3.3V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= MOS
411,Intel,CPA135,IB,SFX_SEC_PROT_DIODESTR_5,2016-04-14,,TSMC,55nm,CMOS,ULP,,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
412,Intel,CPA135,IB,SFX_SEC_PROT_P_NWELLDIO_CTR363_2x10,2016-04-14,,TSMC,55nm,CMOS,ULP,,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_5V,TSMC_55EF_ULP_ESD_Intel_cells_V2.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,Device= Diodes
413,Intel,CPA135,IB,SFX_70_CP_PROTECTION_NOBUS,2016-08-18,,TSMC,55nm,CMOS,ULP,7V ,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_7V,SFX_70_CP_PROTECTION_NOBUS.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
414,Intel,CPA135,IB,SFX_18_SECONDARY_PROT,2016-08-30,,TSMC,55nm,CMOS,ULP,1.8V,SV2016_016,,,SOFICS_TSMC_55EF_ULP_ESD_1V8,SFX_18_SECONDARY_PROT.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,
415,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-05-04,Datasheet_SFX1_1V2_Local_Clamp_Input_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
416,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-07-19,Datasheet_SFX1_1V2_Local_Clamp_Input_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
417,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-21,Datasheet_SFX1_1V2_Local_Clamp_Input_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
418,Analogix,CPA136,OG,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-25,Datasheet_SFX1_1V2_Local_Clamp_Input_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
419,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-05-04,Datasheet_SFX3_1V2_Local_Clamp_Output_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
420,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-07-19,Datasheet_SFX3_1V2_Local_Clamp_Output_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
421,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-21,Datasheet_SFX3_1V2_Local_Clamp_Output_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
422,Analogix,CPA136,OG,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-25,Datasheet_SFX3_1V2_Local_Clamp_Output_High_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
423,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-05-04,Datasheet_SFX4_1V2_Local_Clamp_IO_Low_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
424,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-07-19,Datasheet_SFX4_1V2_Local_Clamp_IO_Low_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
425,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-21,Datasheet_SFX4_1V2_Local_Clamp_IO_Low_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
426,Analogix,CPA136,OG,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-25,Datasheet_SFX4_1V2_Local_Clamp_IO_Low_Speed,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
427,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-05-04,Datasheet_SFX5_3V3_Local_Clamp_Digital_IO,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
428,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-07-19,Datasheet_SFX5_3V3_Local_Clamp_Digital_IO,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
429,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-21,Datasheet_SFX5_3V3_Local_Clamp_Digital_IO,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
430,Analogix,CPA136,OG,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-25,Datasheet_SFX5_3V3_Local_Clamp_Digital_IO,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161025.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
431,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-05-04,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
432,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-07-19,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
433,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-10-21,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
434,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V2,2016-10-25,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
435,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-07-19,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
436,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-10-21,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
437,Analogix,CPA136,OG,SFX6_1V2_Powerclamp_Analog_V3,2016-10-25,Datasheet_SFX6_1V2_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.2V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
438,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-05-04,Datasheet_SFX7_3V3_Powerclamp_Digital_Inline_Bus,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
439,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-07-19,Datasheet_SFX7_3V3_Powerclamp_Digital_Inline_Bus,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
440,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-21,Datasheet_SFX7_3V3_Powerclamp_Digital_Inline_Bus,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
441,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-25,Datasheet_SFX7_3V3_Powerclamp_Digital_Inline_Bus,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
442,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-21,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
443,Analogix,CPA136,OG,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-25,,UMC,55nm,CMOS,SP,3.3V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
444,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-05-04,Datasheet_SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
445,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-07-19,Datasheet_SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
446,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-21,Datasheet_SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
447,Analogix,CPA136,OG,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-25,Datasheet_SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
448,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-05-04,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
449,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-07-19,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
450,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-21,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
451,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-25,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
452,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-07-19,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
453,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-21,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
454,Analogix,CPA136,OG,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-25,Datasheet_SFX8b_1V8_Powerclamp_Analog,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
455,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-05-04,,UMC,55nm,CMOS,SP,1V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
456,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-07-19,,UMC,55nm,CMOS,SP,1V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
457,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-10-21,,UMC,55nm,CMOS,SP,1V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
458,Analogix,CPA136,OG,SFX_1V_Secondary_Protection,2016-10-25,,UMC,55nm,CMOS,SP,1V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
459,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-05-04,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160504.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
460,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-07-19,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20160719.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
461,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-10-21,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,20161021.0,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
462,Analogix,CPA136,OG,SFX_1V_1V8_Secondary_Protection,2016-10-25,,UMC,55nm,CMOS,SP,1.8V,SV2016_018,,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,
463,CERN,CPA138,HM,SF130_1V2_CDM,2016-02-24,SF130_1V2_CDM,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
464,CERN,CPA138,HM,SF130_1V2_FULL_LOCAL,2016-02-24,SF130_1V2_FULL_LOCAL,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
465,CERN,CPA138,HM,SF130_1V2_OVT,2016-02-24,SF130_1V2_OVT,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
466,CERN,CPA138,HM,SF130_1V2_OVT_NOB2B,2016-02-24,SF130_1V2_OVT_NOB2B,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
467,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_CORE_GROUND,2016-02-24,SF130_1V2_POWER_CLAMP_CORE,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
468,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_CORE_SUPPLY,2016-02-24,SF130_1V2_POWER_CLAMP_CORE,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
469,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_IO_GROUND,2016-02-24,SF130_1V2_POWER_CLAMP_IO,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
470,CERN,CPA138,HM,SF130_1V2_POWER_CLAMP_IO_SUPPLY,2016-02-24,SF130_1V2_POWER_CLAMP_IO,TSMC,130nm,CMOS,G,1.2V,v1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
471,CERN,CPA138,HM,SF130_POWERCUT,2016-02-24,,TSMC,130nm,CMOS,G,,V1,0.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,
472,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_100V,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
473,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_1kV,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
474,Rockley Photonics,CPA139,JVDB,10_LC_1V8_ESDONSCR_ISO_500V,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
475,Rockley Photonics,CPA139,JVDB,10_PC_1V8_BDSCR_RC_ISO,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
476,Rockley Photonics,CPA139,JVDB,12_PC_1V8_BDSCR_ISO,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
477,Rockley Photonics,CPA139,JVDB,18_25_33_LC_1V8_DD_ISO_200V,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V/2.5V/3.3V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
478,Rockley Photonics,CPA139,JVDB,18_25_33_LC_1V8_DD_ISO_2kV,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V/2.5V/3.3V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
479,Rockley Photonics,CPA139,JVDB,18_PC_1V8_BDSCR_ISO,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
480,Rockley Photonics,CPA139,JVDB,25_PC_1V8_DTSCR_RD_ISO,2016-01-28,Datasheet_TS28HPCP_GOX2_1V8_LC1V0_HBM100V_isolated,TSMC,28nm,CMOS,HPCP,1.8V,SV2016_004,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPCP_ESD_1V0,RockleyPhotonics_cells_1v8_v1.gds,,,,,,,,,
481,R2 Semi,CPA140,WV,18_PC_BDSCR,2016-04-14,DS-TS28HPM-PC1V8,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,,Device= BDSCR
482,R2 Semi,CPA140,WV,18_PC_DTSCR,2016-04-14,,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,,Device= DTSCR
483,R2 Semi,CPA140,WV,18_LC_BDSCR,2016-04-14,DS-TS28HPM-C1V8,TSMC,28nm,CMOS,HPM,1.8V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_1V8,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,,Device= BDSCR
484,R2 Semi,CPA140,WV,09_B2B_diodes,2016-04-14,DS-TS28HPM-X1V8,TSMC,28nm,CMOS,HPM,0V,SV2016_015,,,SOFICS_TSMC_N28HPM_ESD_0V9,ESD_cells_TSMC28nm_2016_04_14.gds,TN28CLDR002_1_4,1.4,CLN28HP_9M_4X2Y2R_002.14a.encrypt,2.14a,DFM_LVS_RC_CALIBRE_N28HP_1p10M_7X2R_ALRDL.v1.0_3l,,,,Device= Diodes
485,Analogix,CPA142,OG,Sofics_0V9_Secondary_Protection_HSRX,2017-04-12,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20170412.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_Secondary_Protection_12_04_2017.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
486,Analogix,CPA142,OG,Sofics_0V9_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
487,Analogix,CPA142,OG,Sofics_0V9_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
488,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
489,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
490,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX_RX,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
491,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX_RX,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
492,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX,2016-04-26,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
493,Analogix,CPA142,OG,Sofics_0V9_Local_Clamp_HSTX,2016-06-30,,TSMC,40nm,CMOS,G,0.9V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
494,Analogix,CPA142,OG,Sofics_3V3_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
495,Analogix,CPA142,OG,Sofics_3V3_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
496,Analogix,CPA142,OG,Sofics_3V3_Local_Clamp_DCI_Driver,2016-04-26,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
497,Analogix,CPA142,OG,Sofics_3V3_Local_Clamp_DCI_Driver,2016-06-30,,TSMC,40nm,CMOS,G,3.3V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
498,Analogix,CPA142,OG,Sofics_1V8_Powerclamp,2016-04-26,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
499,Analogix,CPA142,OG,Sofics_1V8_Powerclamp,2016-06-30,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
500,Analogix,CPA142,OG,Sofics_1V8_Local_Clamp,2016-04-26,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160426.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
501,Analogix,CPA142,OG,Sofics_1V8_Local_Clamp,2016-06-30,,TSMC,40nm,CMOS,G,1.8V,SV2016_017,20160630.0,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",
502,Intel,CPA143,JVDB,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-04,Datasheet_TS180MG_LC1V8_isolated,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= ESDON
503,Intel,CPA143,JVDB,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-20,Datasheet_TS180MG_LC1V8_isolated,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= ESDON
504,Intel,CPA143,JVDB,SE_18V_PC_DTSCR_DNW_FG1,2016-04-04,Datasheet_TS180MG_PC1V8_isolated,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= DTSCR
505,Intel,CPA143,JVDB,SE_18V_PC_DTSCR_DNW_FG1,2016-04-20,Datasheet_TS180MG_PC1V8_isolated,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= DTSCR
506,Intel,CPA143,JVDB,SE_50V_LC_DD_DNW,2016-04-04,Datasheet_TS180MG_LC5V0_isolated,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,
507,Intel,CPA143,JVDB,SE_50V_LC_DD_DNW,2016-04-20,Datasheet_TS180MG_LC5V0_isolated,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,
508,Intel,CPA143,JVDB,SE_50V_PC_SMOS_DNW_FG1,2016-04-04,Datasheet_TS180MG_PC5V0_isolated,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= SMOS
509,Intel,CPA143,JVDB,SE_50V_PC_SMOS_DNW_FG1,2016-04-20,Datasheet_TS180MG_PC5V0_isolated,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,Device= SMOS
510,Intel,CPA143,JVDB,SE_Diode_B2B,2016-04-04,Datasheet_TS180MG_B2BDIODE_isolated,TSMC,180nm,CMOS,,,SV2016_013,0.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,
511,Intel,CPA143,JVDB,SE_Diode_B2B,2016-04-20,Datasheet_TS180MG_B2BDIODE_isolated,TSMC,180nm,CMOS,,,SV2016_013,20160420.0,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,
512,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_VDD,2016-07-08,\\ocean\shareddocs\3 - Technical\1 - Projects\CERN\Project 3 - GF 130nm\0-Deliverables\20200804\Datasheets\SF_GF130_1V2_1V5_POWER_CLAMP_CORE_20200804.docx,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,1.8.0.4DM,,,,,Device= DTSCR
513,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_GND,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
514,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_DVDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
515,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_POWER_CLAMP_DVSS,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
516,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_OVT,2016-07-08,\\ocean\shareddocs\3 - Technical\1 - Projects\CERN\Project 3 - GF 130nm\0-Deliverables\20200804\Datasheets\SF_GF130_1V2_1V5_LOCAL_CLAMP_FRONTEND_20200804.docx,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,Device= DTSCR
517,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_VDD,2016-07-08,\\ocean\shareddocs\3 - Technical\1 - Projects\CERN\Project 3 - GF 130nm\0-Deliverables\20200804\Datasheets\SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_FRONTEND_20200804.docx,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,Device= DTSCR
518,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_DVDD,2016-07-08,\\ocean\shareddocs\3 - Technical\1 - Projects\CERN\Project 3 - GF 130nm\0-Deliverables\20200804\Datasheets\SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_FRONTEND_20200804.docx,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,Device= DTSCR
519,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_VDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
520,CERN,CPA144,JVDB,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_DVDD,2016-07-08,,GF,130nm,CMOS,,1.2V/1.5V,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
521,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_DVDD_VDD,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
522,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_FULL,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
523,CERN,CPA144,JVDB,SF_GF130_POWER_BREAKER_VDD,2016-07-08,,GF,130nm,CMOS,,,SV2016_019,20160708.0,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,
524,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",
525,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",
526,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog_iso,2019-01-16,,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20190116.0,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",
527,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX_DNW,2017-07-13,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_12_07_2017\Datasheet_Sofics_1V8_Local_Clamp_VX_DNW.pdf,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20170713.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,TSMC_28nm_Analogix_ESD_Clamp_VX_13_07_2017.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
528,Analogix,CPA147,OG,Sofics_Secondary_Protection_HSRX,2016-12-01,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,Device= Secondary
529,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-10-28,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
530,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
531,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_HSTX_HSRX,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
532,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,2016-10-28,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
533,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
534,Analogix,CPA147,OG,Sofics_0V9_Powerclamp_Analog,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
535,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,2016-10-28,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161028.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
536,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
537,Analogix,CPA147,OG,Sofics_1V8_Powerclamp_Analog,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
538,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_AUX,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
539,Analogix,CPA147,OG,Sofics_0V9_Local_Clamp_AUX,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,0.9V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
540,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
541,Analogix,CPA147,OG,Sofics_1V8_Local_Clamp_VX,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,1.8V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
542,Analogix,CPA147,OG,Sofics_digital_3v3_io_V,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
543,Analogix,CPA147,OG,Sofics_digital_3v3_io_V,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
544,Analogix,CPA147,OG,Sofics_digital_3v3_pc_V,2016-11-04,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161104.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
545,Analogix,CPA147,OG,Sofics_digital_3v3_pc_V,,\\ocean\SharedDocs\3 - Technical\1 - Projects\Analogix\Project 4 - 28nm HPC+\D - Deliveries\Datasheets_01_12_2016,TSMC,28nm ,CMOS,HPC+,3.3V,SV2016_024,20161201.0,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,
546,Intel,CPA150,IB,SF_GF90_LOWCAP_ESD_200VHBM_10fF,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,
547,Intel,CPA150,IB,SF_GF90_LOWCAP_4F_ESD_500VHBM_50fF,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,
548,Intel,CPA150,IB,SF_GF90_DUALDIODE_8F_ESD_2kVHBM,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,Device= Diodes
549,Intel,CPA150,IB,SF_GF90_FULL_LOCAL_DTSCR_ESD_2kVHBM,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,Device= DTSCR
550,Intel,CPA150,IB,SF_GF90_LOCAL_RCSCR_3V3_2KVHBM,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,Device= RCSCR
551,Intel,CPA150,IB,SF_GF90_PC_RCSCR_3V3_2KVHBM,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,Device= RCSCR
552,Intel,CPA150,IB,SF_GF90_B2BDIODES_ESD_2kVHBM,2017-02-23,file://S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\4 - Design\Datasheets\Datasheets_Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB24.pdf,GF,90nm,,,,SV2017_004,20170223.0,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,Device= Diodes
553,Intel,CPA150,IB,SF_GF90_VPP_PROTECTION_ESD_2kVHBM,2018-03-22,S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\5 - Support\Mar2018 - CDL netlist and OA schematics,GF,90nm,,,,,,,,,,,,,,,,,
554,Intel,CPA150,IB,Local RCSCR,2018-12-01,S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\5 - Support\Deliverables\Dec2018 - SF_GF90_LOWCAP_DNW_EXTRAHD_ESD_200VHBM_10fF and SF_GF90_FULL_LOCAL_RCSCR_3V3_2KVHBM,GF,90nm,,,,,,,,,,,,,,,,,Device= RCSCR
555,Intel,CPA150,IB,Low Cap ESDON,2018-12-01,S:\3 - Technical\1 - Projects\Intel\3 - GF 9HP BiCMOS\5 - Support\Deliverables\Dec2018 - SF_GF90_LOWCAP_DNW_EXTRAHD_ESD_200VHBM_10fF and SF_GF90_FULL_LOCAL_RCSCR_3V3_2KVHBM,GF,90nm,,,,,,,,,,,,,,,,,Device= ESDON
556,Intel,CPA150,IB,SF_GF90_3V3_LOWCAP_ESD_200VHBM_10fF,2020-11-30,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,,Device= LC ESD-ON for VSTONE
557,Intel,CPA150,IB,SF_GF90_LOCALDOWN_DTSCR_3V3_0HD_LOWCAP_200VHBM,2021-02-25,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,,Device= LC ESD-ON for VSTONE
558,Intel,CPA150,IB,"SF_GF90_LOCALDOWN_DTSCR_3V3_3HD_LOWCAP_NO_IO_VDD_Dio
de_200VHBM",2021-03-08,,GF,90nm,BiCMOS,,3.3V,SV2020_023,,Syed Islam,,,,,,,,,,,Device= LC ESD-ON for VSTONE
559,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-14,SOFICS_TSMC180_GII_1V8_DTSCR,TSMC,180nm,BCD,GEN III,1.8V,SV2017_003,20170214.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,Device= DTSCR
560,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_5V_SCRMOS,2017-02-14,SOFICS_TSMC180_GII_5V_SCRMOS,TSMC,180nm,BCD,GEN III,5V,SV2017_003,20170214.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,Device= SMOS
561,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-22,SOFICS_TSMC180_GII_1V8_DTSCR,TSMC,180nm,BCD,GEN III,1.8V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,Device= DTSCR
562,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_2kV,2017-02-22,Datasheet_Sofics_ESD_TSMC180G2_24V,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,"Device= HHI, RCS"
563,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-22,Datasheet_Sofics_ESD_TSMC180G2_24V,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170222.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,"Device= HHI, RCS"
564,EM microelectronics,CPA151,HM,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-24,Datasheet_Sofics_ESD_TSMC180G2_24V_slim,TSMC,180nm,BCD,GEN III,24V,SV2017_003,20170224.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,"Device= HHI, RCS"
565,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-23,Datasheet_pdio_esd_24V_lowcap,TSMC,180nm,BCD,GEN III,,SV2017_003,20170323.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
566,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_lowCAP,2017-03-23,Datasheet_pdio_esd_24V_lowcap,TSMC,180nm,BCD,GEN III,,SV2017_003,20170323.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
567,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_12f_w60_2kV_lowCAP,2017-03-24,Datasheet_pdio_esd_24V_lowcap,TSMC,180nm,BCD,GEN III,,SV2017_003,20170324.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
568,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_nolowCAP,2017-03-29,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
569,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_nolowCAP,2017-03-29,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
570,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-29,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170329.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
571,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_9f_w80_2kV,2017-03-30,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
572,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_12f_w60_2kV,2017-03-30,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
573,EM microelectronics,CPA151,HM,pdio_esd_ga_nbl_24_v2_3t_17f_w120_6kV,2017-03-30,/,TSMC,180nm,BCD,GEN III,,SV2017_003,20170330.0,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,Device= Diodes
574,Sofics,RPA152,,Marsupilami,2019-08-01,,TSMC,,,,,SV2019_010,20190801.0,Feng-Mei Yang ,SOFICS_TSMC_N5FF_ESD_TEG,TMKW98_C50.gds,T-N05-CL-DR-001,1.0_1,T-N05-CL-DR-001-C1,1.0_1a,T-N05-CL-LS-001-C1,1.0b,T-N05-CL-SP-001,1.0_2p2,Device= testchip
575,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_HV_Dual_diode,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,
576,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_HV_Dual_diode_SUB,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,
577,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_T45_H20_2kV,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_45V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,
578,Hiji (HHT),CPA154,JVDB,Sofics_TSMC180_GII_T55_H20_2kV,2017-03-16,,TSMC,180nm,BCD,GEN III,,SV2017_006,20170316.0,Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_55V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,
579,Wisekey,CPA156,WV,3.3V USB;,2018-03-15,S:\3 - Technical\1 - Projects\Wisekey\TSA1 - Atmel 130nm 150nm\D - Deliveries\20180315_3V3_and_5V_cells_with_variations,Atmel,130nm,CMOS,,3.3V,,,,,,,,,,,,,,Device= HHI
580,Wisekey,CPA156,WV,5V,2018-03-15,S:\3 - Technical\1 - Projects\Wisekey\TSA1 - Atmel 130nm 150nm\D - Deliveries\20180315_3V3_and_5V_cells_with_variations,Atmel,130nm,CMOS,,5C,,,,,,,,,,,,,,Device= HHI
581,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_H,2017-06-21,,TSMC,16nm,FinFETs,,,SV2017_008,20170621.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,TSMC_16FFP_Graphcore_cells_20170621.gds,T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,Device= RCBDSCR
582,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_V,2017-05-23,,TSMC,16nm,FinFETs,,,SV2017_008,20170523.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,Device= RCBDSCR
583,Graphcore,CPA157,OM,Sofics_PC_RCBDSCR_W10_V,2017-06-21,,TSMC,16nm,FinFETs,,,SV2017_008,20170621.0,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,Device= RCBDSCR
584,Nordic,CPA159b,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC,2023-06-30,,GF,130nm,RFSOI,,2V,SV2021_012,20230630.0,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,,
585,Nordic,CPA159b,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-06-30,,GF,130nm,RFSOI,,2V,SV2021_012,20230630.0,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,,
586,Nordic,CPA159c,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-03-16,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\4 - GF 130 SOI\6 - Falcon project\3 - Datasheet,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
587,Nordic,CPA159c,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
588,Nordic,CPA159c,OG,Sofics_io_clamp_dualdiode_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
589,Nordic,CPA159c,OG,Sofics_ana_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
590,Nordic,CPA159c,OG,Sofics_p1v_n1v_bidir_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,1V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
591,Nordic,CPA159c,OG,Sofics_p2v5_n2v5_bidir_io_clamp_2kV,2022-03-16,,GF,130nm,RFSOI,,2.5V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
592,Nordic,CPA159c,OG,Sofics_b2b_diodes_2kV,2022-03-16,,GF,130nm,RFSOI,,3.6V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
593,Nordic,CPA159c,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2022-03-16,,GF,130nm,RFSOI,,2V,SV2021_014,20220316.0,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,
594,Nordic,CPA159d,OG,Sofics_diode_np_2p5_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,cpa159d_esd_cells_230503,DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
595,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
596,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
597,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
598,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
599,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
600,Nordic,CPA159b,OG,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
601,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
602,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
603,Nordic,CPA159b,OG,Sofics_io_clamp_dualdiode_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
604,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
605,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
606,Nordic,CPA159b,OG,Sofics_ana_io_clamp_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
607,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-11-25,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211125.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
608,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
609,Nordic,CPA159b,OG,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
610,Nordic,CPA159b,OG,Sofics_b2b_diodes_2kV,2021-12-22,,GF,130nm,RFSOI,,3.6V,SV2021_012,20211222.0,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
611,Nordic,CPA159b,OG,Sofics_b2b_diodes_2kV,2022-02-01,,GF,130nm,RFSOI,,3.6V,SV2021_012,,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,
612,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-01-30,,GF,130nm,RFSOI,,,SV2023_002,20230111.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
613,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
614,Nordic,CPA159d,OG,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
615,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-01-30,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
616,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
617,Nordic,CPA159d,OG,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
618,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
619,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
620,Nordic,CPA159d,OG,Sofics_p8v_n0v_io_clamp_2kV,,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
621,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-04-13,,GF,130nm,RFSOI,,,SV2023_002,20230130.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
622,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-05-03,,GF,130nm,RFSOI,,,SV2023_002,20230413.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
623,Nordic,CPA159d,OG,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,,,GF,130nm,RFSOI,,,SV2023_002,20230503.0,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,
624,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_DPWonly,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
625,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNWSHN,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
626,IDT,CPA161,JVDB,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNW,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
627,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T45_H20,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
628,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T55_H40,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
629,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNHVNW_T65_H40,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,
630,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHNNDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,Device= RCS
631,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_NDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,180nm,BCD,GEN III,,SV2017_011,20170818.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,Device= RCS
632,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,Device= RCS
633,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,
634,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,
635,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,
636,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-04-18,,TSMC,180nm,BCD,GEN III,,SV2018_003,20180418.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,
637,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,Device= RCS
638,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,
639,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,
640,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,
641,IDT,CPA161,JVDB,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-09-07,,TSMC,180nm,BCD,GEN III,,SV2018_008,20180907.0,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,
642,Sofics,RPA161,WF,Plura_topcell,2020-11-18,,TSMC,180nm,BCD,GEN III,1.2V - 45V,SV2020_019,20201118.0,Sebastien Morrison <Sebastien.Morrison@imec.be>,SOFICS_TSMC_N180BCDGEN3_ESD_TEG_SV2020_019,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= testchip
643,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_UP_ISO_100V,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
644,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_2V5_3V3_LC_DD_ISO_2kV,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_HV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,
645,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-17,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
646,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
647,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-17,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
648,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
649,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-17,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
650,Rockley Photonics,CPA162,JVDB,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= ESDON
651,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-17,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,1.8V,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= RCSCR
652,Rockley Photonics,CPA162,JVDB,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,1.8V,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= RCSCR
653,Rockley Photonics,CPA162,JVDB,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-17,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,2.5V,SV2017_012,20171117.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= DTSCR
654,Rockley Photonics,CPA162,JVDB,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-22,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Rockley_Photonics\CPA_162\D - TDK,TSMC,16nm,FinFET,FFC,2.5V,SV2017_012,20171122.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,Device= DTSCR
655,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-06,\\ocean\SharedDocs\3 - Technical\1 - Projects\DecaWave\TSA 3 - 40nm\delivered\v1.0\TSMC_CLN40ULP_RF_IO_Decawave_v1.0.pdf,TSMC,40nm,CMOS,,,SV2018_002,20180306.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.0.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
656,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-13,\\ocean\SharedDocs\3 - Technical\1 - Projects\DecaWave\TSA 3 - 40nm\delivered\v1.1\TSMC_CLN40ULP_RF_IO_Decawave_v1.1.pdf,TSMC,40nm,CMOS,,,SV2018_002,20180313.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
657,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-16,\\ocean\SharedDocs\3 - Technical\1 - Projects\DecaWave\TSA 3 - 40nm\delivered\v1.2\TSMC_CLN40ULP_RF_IO_Decawave_v1.2.pdf,TSMC,40nm,CMOS,,,SV2018_002,20180316.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
658,DecaWave,CPA163,BS,SFX_TSMC40ULP_ESD_ANT,2018-03-16,\\ocean\SharedDocs\3 - Technical\1 - Projects\DecaWave\TSA 3 - 40nm\delivered\v1.2\TSMC_CLN40ULP_RF_IO_Decawave_v1.2.pdf,TSMC,40nm,CMOS,,,SV2018_002,20180322.0,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
659,CERN,RPA166,OG,gpio_1v2_top,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
660,CERN,RPA166,OG,gpio_1v2_top,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
661,CERN,RPA166,OG,gpio_1v2_top,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
662,CERN,RPA166,OG,bias_gen_1v2_ldo,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
663,CERN,RPA166,OG,bias_gen_1v2_ldo,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
664,CERN,RPA166,OG,bias_gen_1v2_ldo,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
665,CERN,RPA166,OG,gpio_1v2_top_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
666,CERN,RPA166,OG,gpio_1v2_top_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
667,CERN,RPA166,OG,gpio_1v2_top_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
668,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20220819.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
669,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20221121.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
670,CERN,RPA166,OG,bias_gen_1v2_ldo_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,16nm,FinFET,N28HPCMP,1.2V,SV2022_008,20231107.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,
671,CERN,CPA167,SVW,SF_1V2_POWER_CLAMP_CORE_SUPPLY_SMALL,2018-05-25,S:\3 - Technical\1 - Projects\CERN\CPA167 - Consulting TSMC 65nm\1 - Deliverables,TSMC,65nm,CMOS,,1.2V,SV2018_005,20180525.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N65LP_ESD_1V2,,T-N65-CL-DR-001,2.0,T-N65-CL-DR-001-C1,2.0b,T-N65-CL-LS-001-C1,1.5a,T-N65-CM-SP-007,1.7,
672,Tektronix,CPA168,IB,Sofics_028_1V8_LowCap_200V,2018-08-20,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,1.8V,SV2018_006,20180820.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V8_SV2018_006,SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,
673,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-07-16,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,1V,SV2018_006,20180716.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,
674,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-07-17,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,1V,SV2018_006,20180717.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,
675,Tektronix,CPA168,IB,Sofics_028_1V_LowCap_200V,2018-08-20,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,1V,SV2018_006,20180820.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,
676,Tektronix,CPA168,IB,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-16,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,2.5V,SV2018_006,20180716.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,Device= DTSCR
677,Tektronix,CPA168,IB,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-17,S:\3 - Technical\1 - Projects\Tektronix\CPA168 LA 28nm\Delivered,TSMC,28nm,CMOS,,2.5V,SV2018_006,20180717.0,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,Device= DTSCR
678,Phoelex,CPA169,OG,Sofics_28n_1V_LowCap_200V,2018-09-04,,TSMC,28nm,CMOS,,1V,SV2018_007,20180904.0,amir@phoelex.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_007,SOFICS_TSMC28_ESD_PHOELEX_20180904.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,
679,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= ESDON
680,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= BDSCR
681,HCL,CPA172,WV,SF_18V_LC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
682,HCL,CPA172,WV,SF_18V_PC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181030.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
683,HCL,CPA172,WV,SF_18V_LC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
684,HCL,CPA172,WV,SF_18V_PC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,18V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
685,HCL,CPA172,WV,SF_18V_LC_v3,2019-07-29,,TSMC,180nm,BCD,,18V,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2019_07_29.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
686,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= ESDON
687,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190403.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= ESDON
688,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190409.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= ESDON
689,HCL,CPA172,WV,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190729.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= ESDON
690,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20181105.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= BDSCR
691,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190403.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= BDSCR
692,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190409.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= BDSCR
693,HCL,CPA172,WV,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,180nm,BCD,,1.8V,SV2018_010,20190729.0,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= BDSCR
694,HCL,CPA172,WV,SF_18V_LC_v2,2019-03-08,,TSMC,180nm,BCD,,18V,SV2018_010,20190308.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
695,HCL,CPA172,WV,SF_18V_LC_v2,2019-03-11,,TSMC,180nm,BCD,,18V,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
696,HCL,CPA172,WV,SF_18V_LC_v2,2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
697,HCL,CPA172,WV,SF_18V_LC_v2,2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
698,HCL,CPA172,WV,SF_18V_PC_v2,2019-03-08,,TSMC,180nm,BCD,,18V,SV2018_010,20190308.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
699,HCL,CPA172,WV,SF_18V_PC_v2,2019-03-11,,TSMC,180nm,BCD,,18V,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
700,HCL,CPA172,WV,SF_18V_PC_v2,2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
701,HCL,CPA172,WV,SF_18V_PC_v2,2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
702,HCL,CPA172,WV,SF_18V_PC_v2,2019-07-29,,TSMC,180nm,BCD,,18V,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
703,HCL,CPA172,WV,whole bunch of TEG cells ,2019-03-11,,TSMC,180nm,BCD,,,SV2018_010,20190311.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
704,HCL,CPA172,WV,whole bunch of TEG cells ,2019-04-03,,TSMC,180nm,BCD,,,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
705,HCL,CPA172,WV,whole bunch of TEG cells ,2019-04-09,,TSMC,180nm,BCD,,,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
706,HCL,CPA172,WV,whole bunch of TEG cells ,2019-07-29,,TSMC,180nm,BCD,,,SV2018_010,20190729.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
707,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-03-27,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
708,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-04-03,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
709,HCL,CPA172,WV,SF_3V3_NMOS (TEG cell),2019-04-09,,TSMC,180nm,BCD,,3.3V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,
710,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-03-27,,TSMC,180nm,BCD,,18V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
711,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
712,HCL,CPA172,WV,SF_18V_PC_ref (TEG cell),2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
713,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-03-27,,TSMC,180nm,BCD,,18V,SV2018_010,20190327.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
714,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-04-03,,TSMC,180nm,BCD,,18V,SV2018_010,20190403.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
715,HCL,CPA172,WV,SF_18V_PC_body_RD (TEG cell),2019-04-09,,TSMC,180nm,BCD,,18V,SV2018_010,20190409.0,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,Device= RCS
716,Etopus,CPA173,JVDB,Sofics_016_LV_LC_ESDON_2kV,2017-01-25,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Etopus\CPA149 - TSMC16FFC\D - TDK\Datasheet_Sofics_016_LV_LC_ESDON_2kV.pdf,TSMC,16nm,FinFET,,,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_LVIO,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= ESDON
717,Etopus,CPA173,JVDB,Sofics_016_0V9_PC_RCBDSCR,2017-01-25,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Etopus\CPA149 - TSMC16FFC\D - TDK\Datasheet_Sofics_016_0V9_PC_RCBDSCR.pdf,TSMC,16nm,FinFET,,0.9V,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_0V9,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= BDSCR
718,Etopus,CPA173,JVDB,Sofics_016_1V1_PC_RCBDSCR,2017-01-25,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Etopus\CPA149 - TSMC16FFC\D - TDK\Datasheet_Sofics_016_1V1_PC_RCBDSCR.pdf,TSMC,16nm,FinFET,,1.1V,SV2017_001,20170125.0,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_1V1,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= BDSCR
719,AMS,CPA174,HM,Sofics_1Vneg_ESDprot_buscell,2019-01-09,Datasheet_Sofics_ESD_TSMC_CLN40ULP_1Vneg.pdf,TSMC,,,,,SV2019_001,20190109.0,,SOFICS_TSMC_CLN40ULP_ESD_1V_SV2019_001,Sofics_1Vneg_ESDprot_buscell.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
720,AMS,CPA174,HM,Sofics_FL_1V2_LowCap_ESDprot,2020-05-15,,TSMC,40nm,CMOS,ULP,1.2V,SV2020_011,20200515.0,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,
721,AMS,CPA174,HM,Sofics_B2B_RD_2V5_ESDdiode,2020-05-15,,TSMC,40nm,CMOS,ULP,2.5V,SV2020_011,20200515.0,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,Device= Diodes
722,Semtech,CPA175,WV,SF_33_LC_Dual_diode,2019-02-19,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190219.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= Diodes
723,Semtech,CPA175,WV,SF_33_PC_DTSCR,2019-02-19,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190219.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= DTSCR
724,Semtech,CPA175,WV,SF_33_LC_Dual_diode,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= Diodes
725,Semtech,CPA175,WV,SF_33_PC_DTSCR,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= DTSCR
726,Semtech,CPA175,WV,SF_33_LC_RCSCR,2019-02-27,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= RCSCR
727,Semtech,CPA175,WV,SF_10_PC_RCBDSCR,2019-02-27,,TSMC,40nm,CMOS,,1V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= BDSCR
728,Semtech,CPA175,WV,SF_antipar_diodes,2019-02-27,,TSMC,40nm,CMOS,,0V,SV2019_004,20190227.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= Dioodes
729,Semtech,CPA175,WV,SF_33_sec_DD,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= Diodes
730,Semtech,CPA175,WV,SF_33_sec_DTSCR,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= DTSCR
731,Semtech,CPA175,WV,SF_33_LC_DTSCR_RF,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= DTSCR
732,Semtech,CPA175,WV,SF_33_LC_Dual_dioe_RF_1kV,2019-03-06,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190306.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= Diodes
733,Semtech,CPA175,WV,SF_33_LC_RCSCR_RF,2019-03-12,,TSMC,40nm,CMOS,,3.3V,SV2019_004,20190312.0,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190312.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,Device= RCSCR
734,Semtech,CPA175,WV,Sofics_TSMC28HPCP_PC_0V9_40u,2021-03-10,,TSMC,28nm,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
735,Semtech,CPA175,WV,Sofics_TSMC28HPCP_PC_0V9_40u,2021-10-07,,TSMC,28nm,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
736,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_500V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
737,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_500V,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
738,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_1kV,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
739,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_1kV,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
740,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_200V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
741,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_200V,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
742,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_2kV,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
743,Semtech,CPA175,WV,18_25_33_LC_1V8_DD_ISO_2kV,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
744,Semtech,CPA175,WV,1V2LC_single,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
745,Semtech,CPA175,WV,1V2LC_single,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
746,Semtech,CPA175,WV,0V9LC_lccs,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
747,Semtech,CPA175,WV,0V9LC_lccs,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
748,Semtech,CPA175,WV,30__PC_Clamp_RD,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
749,Semtech,CPA175,WV,30__PC_Clamp_RD,2021-10-07,,,,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
750,Semtech,CPA175,WV,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
751,Semtech,CPA175,WV,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-10-07,,,,,,,SV2021_003,,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
752,Semtech,CPA175,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
753,Semtech,CPA175,WV,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
754,Semtech,CPA175,WV,SFX_28HPCP_TX_33_60,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
755,Semtech,CPA175,WV,SFX_28HPCP_TX_33_60,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
756,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_100V,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
757,Semtech,CPA175,WV,10_LC_1V8_ESDONSCR_ISO_100V,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
758,Semtech,CPA175,WV,44_PC_SMOS,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
759,Semtech,CPA175,WV,44_PC_SMOS,2021-10-07,,,,,,,SV2021_003,20211006.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
760,Semtech,CPA175,WV,44_LC_laser_A,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
761,Semtech,CPA175,WV,44_LC_laser_A,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
762,Semtech,CPA175,WV,44_LC_laser_C,2021-03-10,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
763,Semtech,CPA175,WV,44_LC_laser_C,2021-10-07,,,,,,,SV2021_003,20210310.0,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,
764,CCET,CPA176,WF,LC_1OUT_8kV_W200,2023-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
765,CCET,CPA176,WF,LC_OUT_4kV_W100,2023-08-23,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190823\Datasheets,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,IO_RING_XS_Sofics.gds,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
766,Sofics,RPA176,BS,TMRY_97_C35_Sofics_Nero,2023-01-11,,TSMC,3nm,FinFET,CLN03FV,0.75V/1.2V/1.5V/1.8V/2.5V/3.3V,"SV2023_000
SV2023_001 (mentioned on TEG)",20230111.0,,SOFICS_TSMC_N3E_ESD_TEG_SV2023_001,,,,,,,,,,
767,CCET,CPA176,WF,B2B_Diodes_W200,2019-01-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
768,CCET,CPA176,WF,B2B_Diodes_W200,2019-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
769,CCET,CPA176,WF,B2B_Diodes_W200,2019-08-23,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,0V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
770,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-01-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
771,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
772,CCET,CPA176,WF,PC_5V5_8kV_W200,2019-08-23,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
773,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-01-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
774,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
775,CCET,CPA176,WF,PC_5V5_8kV_W200_ISO,2019-08-23,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5.5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
776,CCET,CPA176,WF,LC_OUT_8kV_W200,2019-01-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
777,CCET,CPA176,WF,LC_OUT_8kV_W200,2022-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,,SV2019_002,20190607.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,
778,CCET,CPA176,WF,ESD_DD_5V_4f,2019-01-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190130.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
779,CCET,CPA176,WF,ESD_DD_5V_4f,2019-06-04,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190604.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
780,CCET,CPA176,WF,ESD_DD_5V_4f,2019-08-23,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\CCET\CPA176 LA TSMC25BCD\C_Deliverables\Delivered\20190603\Datasheets,TSMC,250nm,BCD,GEN III,5V,SV2019_002,20190823.0,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,Device= Diodes
781,Luxtera,CPA179,JVDB,Sofics_075_090_V_RCBDSCR_HV_ISO,2019-03-12,Datasheet_TSMC_N7FF_075_090_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,0.75V/0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,
782,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT,2019-03-12,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_HVT_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
783,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV,2019-03-12,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
784,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF,2019-03-12,Datasheet_TSMC_N7FF_090_V_ESDON_15FF_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
785,Luxtera,CPA179,JVDB,Sofics_180_V_RCMBDSCR_ISO,2019-09-19,Datasheet_TSMC_N7FF_180_V_PowerClamp2_isolated.pdf,TSMC,7nm,FinFET,,1.8V,SV2019_003,20190919.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= BDSCR
786,Luxtera,CPA179,JVDB,Sofics_VSS_B2B_Diode,2019-03-12,Datasheet_TSMC_N7FF_VSS_B2B_diode_isolated.pdf,TSMC,7nm,FinFET,,0V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
787,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-04-29,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_HVT_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
788,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-09-19,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_HVT_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
789,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-04-29,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
790,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-09-19,Datasheet_TSMC_N7FF_090_V_ESDON_1KV_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
791,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-04-29,Datasheet_TSMC_N7FF_090_V_ESDON_15FF_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190429.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
792,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-09-19,Datasheet_TSMC_N7FF_090_V_ESDON_15FF_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
793,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-05-15,Datasheet_TSMC_N7FF_090_V_ESDON_10FF_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,20190515.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
794,Luxtera,CPA179,JVDB,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-09-19,Datasheet_TSMC_N7FF_090_V_ESDON_10FF_isolated.pdf,TSMC,7nm,FinFET,,0.9V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
795,Luxtera,CPA179,JVDB,Sofics_180_V_Dual_diode_2KV,2019-03-12,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
796,Luxtera,CPA179,JVDB,Sofics_180_V_Dual_diode_2KV,2019-09-19,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
797,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_2KV,2019-03-12,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
798,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_2KV,2019-09-19,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
799,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_1KV,2019-03-12,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
800,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_1KV,2019-09-19,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
801,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_15FF,2019-03-12,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
802,Luxtera,CPA179,JVDB,Sofics_330_V_Dual_diode_15FF,2019-09-19,Datasheet_TSMC_N7FF_180_330_V_DualDiode_15FF_1kV_2kV_isolated.pdf,TSMC,7nm,FinFET,,1.8V/3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
803,Luxtera,CPA179,JVDB,Sofics_180_V_RCBDSCR_ISO,2019-03-12,Datasheet_TSMC_N7FF_180_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,1.8V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= BDSCR
804,Luxtera,CPA179,JVDB,Sofics_180_V_RCBDSCR_ISO,2019-09-19,Datasheet_TSMC_N7FF_180_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,1.8V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= BDSCR
805,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-03-12,Datasheet_TSMC_N7FF_330_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,3.3V,SV2019_003,20190312.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= DTSCR
806,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-09-19,Datasheet_TSMC_N7FF_330_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= DTSCR
807,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-05-02,Datasheet_TSMC_N7FF_330_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,3.3V,SV2019_003,20190502.0,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= DTSCR
808,Luxtera,CPA179,JVDB,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-09-19,Datasheet_TSMC_N7FF_330_V_PowerClamp_isolated.pdf,TSMC,7nm,FinFET,,3.3V,SV2019_003,,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= DTSCR
809,Avera,CPA183,BS,SFX_LC_CDM_DD,2019-07-12,Sofics_ESD_Avera_LR_CDM_v1.0,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190614.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,
810,Avera,CPA183,BS,XSR_DD_10x10,2019-07-12,Sofics_ESD_Avera_XSR_v1.1,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190614.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
811,Avera,CPA183,BS,XSR_DD_NPGR,2019-07-12,Sofics_ESD_Avera_XSR_v1.2,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
812,Avera,CPA183,BS,SFX_090_V_RCMBDSCR_HV_M1_9,2019-07-12,Sofics_ESD_Avera_PC_0V9_datasheet_v1.0,TSMC,7nm,FinFET,,0.9V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V9_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= RCMBDSCR
813,Avera,CPA183,BS,SFX_120_V_RCBDSCR_M1_9,2019-07-12,Sofics_ESD_Avera_PC_1V2_datasheet_v1.0,TSMC,7nm,FinFET,,1.2V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= RCBDSCR
814,Avera,CPA183,BS,SFX_180_V_RCBDSCR_M1_9,2019-07-12,Sofics_ESD_Avera_PC_1V8_datasheet_v1.0,TSMC,7nm,FinFET,,1.8V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V8_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= RCBDSCR
815,Avera,CPA183,BS,SFX_Analog_IO_M1_9,2019-07-12,Sofics_ESD_Avera_Analog_IO_datasheet_v1.0,TSMC,7nm,FinFET,,,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,
816,Avera,CPA183,BS,SFX_GND_anti_parallel_diode_M1_9,2019-07-12,Sofics_ESD_Avera_GND_datasheet_v1.0,TSMC,7nm,FinFET,,0V,SV2019_006,20190619.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V0_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= Diodes
817,Avera,CPA183,BS,SFX_LC_120_V_ESDON_1HD,2019-07-12,"Sofics_ESD_Avera_LR_v1.0.pdf
Sofics_ESD_Avera_LR_v1.3.pdf",TSMC,7nm,FinFET,,1.2V,SV2019_006,20190507.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
818,Avera,CPA183,BS,SFX_LC_120_V_ESDON_1HD,,"Sofics_ESD_Avera_LR_v1.0.pdf
Sofics_ESD_Avera_LR_v1.3.pdf",TSMC,7nm,FinFET,,1.2V,SV2019_006,20190617.0,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,Device= ESDON
819,Allegro Micro Systems,CPA185,SVW,SFX_12_Powerclamp_4kV,2019-07-05,,TSMC,55,CMOS,LP,1.2V,SV2019_007,20190705.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_SV2019_007,SFX_12_Powerclamp_4kV.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
820,Allegro Micro Systems,CPA185,SVW,SFX_12_Powerclamp_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,1.2V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
821,Allegro Micro Systems,CPA185,SVW,SFX_33_Powerclamp_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,3.3V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
822,Allegro Micro Systems,CPA185,SVW,SFX_33_Dualdiode_PC_4kV_55,2019-07-12,,TSMC,55,CMOS,LP,3.3V,SV2019_008,20190712.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
823,Allegro Micro Systems,CPA185,SVW,SFX_50_Localclamp_DD_4kV_55,2019-07-18,,TSMC,55,CMOS,LP,5V,SV2019_008,20190718.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
824,Allegro Micro Systems,CPA185,SVW,SFX_50_Powerclamp_4kV_55,2019-07-18,,TSMC,55,CMOS,LP,5V,SV2019_008,20190718.0,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,
825,Adesto,CPA186,BS,SFX_28HPCP_TX_33_60,2020-01-27,Sofics_ESD_Adesto_TSMC_CLN28HPCP_TX_datasheet_v1.0,TSMC,28nm,CMOS,HPCP,3.3V,SV2020_003,20200127.0,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,,
826,Adesto,CPA186,BS,SFX_28HPCP_TX_33_60,2020-01-27,Sofics_ESD_Adesto_TSMC_CLN28HPCP_TX_datasheet_v1.0,TSMC,28nm,CMOS,,3.3V,SV2020_003,20200206.0,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,,
827,Teledyne,CPA187,KD,1V8LC_secondary,2023-11-28,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\December2023\Datasheet_1V8LC_secondary_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= secondary protection
828,Teledyne,CPA187,KD,1V8PC_CDM,2023-11-28,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\December2023\Datasheet_1V8PC_CDM_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= RC-NMOS
829,Teledyne E2V,CPA187,KD,0V9PC,2020-03-10,Datasheet_0V9PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
830,Teledyne E2V,CPA187,KD,0V9PC,,Datasheet_0V9PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
831,Teledyne E2V,CPA187,KD,0V9IDC,2020-03-10,Datasheet_0V9IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
832,Teledyne E2V,CPA187,KD,0V9IDC,,Datasheet_0V9IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
833,Teledyne E2V,CPA187,KD,0V9_LIDC1,2020-03-10,Datasheet_0V9_LIDC1_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
834,Teledyne E2V,CPA187,KD,0V9_LIDC1,,Datasheet_0V9_LIDC1_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
835,Teledyne E2V,CPA187,KD,0V9LC_paired,2020-03-10,Datasheet_0V9LC_paired_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
836,Teledyne E2V,CPA187,KD,0V9LC_paired,,Datasheet_0V9LC_paired_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
837,Teledyne E2V,CPA187,KD,0V9LC_HV,2020-03-10,Datasheet_0V9LC_HV_TS28HPCP_GOX2_1V8_v1.1,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
838,Teledyne E2V,CPA187,KD,0V9LC_HV,,Datasheet_0V9LC_HV_TS28HPCP_GOX2_1V8_v1.1,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
839,Teledyne E2V,CPA187,KD,0V9LC_lccs,2020-03-10,Datasheet_0V9LC_lccs_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
840,Teledyne E2V,CPA187,KD,0V9LC_lccs,,Datasheet_0V9LC_lccs_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
841,Teledyne E2V,CPA187,KD,1V2PC,2020-03-10,Datasheet_1V2PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
842,Teledyne E2V,CPA187,KD,1V2PC,,Datasheet_1V2PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
843,Teledyne E2V,CPA187,KD,1V2IDC,2020-03-10,Datasheet_1V2IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
844,Teledyne E2V,CPA187,KD,1V2IDC,,Datasheet_1V2IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
845,Teledyne E2V,CPA187,KD,1V2LC_single,2020-03-10,Datasheet_1V2LC_single_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
846,Teledyne E2V,CPA187,KD,1V2LC_single,,Datasheet_1V2LC_single_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
847,Teledyne E2V,CPA187,KD,1V2LC_lccs,2020-03-10,Datasheet_1V2LC_lccs_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
848,Teledyne E2V,CPA187,KD,1V2LC_lccs,,Datasheet_1V2LC_lccs_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.2V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
849,Teledyne E2V,CPA187,KD,1V8PC,2020-03-10,Datasheet_1V8PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
850,Teledyne E2V,CPA187,KD,1V8PC,,Datasheet_1V8PC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
851,Teledyne E2V,CPA187,KD,1V8IDC,2020-03-10,Datasheet_1V8IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
852,Teledyne E2V,CPA187,KD,1V8IDC,,Datasheet_1V8IDC_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
853,Teledyne E2V,CPA187,KD,1V8LC_paired,2020-03-10,Datasheet_1V8LC_paired_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
854,Teledyne E2V,CPA187,KD,1V8LC_paired,,Datasheet_1V8LC_paired_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
855,Teledyne E2V,CPA187,KD,1V8LC_single,2020-03-10,Datasheet_1V8LC_single_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
856,Teledyne E2V,CPA187,KD,1V8LC_single,,Datasheet_1V8LC_single_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
857,Teledyne E2V,CPA187,KD,1V8LC_down,2020-03-10,Datasheet_1V8LC_down_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
858,Teledyne E2V,CPA187,KD,1V8LC_down,,Datasheet_1V8LC_down_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
859,Teledyne E2V,CPA187,KD,DD,2020-03-10,Datasheet_DD_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200310.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
860,Teledyne E2V,CPA187,KD,DD,,Datasheet_DD_TS28HPCP_GOX2_1V8,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20200811.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,
861,Teledyne,CPA187,KD,1V8LC_single_DD,2023-11-28,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\November2023\Datasheet_1V8LC_single_DD_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231124.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= full local RCSCR
862,Teledyne,CPA187,KD,1V8LC_single_DD,,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\November2023\Datasheet_1V8LC_single_DD_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= full local RCSCR
863,Teledyne,CPA187,KD,1V8LC_paired_1diodown,2023-11-28,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\November2023\Datasheet_1V8LC_paired_1diodown_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231124.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= full local RCSCR
864,Teledyne,CPA187,KD,1V8LC_paired_1diodown,,\\domainserver\shareddocs\3 - Technical\1 - Projects\Teledyne E2V\4 - Delivery\Datasheets\November2023\Datasheet_1V8LC_paired_1diodown_TS28HPCP_GOX2_1V8.docx,TSMC,28nm,CMOS,HPC+,1.8V,SV2020_006,20231212.0,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,Device= full local RCSCR
865,Micron,CPA189,WF,Sofics_016_0V8_PC_RCBDSCR,2020-01-16,,TSMC,16nm,FinFET,,0.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_0V8_PC_RCBDSCR,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= BDSCR
866,Micron,CPA189,WF,Sofics_016_1V8_PC_RCSCR_ISO,2020-01-16,,TSMC,16nm,FinFET,,1.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_001,Sofics_016_1V8_PC_RCSCR_ISO,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= RCSCR
867,Micron,CPA189,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-01-16,,TSMC,16nm,FinFET,,3.3V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_001,Sofics_016_3V3_PC_DTSCR_4HD_3TD,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= DTSCR
868,Micron,CPA189,WF,Sofics_016_LV_LC_ESDON,2020-01-16,,TSMC,16nm,FinFET,,0.8V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_LV_LC_ESDON,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= ESDON
869,Micron,CPA189,WF,Sofics_016_1V8_3V3_DD_ISO,,,TSMC,16nm,FinFET,,1.8V/3.3V,SV2020_001,20200116.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_1V8_3V3_DD_ISO,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,Device= Diodes
870,Murata,CPA190,BDV,hpc1_io_dig_p1v5_scan,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.2,Device= RCSCR
871,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
872,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
873,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
874,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
875,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
876,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
877,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
878,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
879,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
880,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
881,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
882,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_dig_left,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
883,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
884,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
885,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
886,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_left,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
887,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
888,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
889,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
890,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
891,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
892,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
893,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
894,Murata,CPA190,BDV,hpc1_esd_3V3_PC_2kV_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
895,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
896,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
897,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
898,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
899,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V_left,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
900,Murata,CPA190,BDV,hpc1_esd_36V_PC_0k5V_left,2022-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
901,Murata,CPA190,BDV,hpc1_io_ana_cmf,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
902,Murata,CPA190,BDV,hpc1_io_ana_cmf,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
903,Murata,CPA190,BDV,hpc1_io_ana_cmf,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
904,Murata,CPA190,BDV,hpc1_io_ana_cmf,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
905,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
906,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
907,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
908,Murata,CPA190,BDV,hpc1_io_ana_cp_cap,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV stack
909,Murata,CPA190,BDV,hpc1_io_ana_drv,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
910,Murata,CPA190,BDV,hpc1_io_ana_drv,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
911,Murata,CPA190,BDV,hpc1_io_ana_drv,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
912,Murata,CPA190,BDV,hpc1_io_ana_drv,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
913,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
914,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
915,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
916,Murata,CPA190,BDV,hpc1_io_ana_em_acc_shield_a,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
917,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
918,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
919,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
920,Murata,CPA190,BDV,hpc1_io_ana_ffb_bottom,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
921,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
922,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
923,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
924,Murata,CPA190,BDV,hpc1_io_ana_ffb_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
925,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
926,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
927,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
928,Murata,CPA190,BDV,hpc1_io_ana_ffb_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
929,Murata,CPA190,BDV,hpc1_io_ana_gnd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
930,Murata,CPA190,BDV,hpc1_io_ana_gnd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
931,Murata,CPA190,BDV,hpc1_io_ana_gnd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
932,Murata,CPA190,BDV,hpc1_io_ana_gnd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
933,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
934,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
935,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
936,Murata,CPA190,BDV,hpc1_io_ana_ldo_sense,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
937,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,Device= dual diode
938,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,Device= dual diode
939,Murata,CPA190,BDV,hpc1_io_ana_mm_bottom,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,Device= dual diode
940,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
941,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
942,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
943,Murata,CPA190,BDV,hpc1_io_ana_mm_right,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
944,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
945,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
946,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
947,Murata,CPA190,BDV,hpc1_io_ana_mm_top,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
948,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
949,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
950,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
951,Murata,CPA190,BDV,hpc1_io_ana_p2v5,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
952,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
953,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
954,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
955,Murata,CPA190,BDV,hpc1_io_ana_p3v3a,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
956,Murata,CPA190,BDV,hpc1_io_ana_ps_ss,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
957,Murata,CPA190,BDV,hpc1_io_ana_ps_ss,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
958,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
959,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
960,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_bottom,,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
961,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
962,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
963,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_right,,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
964,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
965,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
966,Murata,CPA190,BDV,hpc1_io_ana_ps_ss_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,Device= dual diode
967,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
968,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
969,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
970,Murata,CPA190,BDV,hpc1_io_ana_qc_bottom,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
971,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
972,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
973,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
974,Murata,CPA190,BDV,hpc1_io_ana_qc_right,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
975,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
976,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
977,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
978,Murata,CPA190,BDV,hpc1_io_ana_qc_top,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
979,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_right,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
980,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_right,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
981,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_top,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
982,Murata,CPA190,BDV,hpc1_io_ana_shield_gyro_top,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode
983,Murata,CPA190,BDV,hpc1_io_ana_st_acc_aonscr,2022-02-11,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
984,Murata,CPA190,BDV,hpc1_io_ana_st_acc_aonscr,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
985,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
986,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
987,Murata,CPA190,BDV,hpc1_io_ana_st_acc,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
988,Murata,CPA190,BDV,hpc1_io_ana_st_acc,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
989,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
990,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
991,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
992,Murata,CPA190,BDV,hpc1_io_ana_st_acc_probe,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
993,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2020-09-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
994,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
995,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2022-03-14,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
996,Murata,CPA190,BDV,hpc1_io_ana_st_acc_scale6,2023-01-30,,TSMC,130nm,BCD,LP,36V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
997,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG IN
998,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG IN
999,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG IN
1000,Murata,CPA190,BDV,hpc1_io_ana_ti_extresn,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG IN
1001,Murata,CPA190,BDV,hpc1_io_ana_tio,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG/ANA IO
1002,Murata,CPA190,BDV,hpc1_io_ana_tio,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG/ANA IO
1003,Murata,CPA190,BDV,hpc1_io_ana_tio,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG/ANA IO
1004,Murata,CPA190,BDV,hpc1_io_ana_tio,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS LC + diode up +DIG/ANA IO
1005,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-09-07,,TSMC,130nm,BCD,LP,8V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,"Device= placeholder
ZTSCR"
1006,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-09-25,,TSMC,130nm,BCD,LP,8V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,"Device= placeholder
ZTSCR"
1007,Murata,CPA190,BDV,hpc1_io_ana_vpp,2020-10-07,,TSMC,130nm,BCD,LP,8V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,"Device= placeholder
ZTSCR"
1008,Murata,CPA190,BDV,hpc1_io_ana_vpp,2022-02-11,,TSMC,130nm,BCD,LP,8V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,"Device= placeholder
ZTSCR"
1009,Murata,CPA190,BDV,hpc1_io_ana_vpp,2023-01-30,,TSMC,130nm,BCD,LP,8V,SV2020_017,,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,"Device= placeholder
ZTSCR"
1010,Murata,CPA190,BDV,hpc1_io_ana_vsub,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= PAD
1011,Murata,CPA190,BDV,hpc1_io_ana_vsub,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= PAD
1012,Murata,CPA190,BDV,hpc1_io_ana_vsub,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= PAD
1013,Murata,CPA190,BDV,hpc1_io_ana_vsub,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= PAD
1014,Murata,CPA190,BDV,hpc1_io_dig_gnd,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1015,Murata,CPA190,BDV,hpc1_io_dig_gnd,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1016,Murata,CPA190,BDV,hpc1_io_dig_gnd,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1017,Murata,CPA190,BDV,hpc1_io_dig_gnd,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1018,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1019,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1020,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1021,Murata,CPA190,BDV,hpc1_io_dig_gnd_noPTB,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1022,Murata,CPA190,BDV,hpc1_io_dig_iopd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG IO
1023,Murata,CPA190,BDV,hpc1_io_dig_iopd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG IO
1024,Murata,CPA190,BDV,hpc1_io_dig_iopd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG IO
1025,Murata,CPA190,BDV,hpc1_io_dig_iopd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG IO
1026,Murata,CPA190,BDV,hpc1_io_dig_iopd,2023-04-12,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230412.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG IO
1027,Murata,CPA190,BDV,hpc1_io_dig_ipd,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1028,Murata,CPA190,BDV,hpc1_io_dig_ipd,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1029,Murata,CPA190,BDV,hpc1_io_dig_ipd,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1030,Murata,CPA190,BDV,hpc1_io_dig_ipd,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1031,Murata,CPA190,BDV,hpc1_io_dig_ipd_no_bondpad,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1032,Murata,CPA190,BDV,hpc1_io_dig_ipd_no_bondpad,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1033,Murata,CPA190,BDV,hpc1_io_dig_ipu,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1034,Murata,CPA190,BDV,hpc1_io_dig_ipu,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1035,Murata,CPA190,BDV,hpc1_io_dig_ipu,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1036,Murata,CPA190,BDV,hpc1_io_dig_ipu,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1037,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1038,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1039,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1040,Murata,CPA190,BDV,hpc1_io_dig_ipu_extresn,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= dual diode + DIG INPUT
1041,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1042,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1043,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1044,Murata,CPA190,BDV,hpc1_io_dig_ldo_sense,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1045,Murata,CPA190,BDV,hpc1_io_dig_o,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG OUTPUT
1046,Murata,CPA190,BDV,hpc1_io_dig_o,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG OUTPUT
1047,Murata,CPA190,BDV,hpc1_io_dig_o,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG OUTPUT
1048,Murata,CPA190,BDV,hpc1_io_dig_o,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG OUTPUT
1049,Murata,CPA190,BDV,hpc1_io_dig_o,2023-04-12,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230412.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= self-protective DIG OUTPUT
1050,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2020-09-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1051,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2020-10-07,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1052,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2022-02-11,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1053,Murata,CPA190,BDV,hpc1_io_dig_p1v5,2023-01-30,,TSMC,130nm,BCD,LP,1.5V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1054,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1055,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1056,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1057,Murata,CPA190,BDV,hpc1_io_dig_p3v3,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1058,Murata,CPA190,BDV,hpc1_io_dig_vio,2020-09-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1059,Murata,CPA190,BDV,hpc1_io_dig_vio,2020-10-07,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1060,Murata,CPA190,BDV,hpc1_io_dig_vio,2022-02-11,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1061,Murata,CPA190,BDV,hpc1_io_dig_vio,2023-01-30,,TSMC,130nm,BCD,LP,3.3V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= SMOS
1062,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-09-25,,TSMC,130nm,BCD,LP,2V,SV2020_017,20200904.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1063,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-10-07,,TSMC,130nm,BCD,LP,2V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1064,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-02-11,,TSMC,130nm,BCD,LP,2V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1065,Murata,CPA190,BDV,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-01-30,,TSMC,130nm,BCD,LP,2V,SV2020_017,20230130.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= RCSCR
1066,Murata,CPA190,BDV,hpc1_io_ana_cmf_nobusfeed,2020-10-07,,TSMC,130nm,BCD,LP,36V,SV2020_017,20201007.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
1067,Murata,CPA190,BDV,hpc1_io_ana_cmf_nobusfeed,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
1068,Murata,CPA190,BDV,hpc1_river_io_ring_for_floorplanning,2021-11-08,,TSMC,130nm,BCD,LP,36V,SV2020_017,20211108.0,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
1069,Murata,CPA190,BDV,hpc1_river_io_ring_for_floorplanning,,,TSMC,130nm,BCD,LP,36V,SV2020_017,20220211.0,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,Device= HV dual diode
1070,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1071,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1072,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1073,Analogix,CPA191,OG,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1074,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1075,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1076,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1077,Analogix,CPA191,OG,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,0.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1078,Analogix,CPA191,OG,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,1.8V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1079,Analogix,CPA191,OG,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,1.8V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1080,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1081,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1082,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1083,Analogix,CPA191,OG,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1084,Analogix,CPA191,OG,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-04,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200304.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1085,Analogix,CPA191,OG,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-05,,TSMC,22nm,CMPS,ULL,3.3V,SV2020_005,20200305.0,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,
1086,Mellanox,CPA193,JVDB,SF_075_ESD_on_CDM_V_ISO_150fF,2020-03-20,Datasheet_Sofics_7FFC_LV_LC_ESDON,TSMC,7nm,FinFET,FFC,0.75V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,Device= ESDON
1087,Mellanox,CPA193,JVDB,SF_075_ESD_on_CDM_V_ISO_120fF,2020-04-07,Datasheet_Sofics_7FFC_LV_LC_ESDON_all,TSMC,7nm,FinFET,FFC,0.75V,SV2020_007,20200407.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells_20200407.gds,,,,,,,,,Device= ESDON
1088,Mellanox,CPA193,JVDB,SF_180_ESD_on_CDM_V_ISO_150fF,2020-03-20,,TSMC,7nm,FinFET,FFC,1.8V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,Device= ESDON
1089,Mellanox,CPA193,JVDB,SF_330_DTSCR_3H4T_V_ISO,2020-03-20,Datasheet_Sofics_7FFC_3V3_PC,TSMC,7nm,FinFET,FFC,3.3V,SV2020_007,20200320.0,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_3V3_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,Device= DTSCR
1090,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_1V8_40u,2020-04-23,Datasheet_Sofics_TSMC28HPCP_PC_1V8_40u,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,
1091,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_1V8_noRC_40u,2020-04-23,Datasheet_Sofics_TSMC28HPCP_PC_1V8_noRC_40u,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,
1092,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_PC_0V9_40u,2020-04-23,Datasheet_Sofics_TSMC28HPCP_PC_0V9_40u,TSMC,28nm,CMOS,HPCP,0.9V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_0V9_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,
1093,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_LC_1V8_ESDON,2020-04-23,Datasheet_Sofics_TSMC28HPCP_LC_1V8_ESDON,TSMC,28nm,CMOS,HPCP,1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,Device= ESDON
1094,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_B2B_Diodes_40u,2020-04-23,Datasheet_Sofics_TSMC28HPCP_B2B_Diodes_40u,TSMC,28nm,CMOS,HPCP,,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,Device= Diodes
1095,Nuvia,CPA194,JVDB,Sofics_TSMC28HPCP_1V8_to_0V9_LDO_40u,2020-04-23,Datasheet_Sofics_TSMC28HPCP_1V8_to_0V9_LDO_40u,TSMC,28nm,CMOS,HPCP,0.9V/1.8V,SV2020_009,20200423.0,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,
1096,Nordic,CPA195,OG,Sofics_Nordic_GF22SOI_Narwal,2020-11-02,,GF,22nm,,,0.8V - 5V,SV2020_018,20201102.0,,,,,,,,,,,,Device= testchip
1097,Nordic,CPA195,IB,sfx_0v8_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1098,Nordic,CPA195,IB,sfx_0v8_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1099,Nordic,CPA195,IB,sfx_1v8_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1100,Nordic,CPA195,IB,sfx_1v8_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1101,Nordic,CPA195,IB,sfx_3v3_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1102,Nordic,CPA195,IB,sfx_3v3_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1103,Nordic,CPA195,IB,sfx_5v0_pc_h,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1104,Nordic,CPA195,IB,sfx_5v0_pc_v,2021-06-02,,,,,,,SV2021_006,20210602.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1105,Nordic,CPA195,IB,RCSCR_H_LDNFET5P0_30ns_RED_RON_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1106,Nordic,CPA195,IB,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1107,Nordic,CPA195,IB,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1108,Nordic,CPA195,IB,SMOS_JSCR_SCR_LDNFET6P5_VERT,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1109,Nordic,CPA195,IB,RCSCR_H_LDNFET5P0_30ns_RED_RON_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1110,Nordic,CPA195,IB,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1111,Nordic,CPA195,IB,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1112,Nordic,CPA195,IB,SMOS_JSCR_SCR_LDNFET6P5_HOR,2021-06-09,,,,,,,SV2021_006,20210609.0,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,
1113,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V2_LC_ESDON,2020-05-28,Datasheet_Sofics_TSMCN5P_LC_1V2_ESDON,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200528.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V2_SV2020_013,tryout_2.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,Device= ESDON
1114,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-20,Datasheet_Sofics_TSMCN5P_LC_Failsafe_1V8_DTSCR,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200520.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2,Device= DTSCR
1115,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-25,Datasheet_Sofics_TSMCN5P_LC_Failsafe_1V8_DTSCR,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200525.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2,Device= DTSCR
1116,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-20,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200520.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,Device= DTSCR
1117,Nvidia,CPA196,JVDB,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-25,,TSMC,5nm,FinFETs,,1.8V,SV2020_013,20200525.0,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,Device= DTSCR
1118,Micron,CPA198,WF,Sofics_B2B_diodes,2020-05-15,,TSMC,16nm,FinFET,,0V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= Diodes
1119,Micron,CPA198,WF,Sofics_B2B_diodes_hor,2020-05-15,,TSMC,16nm,FinFET,,0V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= Diodes
1120,Micron,CPA198,WF,Sofics_016_0V8_PC_RCBDSCR,2020-05-15,,TSMC,16nm,FinFET,,0.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= BDSCR
1121,Micron,CPA198,WF,Sofics_016_0V8_PC_RCBDSCR_hor,2020-05-15,,TSMC,16nm,FinFET,,0.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= BDSCR
1122,Micron,CPA198,WF,Sofics_016_LV_LC_ESDON,2020-05-15,,TSMC,16nm,FinFET,,,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= ESDON
1123,Micron,CPA198,WF,Sofics_016_LV_LC_ESDON_hor,2020-05-15,,TSMC,16nm,FinFET,,,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= ESDON
1124,Micron,CPA198,WF,Sofics_016_1V8_PC_RCSCR_ISO,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= RCSCR
1125,Micron,CPA198,WF,Sofics_016_1V8_PC_RCSCR_ISO_hor,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= RCSCR
1126,Micron,CPA198,WF,Sofics_016_1V8_LC_2xRCSCR_ISO_hor,2020-05-15,,TSMC,16nm,FinFET,,1.8V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= RCSCR
1127,Micron,CPA198,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-05-15,,TSMC,16nm,FinFET,,3.3V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= DTSCR
1128,Micron,CPA198,WF,Sofics_016_3V3_PC_DTSCR_4HD_3TD_hor,2020-05-15,,TSMC,16nm,FinFET,,3.3V,SV2020_012,20200515.0,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,Device= DTSCR
1129,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCS
1130,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,
1131,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,
1132,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCMOS
1133,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191009.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= SMOS
1134,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCS
1135,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= Diodes
1136,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,
1137,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCMOS
1138,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191029.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= SMOS
1139,Nordic,CPA199,IB,SF_20V_RCS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,20V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCS
1140,Nordic,CPA199,IB,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= Diodes
1141,Nordic,CPA199,IB,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,
1142,Nordic,CPA199,IB,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCMOS
1143,Nordic,CPA199,IB,SF_7V5_SMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,7.5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= SMOS
1144,Nordic,CPA199,IB,SF_5V_PC_RCMOS_ISO_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,Device= RCMOS
1145,Nordic,CPA199,IB,SF_5V_GGNMOS_SECONDARY_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,180nm ,BCD,GEN III,5V,SV2019_011,20191122.0,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,
1146,Nordic,CPA199,IB,SF_1V2_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.2V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= DTSCR
1147,Nordic,CPA199,IB,SF_1V2_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.2V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= DTSCR
1148,Nordic,CPA199,IB,SF_1V8_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= DTSCR
1149,Nordic,CPA199,IB,SF_1V8_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= DTSCR
1150,Nordic,CPA199,IB,SF_Gate_Protection_Diodes_TSMC180BCDGen3,2020-12-14,,TSMC,180nm ,BCD,GEN III,1.8V,SV2020_021,20201214.0,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,Device= Dual diode
1151,Nordic,CPA199,EF,SF_SMOS_0N1P_LV_Nordic_positron,2021-12-02,,TSMC,180nm,BCD,GenIII,7.5V,SV2020_021,210211201.0,,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,,,,,,,,,Device= SMOS
1152,Nordic,CPA199,IB,SFX_16V_Power_Clamp_GA_RD,2021-06-14,S:\3 - Technical\1 - Projects\Nordic\5 - TSMC 18 BCD\Boson\Delivery\SF_20V_PC_RCS_NMOS_RD_TSMC180BCDGen3.pdf,TSMC,180nm,BCD,GenIII,20V,SV2021_007,20210614.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_180BCDGEN3_ESD_20V_SV2021_007,SF_Nordic_Boson_TSMC180BCDGen3_20210614_rev43.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,Device= RCS + NMOS
1153,Nordic,CPA199,EF,SF_SMOS_0N1P_LV_Nordic_positron_revised,2022-05-09,S:\3 - Technical\1 - Projects\Nordic\D - Deliveries\20220506_revised_version_of_20220225,TSMC,180nm,BCD,GenIII,7.5V,SV2020_021,20220504.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,Device= SMOS
1154,TDK,CPA200,EF,Mondriaan_floorplan,2021-02-26,,Micronas,450nm,CMOS,1_c05s10_m2,3.3V,SV2021_002,20210226.0,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4,Device= testchip
1155,TDK,CPA200,EF,Mondriaan_floorplan,2021-03-02,,Micronas,450nm,CMOS,1_c05s10_m2,3.3V,SV2021_002,20210302.0,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4,Device= testchip
1156,Sofics,CPA201,BS,Sofics_180_V_LC_ESDON_HV_15FF,2020-07-09,Datasheet_TSMC_N6FF_075_V_ESDON_HV_15FF,TSMC,6nm,FinFETS,,,SV2020_015,20200708.0,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_0V75_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2,
1157,Sofics,CPA201,BS,Sofics_180_V_LC_ESDON_1HD_HV_15FF,2020-07-09,Datasheet_TSMC_N6FF_075_V_ESDON_1HD_HV_15FF,TSMC,6nm,FinFETS,,,SV2020_015,20200708.0,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_1V8_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2,
1158,Samsung,CPA202b,JVDB,Sofics_CPA202B_LN08LPP_SerDes_IO_clamp,2020-10-31,,Samsung,8nm,FinFETs,LPP,0.8V,SV2020_018,20201031.0,,SOFICS_SAMSUNG_N08LPP_ESD_0V8_SV2020_018,,,,,,,,,,Device= LC ESD-ON
1159,Samsung,CPA202a,BS,Sofics_1V2_PC_MP4,2020-12-08,,Samsung,4nm,FinFETs,LPP,1.2V,SV2020_020,20201208.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,Device= RCMBDSCR
1160,Samsung,CPA202a,BS,Sofics_1V8_PC_MP4,2020-12-13,,Samsung,4nm,FinFETs,LPP,1.8V,SV2020_020,20201213.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,Device= RCMBDSCR
1161,Samsung,CPA202a,BS,Sofics_1V2_LC_MP4,2020-12-13,,Samsung,4nm,FinFETs,LPP,1.2V,SV2020_020,20201213.0,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,Device= ESDON
1162,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= always on SCR
1163,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= always on SCR
1164,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1165,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1166,Samsung,CPA202,BS,ZZ_075_H_IH_SG_RG_RCMBDSCR_SG_NFETESD_0HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1167,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= always on SCR
1168,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= always on SCR
1169,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1170,Samsung,CPA202,BS,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,0.75V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1171,Samsung,CPA202,BS,ZZ_120_H_IH_DualDiode,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= Dual diode
1172,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1173,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1174,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1175,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1176,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1177,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1178,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1179,Samsung,CPA202,BS,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1180,Samsung,CPA202,BS,ZZ_120_H_IH_ESDon_0HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1181,Samsung,CPA202,BS,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1182,Samsung,CPA202,BS,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1183,Samsung,CPA202,BS,ZZ_120_V_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1184,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1185,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1186,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1187,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1188,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1189,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1190,Samsung,CPA202,BS,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1191,Samsung,CPA202,BS,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1192,Samsung,CPA202,BS,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.2V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1193,Samsung,CPA202,BS,ZZ_180_H_IH_ESDon_0HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1194,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1195,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1196,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1197,Samsung,CPA202,BS,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1198,Samsung,CPA202,BS,ZZ_180_V_IV_DualDiode,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= Dual diode
1199,Samsung,CPA202,BS,ZZ_180_V_IV_ESDon_0HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1200,Samsung,CPA202,BS,ZZ_180_V_IV_ESDon_1HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1201,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1202,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1203,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1204,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1205,Samsung,CPA202,BS,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,1.8V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= RCMBDSCR
1206,Samsung,CPA202,BS,ZZ_330_H_IH_DTSCR_3HD_3TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= DTSCR
1207,Samsung,CPA202,BS,ZZ_330_H_IH_DualDiode,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1208,Samsung,CPA202,BS,ZZ_330_H_IH_DualDiode_Nwdio,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1209,Samsung,CPA202,BS,ZZ_330_H_IH_ESDon_0HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1210,Samsung,CPA202,BS,ZZ_330_H_IH_ESDon_2HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1211,Samsung,CPA202,BS,ZZ_330_V_IV_DTSCR_3HD_3TD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= DTSCR
1212,Samsung,CPA202,BS,ZZ_330_V_IV_DTSCR_3HD_3TD_smallTD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= DTSCR
1213,Samsung,CPA202,BS,ZZ_330_V_IV_Dual_diode_Nwdio_isoPWdio,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1214,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1215,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1216,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio_2PDIO,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1217,Samsung,CPA202,BS,ZZ_330_V_IV_DualDiode_NWdio_2PDIO_4f,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= Dual diode
1218,Samsung,CPA202,BS,ZZ_330_V_IV_EHC_RCtrig_NP_in_C,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= EHC
1219,Samsung,CPA202,BS,ZZ_330_V_IV_EHC_RCtrig_NP_out,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,Device= EHC
1220,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_0HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1221,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1222,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD_DNW,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1223,Samsung,CPA202,BS,ZZ_330_V_IV_ESDon_2HD_DNW_Cdio,2022-08-12,no,Samsung,4nm,FinFET,LN04LPP,3.3V,SV2022_007,20220812.0,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,Device= ESD-on-SCR
1224,Sequans ,CPA203,HM,Sofics_esd_2V5_PC_H,2021-01-08,,TSMC,12nm,CMOS,FFC,2.5V,SV2021_001,20210108.0,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4,Device= DTSCR
1225,Sequans ,CPA203,HM,Sofics_esd_2V5_PC_H,2021-04-01,,TSMC,12nm,CMOS,FFC,2.5V,SV2021_001,20210401.0,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4,Device= DTSCR
1226,Rockley Photonics,CPA204,WV,44_25_clamp,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,CPA204_Rockley_Zirkel_210107.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1227,Rockley Photonics,CPA204,WV,09_LC_IO,2021-03-15,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_022,20210315.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= ESDON
1228,Rockley Photonics,CPA204,WV,08_PC_RCMBDSCR,2021-03-15,,TSMC,28nm,CMOS,HPC+,0.9V,SV2020_022,20210315.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V8_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= RCMBDSCR
1229,Rockley Photonics,CPA204,WV,33P_DTSCR_3HD_3TD,2021-09-09,,TSMC,28nm,CMOS,HPC+,3.2V,SV2020_022,20210909.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_3V2_SV2020_022,CPA204_esd_cells_210910.zip,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1230,Rockley Photonics,CPA204,WV,44_PC_SMOS,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1231,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1232,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1233,Rockley Photonics,CPA204,WV,44_PC_SMOS,2021-08-26,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210823.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1234,Rockley Photonics,CPA204,WV,44_PC_SMOS,,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210903.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1235,Rockley Photonics,CPA204,WV,44_LC_laser_A,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1236,Rockley Photonics,CPA204,WV,44_LC_laser_A,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1237,Rockley Photonics,CPA204,WV,44_LC_laser_A,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1238,Rockley Photonics,CPA204,WV,44_LC_laser_C,2020-12-24,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= DTSCR
1239,Rockley Photonics,CPA204,WV,44_LC_laser_C,2021-01-06,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= DTSCR
1240,Rockley Photonics,CPA204,WV,44_LC_laser_C,2021-01-07,,TSMC,28nm,CMOS,HPC+,4.4V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= DTSCR
1241,Rockley Photonics,CPA204,WV,25_LC_IO,2020-12-24,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20201224.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= ESDON
1242,Rockley Photonics,CPA204,WV,25_LC_IO,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= ESDON
1243,Rockley Photonics,CPA204,WV,25_LC_IO,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= ESDON
1244,Rockley Photonics,CPA204,WV,44_32_diode,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= diode
1245,Rockley Photonics,CPA204,WV,44_32_diode,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= diode
1246,Rockley Photonics,CPA204,WV,25_PC,2021-01-06,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210106.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= RCMBDSCR
1247,Rockley Photonics,CPA204,WV,25_PC,2021-01-07,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210107.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= RCMBDSCR
1248,Rockley Photonics,CPA204,WV,25_PC,2021-10-08,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= RCMBDSCR
1249,Rockley Photonics,CPA204,WV,25_PC_3HD,2021-09-09,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20210909.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1250,Rockley Photonics,CPA204,WV,25_PC_3HD,2021-10-08,,TSMC,28nm,CMOS,HPC+,2.5V,SV2020_022,20211008.0,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,Device= SMOS
1251,CERN,CPA206,HM,SF_1V8_prailclamp,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1252,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,
1253,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,
1254,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_GROUND,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,
1255,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,
1256,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,
1257,CERN,CPA206,HM,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,
1258,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5,
1259,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5,
1260,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_CDM_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6,
1261,CERN,CPA206,HM,SF_1V2_FULL_LOCAL_CDM_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6,
1262,CERN,CPA206,HM,SF_1V2_OVT_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7,
1263,CERN,CPA206,HM,SF_1V2_OVT_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7,
1264,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8,
1265,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8,
1266,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9,
1267,CERN,CPA206,HM,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2023-09-08,,,,,,,SV2021_008,20230809.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9,
1268,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,
1269,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,
1270,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,
1271,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,
1272,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,
1273,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_CDM,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,
1274,CERN,CPA206,HM,SF_1V8_OVT,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,
1275,CERN,CPA206,HM,SF_1V8_OVT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,
1276,CERN,CPA206,HM,SF_1V8_OVT,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,
1277,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,
1278,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,
1279,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,
1280,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,
1281,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,
1282,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_SUPPLY,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,
1283,CERN,CPA206,HM,SF_SPACER_W05,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,
1284,CERN,CPA206,HM,SF_SPACER_W05,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,
1285,CERN,CPA206,HM,SF_SPACER_W05,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,
1286,CERN,CPA206,HM,SF_POWERCUT,2021-06-21,,,,,,,SV2021_008,20210621.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,
1287,CERN,CPA206,HM,SF_POWERCUT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,
1288,CERN,CPA206,HM,SF_POWERCUT,2023-09-08,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,
1289,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17,
1290,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17,
1291,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18,
1292,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18,
1293,CERN,CPA206,HM,SF_0V9_1V2_AVDD_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19,
1294,CERN,CPA206,HM,SF_0V9_1V2_AVDD_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19,
1295,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20,
1296,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20,
1297,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL_CDM,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,
1298,CERN,CPA206,HM,SF_0V9_1V2_FULL_LOCAL_CDM,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,
1299,CERN,CPA206,HM,SF_0V9_1V2_OVT,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22,
1300,CERN,CPA206,HM,SF_0V9_1V2_OVT,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22,
1301,CERN,CPA206,HM,SF_0V9_1V2_PCLAMP_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23,
1302,CERN,CPA206,HM,SF_0V9_1V2_PCLAMP_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23,
1303,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24,
1304,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24,
1305,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25,
1306,CERN,CPA206,HM,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25,
1307,CERN,CPA206,HM,SF_1V8_AVDD_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26,
1308,CERN,CPA206,HM,SF_1V8_AVDD_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26,
1309,CERN,CPA206,HM,SF_1V8_PCLAMP_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27,
1310,CERN,CPA206,HM,SF_1V8_PCLAMP_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27,
1311,CERN,CPA206,HM,SF_AVSS_NORAIL,2021-08-17,,,,,,,SV2021_008,20210817.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28,
1312,CERN,CPA206,HM,SF_AVSS_NORAIL,2023-06-21,,,,,,,SV2021_008,20230908.0,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28,
1313,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1314,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1315,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1316,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1317,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1318,CERN,CPA206,HM,SF_1V8_FULL_LOCAL_PP05_float,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1319,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1320,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1321,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1322,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1323,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1324,CERN,CPA206,HM,SF_1V8_SCR_PP05_G1,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1325,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1326,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1327,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1328,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1329,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1330,CERN,CPA206,HM,SF_1V8_FULL_LOCAL,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1331,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1332,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1333,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1334,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230811.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1335,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1336,CERN,CPA206,HM,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1337,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1338,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1339,CERN,CPA206,HM,SF_1V8_SCR_PP16_G1,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1340,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1341,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230913.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1342,CERN,CPA206,HM,SF_1V8_railclamp_2stack,2023-09-13,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1343,CERN,CPA206,HM,SF_1V8_railclamp_2stack_noSTI,2023-08-11,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,20230825.0,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1344,CERN,CPA206,HM,SF_1V8_railclamp_2stack_noSTI,2023-08-25,/,TSMC,28nm,CMOS,N28HPCMP,1.8V,SV2023_011,,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,Device= experimental radhard test structure
1345,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD,2021-04-26,,,,,,,SV2021_004,20210426.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1346,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1347,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1348,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1349,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1350,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1351,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1352,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1353,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1354,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD,2021-04-26,,,,,,,SV2021_004,20210429.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1355,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1356,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M3.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1357,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1358,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1359,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1360,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1361,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1362,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1363,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1364,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1365,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1366,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD_M3,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1367,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M4.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1368,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GA_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1369,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1370,Lumissil,CPA209,SVW,SFX_16V_Local_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1371,Lumissil,CPA209,SVW,SFX_16V_GA_Reverse_Diode_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1372,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GA_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1373,Lumissil,CPA209,SVW,SFX_16V_Power_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1374,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1375,Lumissil,CPA209,SVW,SFX_36V_Local_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1376,Lumissil,CPA209,SVW,SFX_36V_GB_Reverse_Diode_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1377,Lumissil,CPA209,SVW,SFX_36V_Power_Clamp_GB_RD_M4,2021-05-18,,,,,,,SV2021_004,20210518.0,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,
1378,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-05-31,,,,,,,SV2021_005,20210531.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,
1379,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-01,,,,,,,SV2021_005,20210531.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,
1380,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-01,,,,,,,SV2021_005,20210601.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,
1381,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-02,,,,,,,SV2021_005,20210602.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,
1382,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-07,,,,,,,SV2021_005,20210607.0,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,
1383,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-07,,,,,,,SV2021_005,20210607.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,
1384,Onio,CPA211,BS,SFX_3v3_Powerclamp,2021-06-09,,,,,,,SV2021_005,20210609.0,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,
1385,Onio,CPA211,BS,SFX_0V55_RFPIN,2021-06-07,,,,,,,SV2021_005,20210614.0,,SOFICS_TSMC_CENULP40_ESD_0V5_SV2021_005,,,,,,,,,,
1386,imec,CPA212,WF,SFX_12_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1387,imec,CPA212,WF,SFX_12_DTSCR_HHV_2kV,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1388,imec,CPA212,WF,SFX_60_Localclamp_DD,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1389,imec,CPA212,WF,SFX_VSS_B2B_iso,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1390,imec,CPA212,WF,SFX_12_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1391,imec,CPA212,WF,SFX_12_DTSCR_HHV_2kV,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1392,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1393,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1394,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1395,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1396,imec,CPA212,WF,SFX_60_Localclamp_DD,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1397,imec,CPA212,WF,SFX_VSS_B2B_iso,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1398,imec,CPA212,WF,SFX_VSS_RD_iso,2021-07-27,,,,,,,SV2021_009,20210727.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1399,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1400,imec,CPA212,WF,SFX_33_Powerclamp_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1401,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1402,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1403,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1404,imec,CPA212,WF,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1405,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-06-28,,,,,,,SV2021_009,20210625.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1406,imec,CPA212,WF,SFX_60_Powerclamp_2kV_55,2021-11-08,,,,,,,SV2021_009,20211108.0,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,
1407,Triad Semiconductor,CPA218,SVW,SOFICS_LIN_CLAMP_BD_2xRCS_bidir_220513,2022-05-17,,Key Foundry,180nm,BCD,,40V,SV2022_002,20220517.0,stucker@triadsemi.com,,,HP18E80-D,4,,,,,,,Device= RCS stack
1408,Aviva Links,CPA220,HM,SF_4kV_IEC_preliminary_cell,2021-09-09,,,,,,,SV2021_010,20210909.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,
1409,Aviva Links,CPA220,HM,SF_4kV_IEC_preliminary_cell,2021-09-24,,,,,,,SV2021_010,20210924.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,
1410,Aviva Links,CPA220,HM,SF_LC_ESDON_DN_IEC4kV,2021-10-29,,,,,,,SV2021_010,211019.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,
1411,Aviva Links,CPA220,HM,SF_LC_ESDON_DN_IEC4kV,2021-09-24,,,,,,,SV2021_010,20210924.0,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,
1412,Hisense,CPA221,EF,SF_LC_5V5,2021-09-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Hisense\Delivery\20210930\Datasheet_SF_LC_5V5_TSMC_CRN22ULP_v1.1.pdf,TSMC,22nm,CMOS,ULP,1.8V,SV2021_011,20210930.0,马波(信芯微) <mabo2@hisense.com> ,SOFICS_TSMC_CRN22ULP_ESD_5V5_SV2021_011,<oa-lib delivery>,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.4a,T-N22-CL-LS-001-C1,1.0c,T-N22-CR-SP-001,1.0_2p3,Device= SMOS
1413,Atlazo,CPA224,WV,SF_5V_2kV,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,5V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= SMOS
1414,Nordic,CPA224,WV,SF_5V_2kV,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,5V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= SMOS
1415,Nordic,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1416,Nordic,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2023_013,20231122.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1417,Atlazo,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1418,Atlazo,CPA224,WV,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220207.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1419,Atlazo,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220402.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1420,Atlazo,CPA224,WV,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,22nm,CMOS,ULL,1.8V,SV2021_013,20220207.0,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",Device= ESD-ON
1421,Magics,CPA228,JVDB,SFX_12_LC_BDSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_1V2_LC_BDSCR.pdf,TSMC,65nm,CMOS,LP,1.2V,SV2022_001,20220426.0,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_1V2_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7,Device= BDSCR
1422,Magics,CPA228,JVDB,SFX_33_LC_DTSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_3V3_LC_DTSCR.pdf,TSMC,65nm,CMOS,LP,3.3V,SV2022_001,20220426.0,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_3V3_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7,Device= DTSCR
1423,Celestial,CPA229,EF,120_H_ESD-on_0HD_1kv_0_rough_layout,2022-07-28,,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2022_004,20220728.0,,,,S00-V1.06.0,S00-V1.06.0,S00-V1.0.6.0,S00-V1.0.6.0, S00-V1.0.6., S00-V1.0.6.,,,Device= ESDON
1424,Celestial,CPA229,EF,180_H_ESD_on_0HD_CDM_0_15ff_withdummy_V2,2022-09-09,yes,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2022_004,20220909.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= ESD-on-SCR
1425,Alcorlink,CPA231,WV,SFX_b2b_dio,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= B2B diodes
1426,Alcorlink,CPA231,WV,PDB1AC,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= ESD-on full local
1427,Alcorlink,CPA231,WV,PDB1AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= ESD-on full local
1428,Alcorlink,CPA231,WV,PDB1AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= ESD-on full local
1429,Alcorlink,CPA231,WV,PDB1AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= ESD-on full local
1430,Alcorlink,CPA231,WV,PDB1A,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR full local
1431,Alcorlink,CPA231,WV,PDB1A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR full local
1432,Alcorlink,CPA231,WV,PDB1A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR full local
1433,Alcorlink,CPA231,WV,PDB1A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR full local
1434,Alcorlink,CPA231,WV,PVDD3AC,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1435,Alcorlink,CPA231,WV,PVDD3AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1436,Alcorlink,CPA231,WV,PVDD3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1437,Alcorlink,CPA231,WV,PVDD3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1438,Alcorlink,CPA231,WV,PVSS3AC,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1439,Alcorlink,CPA231,WV,PVSS3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1440,Alcorlink,CPA231,WV,PVSS3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1441,Alcorlink,CPA231,WV,PVDD3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1442,Alcorlink,CPA231,WV,PVDD3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1443,Alcorlink,CPA231,WV,PVSS3AC,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1444,Alcorlink,CPA231,WV,PVSS3AC,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,1V / 1.2V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= BDSCR PC
1445,Alcorlink,CPA231,WV,PVDD3A,2022-10-04,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221004.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1446,Alcorlink,CPA231,WV,PVDD3A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1447,Alcorlink,CPA231,WV,PVDD3A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1448,Alcorlink,CPA231,WV,PVDD3A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1449,Alcorlink,CPA231,WV,PVSS3A,2022-10-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221018.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1450,Alcorlink,CPA231,WV,PVSS3A,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1451,Alcorlink,CPA231,WV,PVSS3A,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,Device= RCSCR PC
1452,Alcorlink,CPA231,WV,sfx_corner_M56,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1453,Alcorlink,CPA231,WV,sfx_corner_M56,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1454,Alcorlink,CPA231,WV,PRCUTA,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1455,Alcorlink,CPA231,WV,PRCUTA,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1456,Alcorlink,CPA231,WV,PENDCAPA,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1457,Alcorlink,CPA231,WV,PENDCAPA,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1458,Alcorlink,CPA231,WV,sfx_filler_M56_w0u5,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1459,Alcorlink,CPA231,WV,sfx_filler_M56_w0u5,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1460,Alcorlink,CPA231,WV,sfx_filler_M56_w5u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1461,Alcorlink,CPA231,WV,sfx_filler_M56_w5u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1462,Alcorlink,CPA231,WV,sfx_filler_M56_w10u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1463,Alcorlink,CPA231,WV,sfx_filler_M56_w10u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1464,Alcorlink,CPA231,WV,sfx_filler_M56_w20u,2022-12-21,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20221221.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1465,Alcorlink,CPA231,WV,sfx_filler_M56_w20u,2023-01-18,,TSMC,55nm,CMOS,CMN55GP,3.3V,SV2022_010,20230118.0,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,
1466,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= diodes
1467,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM_FW,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= diodes
1468,Nordic,CPA232,OG,Sofics_1v_Balun_protection_250v_CDM_REV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= diodes
1469,Nordic,CPA232,OG,Sofics_ANT_protection_250v_CDM_FW,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= GGSCR
1470,Nordic,CPA232,OG,Sofics_ANT_protection_250v_CDM_REV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= GGSCR
1471,Nordic,CPA232,OG,Sofics_b2b_nw_diodes_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1472,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-09-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1473,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-10-05,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1474,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-10-21,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1475,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2022-11-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1476,Nordic,CPA232,OG,Sofics_0v9_Powerclamp_2kV,2023-05-11,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1477,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1478,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1479,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1480,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1481,Nordic,CPA232,OG,Sofics_0v9_IO_clamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCMBDSCR
1482,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1483,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1484,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1485,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1486,Nordic,CPA232,OG,Sofics_3v3_Powerclamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1487,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1488,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1489,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1490,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1491,Nordic,CPA232,OG,Sofics_3v3_IO_clamp_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR
1492,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR & RCMBDSCR
1493,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR & RCMBDSCR
1494,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR & RCMBDSCR
1495,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR & RCMBDSCR
1496,Nordic,CPA232,OG,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= RCSCR & RCMBDSCR
1497,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-09-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20220908.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1498,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-10-05,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221005.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1499,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-10-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221021.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1500,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2022-11-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20221108.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1501,Nordic,CPA232,OG,Sofics_b2b_diodes_2kV,2023-05-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2022_009,20230511.0,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,Device= b2b diodes
1502,Transepic,CPA233,KD,SF_12V20V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_12V20V_ESDclamp_datasheet-v10-20220616_130027.pdf,TowerJaz,180nm,BCD,TS18PM,20V,SV2022_003,20220615.0,,,,,,,,,,,,Device= EHC stack
1503,Transepic,CPA233,KD,SF_stack60V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_stack60V_ESDclamp_datasheet-v9-20220616_130110.pdf,TowerJaz,180nm,BCD,TS18PM,60V,SV2022_003,20220615.0,,,,,,,,,,,,Device= EHC stack
1504,Nordic,CPA235,SVW,SFX_1V8_PC_2HD_3TD,2023-05-04,,MXIC,180nm,BCD,,1.8V,SV2023_004,20230405.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,Device= DTSCR
1505,Nordic,CPA235,SVW,SFX_RCS_Low_Vh_1D,2023-05-04,,MXIC,180nm,BCD,,9V,SV2023_004,20230405.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,Device= RCS LowVh
1506,Nordic,CPA235,SVW,SFX_CDM_res_ndio,2023-05-22,,MXIC,180nm,BCD,,5V,SV2023_004,20230522.0,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,Device= Nordic CDM clamp as calculated by Sofics
1507,Nordic,CPA235,SVW,SFX_MXIC_ESDON_RV,2024-03-04,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,180nm,BCD,L18B1,5.5V,SV2023_004,20240304.0,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,,Device= ESDon
1508,Nordic,CPA235,SVW,SFX_MXIC_ESDON_RV,2024-03-11,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,180nm,BCD,L18B1,5.5V,SV2023_004,20240311.0,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,,Device= ESDon
1509,Nordic,CPA235,SVW,SFX_22V_CLAMP,2024-04-26,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\7 - Tau deliveries\SFX_ESD_22V_20240426\SFX_22V_CLAMP - 2024-04-26.pdf,Macronix,180nm,BCD,,22V,SV2024_007,20240426.0,Christian.Hergot@nordicsemi.no,Tau,,L18B1_DESIGN RULE_3105A_V23,23,3210A-L18B1,12.0.10,3212A-L18B1,13.0.8,,,Device= Stack of ZTNMOS + RCS
1510,Nordic,CPA235,SVW,SFX_2ndary_prot_5V,2024-05-08,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\7 - Tau deliveries\SFX_ESD_secondary_protection_20240506\SFX_2ndary_prot_5V - 2024-05-08.pdf,Macronix,180nm,BCD,,5V,SV2024_008,20240506.0,Christian.Hergot@nordicsemi.no,Tau,,L18B1_DESIGN RULE_3105A_V23,23,3210A-L18B1,12.0.10,3212A-L18B1,13.0.8,,,"Device= secondary protection (NMOS, PMOS and resistor)"
1511,Untether AI,CPA236,WF,SFX_V_AON_SHORT,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,0.75V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,Device= AON
1512,Untether AI,CPA236,WF,SFX_120_V_RCBDSCR,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,Device= RCBDSCR
1513,Untether AI,CPA236,WF,SFX_V_ESDON,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,0.75V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,Device= ESDON
1514,Untether AI,CPA236,WF,SFX_V_ESDON_CDM,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,Device= ESDON
1515,Untether AI,CPA236,WF,SFX_V_DD,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,7nm,FinFET,N7FF18,1.05V,SV2022_005,20220729.0,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,Device= Dual diode
1516,Runxin,CPA237,BS,SFX_08_LNA,2022-08-02,,TSMC,22nm,CMOS,,0.8V,SV2022_006,20220802.0,,,,,,,,,,,,Device= ESD-on-SCR
1517,Runxin,CPA237,BS,SFX_08_LNA_ACG,2023-07-06,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1518,Runxin,CPA237,BS,SFX_08_LNA_ACG,2023-07-06,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1519,Runxin,CPA238,BS,SFX_08_LNA_2,2023-07-07,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1520,Runxin,CPA238,BS,SFX_08_LNA_2,2023-07-07,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1521,Runxin,CPA239,BS,SFX_08_LNA_3,2023-07-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1522,Runxin,CPA239,BS,SFX_08_LNA_3,2023-07-08,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1523,Oticon,CPA239,KD,pt22ull_anio_8kV_core,2023-03-01,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1524,Oticon,CPA239,KD,pt22ull_anio_8kV_core,2023-04-21,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1525,Oticon,CPA239,KD,pt22ull_digio_8kV_1v98_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1526,Oticon,CPA239,KD,pt22ull_digio_8kV_1v98_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1527,Oticon,CPA239,KD,pt22ull_digio_8kV_dual_1v32_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1528,Oticon,CPA239,KD,pt22ull_digio_8kV_dual_1v32_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1529,Oticon,CPA239,KD,pt22ull_hvsc_cap1a_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1530,Oticon,CPA239,KD,pt22ull_hvsc_cap1a_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1531,Oticon,CPA239,KD,pt22ull_hvsc_cap1b_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1532,Oticon,CPA239,KD,pt22ull_hvsc_cap1b_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1533,Oticon,CPA239,KD,pt22ull_hvsc_vbat_int_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230301.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1534,Oticon,CPA239,KD,pt22ull_hvsc_vbat_int_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1535,Oticon,CPA239,KD,pt22ull_clmp_1v50_core,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1536,Oticon,CPA239,KD,pt22ull_clmp_1v50_core,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1537,Oticon,CPA239,KD,SFX_2V4clamp_withoutGR,2023-03-01,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,20230421.0,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1538,Oticon,CPA239,KD,SFX_2V4clamp_withoutGR,2023-04-21,,TSMC,22nm,CMOS,CLN22_ULL,0.8V/2.5V,SV2023_001,,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",
1539,Runxin,CPA240,BS,SFX_08_LNA_4,2023-07-09,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1540,Runxin,CPA240,BS,SFX_08_LNA_4,2023-07-09,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1541,Mixed Signal,CPA240,WF,SF_ESD_IO_100fF,2023-05-05,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1.2V,SV2023_005,20230505.0,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,,Device= ESDON
1542,Mixed Signal,CPA240,WF,SF_ESD_IO_100fF,2023-05-12,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1.2V,SV2023_005,20230511.0,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,,Device= ESDON
1543,Runxin,CPA241,BS,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1544,Runxin,CPA241,BS,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1545,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1546,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1547,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230210.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1548,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1549,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1550,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230306.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1551,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1552,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1553,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230320.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1554,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1555,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1556,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230413.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1557,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1558,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1559,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230515.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1560,Olympus,CPA242,BS,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1561,Olympus,CPA242,BS,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= RCSCR
1562,Olympus,CPA242,BS,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,65nm,CMOS,TPS65BSB_L,3.3V,SV2023_003,20230605.0,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,Device= GGSCR
1563,Runxin,CPA242,BS,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230706.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1564,Runxin,CPA242,BS,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,22nm,CMOS,CLN22_ULL,0.8V,SV2023_009,20230928.0,张弓 <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,Device= esd-on
1565,Analogix,CPA243,JVDB,TBD,,,TSMC,12nm,FinFET,CLN12_FFC,,SV2023_010,,,,,,,,,,,,,
1566,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1567,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1568,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1569,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1570,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1571,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1572,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1573,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1574,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1575,TDK,CPA246,HM,sf_esd_t40_h20_4kvhbm_3t,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HV stack
1576,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1577,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1578,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1579,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1580,TDK,CPA246,HM,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1581,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20230718.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1582,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20231121.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1583,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-03-20,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240320.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1584,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-03-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240321.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1585,TDK,CPA246,HM,sf_esd_t30m0p3_h02m0p3_4kvhbm,2024-05-13,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\240513_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,180nm,BCD,GenII,18V,SV2023_008,20240513.0,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,Device= HHISCR
1586,Celestial,CPA247,WF,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1587,Celestial,CPA247,WF,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1588,Celestial,CPA247,WF,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1589,Celestial,CPA247,WF,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1590,Celestial,CPA247,WF,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1591,Celestial,CPA247,WF,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230714.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,Device= RCMBDSCR
1592,Celestial,CPA247,WF,SF_0V9_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,0.9V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,Device= RCMBDSCR
1593,Celestial,CPA247,WF,SF_1V2_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,1.2V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,Device= RCMBDSCR
1594,Celestial,CPA247,WF,SF_1V8_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,5nm,FinFET,CLN05_FF,1.8V,SV2023_006,20230810.0,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,Device= RCMBDSCR
1595,Panthronics,CPA248,SVW,SFX_5V_clamp_int_bus_P50u_2kV,2023-06-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,40nm,CMOS,CRN40_ULP,5V,SV2023_007,20230630.0,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,,,Device= SMOS; sb pmos top
1596,Panthronics,CPA248,SVW,SFX_5V_clamp_int_bus_P50u_2kV,2023-07-13,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,40nm,CMOS,CRN40_ULP,5V,SV2023_007,20230713.0,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,T-N40-CM-SP-013 ,1.2_2,Device= SMOS; sb pmos top
1597,Micron,CPA249,KD,SFX_5V_EOSdetect,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSdetect - 2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,Device= EOS detector
1598,Micron,CPA249,KD,SFX_5V_EOSclamp,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSclamp - 2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,Device= SMOS
1599,Micron,CPA249,KD,SFX_5V_HBM2kV_BOOT,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_HBM2kV_BOOT - 2023-12-12.pdf,TSMC,130nm,CMOS,LPBCDPlus,5V,SV2023_012,20231215.0,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,Device= SMOS
1600,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240115.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= RCMBDSCR
1601,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240115.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= ESDon
1602,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240117.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= RCMBDSCR
1603,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240117.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= ESDon
1604,Analogix,CPA250,BS,SF_T40_PC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240124.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= RCMBDSCR
1605,Analogix,CPA250,BS,SF_T40_LC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240124.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= ESDon
1606,Analogix,CPA250,BS,SF_T40_PC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240222.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= RCMBDSCR
1607,Analogix,CPA250,BS,SF_T40_LC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,40nm,CMOS,LPBCDPlus,1.1V,SV2023_014,20240222.0,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,Device= ESDon
1608,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240227.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1609,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240318.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1610,Brillnics,CPA251,JVDB,SFX_LC_1V1,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1611,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240227.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1612,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240318.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1613,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-03-19,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240319.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1614,Brillnics,CPA251,JVDB,SFX_LC_1V8,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1615,Brillnics,CPA251,JVDB,SFX_LC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1616,Brillnics,CPA251,JVDB,SFX_LC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1617,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= DTSCR
1618,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= DTSCR
1619,Brillnics,CPA251,JVDB,SFX_LC_3V3_DD,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= Dual diode
1620,Brillnics,CPA251,JVDB,SFX_LC_3V3_DD,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= Dual diode
1621,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT_NEG,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1622,Brillnics,CPA251,JVDB,SFX_LC_3V3_OVT_NEG,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= ESD-ON
1623,Brillnics,CPA251,JVDB,SFX_PC_1V1,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= RCMBDSCR
1624,Brillnics,CPA251,JVDB,SFX_PC_1V1,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,40nm,CMOS,ULP,1.1V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= RCMBDSCR
1625,Brillnics,CPA251,JVDB,SFX_PC_1V8,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= RCMBDSCR
1626,Brillnics,CPA251,JVDB,SFX_PC_1V8,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,40nm,CMOS,ULP,1.8V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= RCMBDSCR
1627,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= SMOS
1628,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,20240411.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= SMOS
1629,Brillnics,CPA251,JVDB,SFX_PC_3V3,2024-04-11,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,40nm,CMOS,ULP,3.3V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= SMOS
1630,Brillnics,CPA251,JVDB,SFX_PC_NEG1V65,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,20240404.0,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= DTSCR
1631,Brillnics,CPA251,JVDB,SFX_PC_NEG1V65,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,40nm,CMOS,ULP,-1.65V,SV2024_001,,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,Device= DTSCR
1632,Analogix,CPA252,SVW,SFX_ESD_clamp_HV_IEC,2024-04-17,S:\3 - Technical\1 - Projects\Analogix\CPA252-UMC180BCD\3 - deliveries\2024_04_16\2024-04-16-SFX_ESD_clamp_HV_IEC.pdf,UMC,180nm,BCD,,5.5V/35V,SV2024_005,20240410.0,Weizhu Huang <whuang@analogixsemi.com>,SOFICS_UMC_BCD18_ESD_28V_SV2024_005,SF_ESD_clamp_HV_IEC_tagged.gds,G-1C-BCD18-1.8V_5V-1P6M-UMC_HV_P_SUB_GENERICIII-CELL-8N-Ver.0.17_P1,0.17_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.21_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.15_P2,,,Device= SMOS
1633,SensiBel,CPA254,BS,SFX_extc_HV,2024-03-11,\\domainserver\shareddocs\3 - Technical\1 - Projects\Sensibel\4 - Datasheets,TSMC,65nm,CMOS,CMN65LP,3.6V,SV2024_003,20240311.0,Endre Bjørsvik <endre.bjorsvik@sensibel.com>,SOFICS_TSMC_CMN65LP_ESD_3V6_SV2024_003,oadb delivery,T-N65-CL-DR-001,2.6_2,T-N65-CL-DR-001-C1,2.6_2a,T-N65-CL-LS-001-C1,1.6a,,,Device= SMOS
1634,Mixed Signal,CPA256,WF,SF_ESD_IO_150fF,2024-05-08,no,TSMC,28nm,CMOS,HPCP,1.8V,SV2024_010,20240508.0,Srikarb@mixed-signal.com,SOFICS_TSMC_CLN28HPCP_ESD_1V8_SV2024_010 ,,TN28CLDR002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,,Device= ESD-on
1635,Voytech,CPA257,IC,SF_LC_SCR_20f_200u (15x),2024-05-30,no,TSMC,180nm,CMOS,,5,SV2024_009,20240530.0,sf.zhang@voytech.cn,,floorplan_voytech_2024-05-30.gds,T-018-CM-SP-012-K4,1.4c_1,T-018-CM-DR-006,1.5,T-018-CM-SP-012-C1,1.4I,,,Device= MOS triggered SCR
