The ASIC Flow for dig_tx_sys:

Synthesis of the code 
Performing static timing analysis 
Performing Formal Verification 
Creating the floor plan 
Creating the power plan 
Performing clock tree synthesis 
Placing and routing 
Design and layout of the pad ring with all the required inputs and outputs 
Signoff and final complete layout
