Analysis & Synthesis report for MIPS_PROCESSOR
Fri Feb 11 20:21:33 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_ctq3:auto_generated
 16. Source assignments for DATA_MEM_IP:U18|altsyncram:altsyncram_component|altsyncram_ebr3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_PROCESSOR
 18. Parameter Settings for User Entity Instance: PROGRAM_COUNTER:U1
 19. Parameter Settings for User Entity Instance: ADDER:U2
 20. Parameter Settings for User Entity Instance: IP_MEMORY:U4|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: REGISTERS:U5
 22. Parameter Settings for User Entity Instance: SIGN_EXTEND:U6
 23. Parameter Settings for User Entity Instance: MUX:U7
 24. Parameter Settings for User Entity Instance: ALU:U8
 25. Parameter Settings for User Entity Instance: MUX:U11
 26. Parameter Settings for User Entity Instance: LEFT_SHIFTER:U12
 27. Parameter Settings for User Entity Instance: ADDER_ALU:U13
 28. Parameter Settings for User Entity Instance: MUX:U14
 29. Parameter Settings for User Entity Instance: MUX:U17
 30. Parameter Settings for User Entity Instance: DATA_MEM_IP:U18|altsyncram:altsyncram_component
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:31:U90"
 33. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:30:U90"
 34. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:29:U90"
 35. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:28:U90"
 36. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:27:U90"
 37. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:26:U90"
 38. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:25:U90"
 39. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:24:U90"
 40. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:23:U90"
 41. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:22:U90"
 42. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:21:U90"
 43. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:20:U90"
 44. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:19:U90"
 45. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:18:U90"
 46. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:17:U90"
 47. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:16:U90"
 48. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:15:U90"
 49. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:14:U90"
 50. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:13:U90"
 51. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:12:U90"
 52. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:11:U90"
 53. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:10:U90"
 54. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:9:U90"
 55. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:8:U90"
 56. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:7:U90"
 57. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:6:U90"
 58. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:5:U90"
 59. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:4:U90"
 60. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:3:U90"
 61. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:2:U90"
 62. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:1:U90"
 63. Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:0:U90"
 64. Port Connectivity Checks: "IP_MEMORY:U4"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 11 20:21:33 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MIPS_PROCESSOR                              ;
; Top-level Entity Name              ; MIPS_PROCESSOR                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,046                                       ;
;     Total combinational functions  ; 2,758                                       ;
;     Dedicated logic registers      ; 1,239                                       ;
; Total registers                    ; 1239                                        ;
; Total pins                         ; 138                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; MIPS_PROCESSOR     ; MIPS_PROCESSOR     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; REGISTERS.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd          ;         ;
; REGISTER_AND.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTER_AND.vhd       ;         ;
; MUX_32_1.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX_32_1.vhd           ;         ;
; Decoder_5_32.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Decoder_5_32.vhd       ;         ;
; D_FF.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/D_FF.vhd               ;         ;
; Assembly.mif                     ; yes             ; User Memory Initialization File        ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Assembly.mif           ;         ;
; LEFT_SHIFTER.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/LEFT_SHIFTER.vhd       ;         ;
; CONTROLLER.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CONTROLLER.vhd         ;         ;
; AND_GATE.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/AND_GATE.vhd           ;         ;
; ADDER_ALU.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER_ALU.vhd          ;         ;
; ALU_CONTROLLER.vhd               ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU_CONTROLLER.vhd     ;         ;
; MIPS_PROCESSOR.vhd               ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd     ;         ;
; PROGRAM_COUNTER.vhd              ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd    ;         ;
; ADDER.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER.vhd              ;         ;
; IP_MEMORY.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd          ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU.vhd                ;         ;
; MUX.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd                ;         ;
; SIGN_EXTEND.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/SIGN_EXTEND.vhd        ;         ;
; DATA_MEM_IP.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_ctq3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/db/altsyncram_ctq3.tdf ;         ;
; db/altsyncram_ebr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/db/altsyncram_ebr3.tdf ;         ;
; memory.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/memory.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,046     ;
;                                             ;           ;
; Total combinational functions               ; 2758      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2541      ;
;     -- 3 input functions                    ; 202       ;
;     -- <=2 input functions                  ; 15        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2716      ;
;     -- arithmetic mode                      ; 42        ;
;                                             ;           ;
; Total registers                             ; 1239      ;
;     -- Dedicated logic registers            ; 1239      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 138       ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1303      ;
; Total fan-out                               ; 15402     ;
; Average fan-out                             ; 3.55      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_PROCESSOR                           ; 2758 (1)            ; 1239 (0)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 138  ; 0            ; 0          ; |MIPS_PROCESSOR                                                                                ; MIPS_PROCESSOR  ; work         ;
;    |ADDER:U2|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ADDER:U2                                                                       ; ADDER           ; work         ;
;    |ALU:U8|                               ; 255 (255)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ALU:U8                                                                         ; ALU             ; work         ;
;    |ALU_CONTROLLER:U9|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|ALU_CONTROLLER:U9                                                              ; ALU_CONTROLLER  ; work         ;
;    |AND_GATE:U15|                         ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|AND_GATE:U15                                                                   ; AND_GATE        ; work         ;
;    |CONTROLLER:U10|                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|CONTROLLER:U10                                                                 ; CONTROLLER      ; work         ;
;    |DATA_MEM_IP:U18|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|DATA_MEM_IP:U18                                                                ; DATA_MEM_IP     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|DATA_MEM_IP:U18|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_ebr3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|DATA_MEM_IP:U18|altsyncram:altsyncram_component|altsyncram_ebr3:auto_generated ; altsyncram_ebr3 ; work         ;
;    |IP_MEMORY:U4|                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4                                                                   ; IP_MEMORY       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component                                   ; altsyncram      ; work         ;
;          |altsyncram_ctq3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_ctq3:auto_generated    ; altsyncram_ctq3 ; work         ;
;    |MUX:U11|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|MUX:U11                                                                        ; MUX             ; work         ;
;    |PROGRAM_COUNTER:U1|                   ; 14 (14)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|PROGRAM_COUNTER:U1                                                             ; PROGRAM_COUNTER ; work         ;
;    |REGISTERS:U5|                         ; 2452 (0)            ; 1217 (1)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5                                                                   ; REGISTERS       ; work         ;
;       |D_FF:\GEN2:0:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:0:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:10:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:10:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:11:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:11:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:12:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:12:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:13:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:13:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:14:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:14:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:15:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:15:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:16:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:16:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:17:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:17:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:18:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:18:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:19:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:19:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:1:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:1:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:20:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:20:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:21:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:21:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:22:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:22:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:23:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:23:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:24:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:24:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:25:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:25:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:26:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:26:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:27:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:27:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:28:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:28:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:29:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:29:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:2:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:2:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:30:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:30:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:31:U90|                 ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:31:U90                                                 ; D_FF            ; work         ;
;       |D_FF:\GEN2:3:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:3:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:4:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:4:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:5:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:5:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:6:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:6:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:7:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:7:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:8:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:8:U90                                                  ; D_FF            ; work         ;
;       |D_FF:\GEN2:9:U90|                  ; 34 (34)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:9:U90                                                  ; D_FF            ; work         ;
;       |Decoder_5_32:U50|                  ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|Decoder_5_32:U50                                                  ; Decoder_5_32    ; work         ;
;       |MUX_32_1:U122|                     ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|MUX_32_1:U122                                                     ; MUX_32_1        ; work         ;
;       |MUX_32_1:U123|                     ; 672 (672)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|MUX_32_1:U123                                                     ; MUX_32_1        ; work         ;
;       |REGISTER_AND:\GEN1:0:U51|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:0:U51                                          ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:21:U51|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:21:U51                                         ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:23:U51|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:23:U51                                         ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:26:U51|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:26:U51                                         ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:27:U51|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:27:U51                                         ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:7:U51|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:7:U51                                          ; REGISTER_AND    ; work         ;
;       |REGISTER_AND:\GEN1:8:U51|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_PROCESSOR|REGISTERS:U5|REGISTER_AND:\GEN1:8:U51                                          ; REGISTER_AND    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; DATA_MEM_IP:U18|altsyncram:altsyncram_component|altsyncram_ebr3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; MEMORY.mif   ;
; IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_ctq3:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; Assembly.mif ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MIPS_PROCESSOR|IP_MEMORY:U4    ; IP_MEMORY.vhd   ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MIPS_PROCESSOR|DATA_MEM_IP:U18 ; DATA_MEM_IP.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------+--------------------------------------------+
; Register name                         ; Reason for Removal                         ;
+---------------------------------------+--------------------------------------------+
; PROGRAM_COUNTER:U1|ADDR_OUT[1]        ; Merged with PROGRAM_COUNTER:U1|ADDR_OUT[0] ;
; PROGRAM_COUNTER:U1|ADDR_OUT[0]        ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 2 ;                                            ;
+---------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1239  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; REGISTERS:U5|IsStartup                 ; 64      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                ;
+----------------------------------------------------------------+------------------+---------------------+
; Node                                                           ; Action           ; Reason              ;
+----------------------------------------------------------------+------------------+---------------------+
; ADDER:U2|ADDR_OUT[2]~0                                         ; Modified         ; Timing optimization ;
; AND_GATE:U15|F~10                                              ; Modified         ; Timing optimization ;
; AND_GATE:U15|F~10_RTM047                                       ; Modified         ; Timing optimization ;
; AND_GATE:U15|F~10_RTM051                                       ; Modified         ; Timing optimization ;
; CONTROLLER:U10|ALUOP[0]~0_RTM050                               ; Modified         ; Timing optimization ;
; CONTROLLER:U10|ALUOP[0]~0_RTM050                               ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_NEW10_RTM038                    ; Modified         ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_NEW10_RTM038                    ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_NEW10_RTM039                    ; Modified         ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_OTERM11                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_OTERM35                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]_OTERM37                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[2]~7                               ; Modified         ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[3]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[3]_OTERM9                          ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[3]_OTERM31                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[3]_OTERM33                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[4]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[4]_OTERM7                          ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[4]_OTERM27                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[4]_OTERM29                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[5]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[5]_OTERM5                          ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[5]_OTERM23                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[5]_OTERM25                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[6]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[6]_OTERM3                          ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[6]_OTERM19                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[6]_OTERM21                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]                                 ; Deleted          ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM1                          ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM13                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM15                         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_NEW_REG44_RTM046        ; Modified         ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_NEW_REG44_RTM046        ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM53         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM55         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM57         ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM59_OTERM61 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM59_OTERM63 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM59_OTERM65 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM41_OTERM59_OTERM67 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM43                 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM45                 ; Retimed Register ; Timing optimization ;
; PROGRAM_COUNTER:U1|ADDR_OUT[7]_OTERM17_OTERM49                 ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[23]_OTERM673              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[23]_OTERM675              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[24]_OTERM585              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[24]_OTERM587              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[30]_OTERM621              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[30]_OTERM623              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[31]_OTERM569              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[31]_OTERM571              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[31]_OTERM573              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[31]_OTERM575              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[23]_OTERM705              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[23]_OTERM707              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[24]_OTERM669              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[24]_OTERM671              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[30]_OTERM689              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[30]_OTERM691              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[31]_OTERM661              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[31]_OTERM663              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[31]_OTERM665              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[31]_OTERM667              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[23]_OTERM641              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[23]_OTERM643              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[24]_OTERM365              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[24]_OTERM367              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[24]_OTERM369              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[24]_OTERM371              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[30]_OTERM433              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[30]_OTERM435              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[31]_OTERM553              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[31]_OTERM555              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[23]_OTERM601              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[23]_OTERM603              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[24]_OTERM653              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[24]_OTERM655              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[30]_OTERM681              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[30]_OTERM683              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[31]_OTERM485              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[31]_OTERM487              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[31]_OTERM489              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[31]_OTERM491              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[23]_OTERM517              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[23]_OTERM519              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[24]_OTERM565              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[24]_OTERM567              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[30]_OTERM613              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[30]_OTERM615              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[31]_OTERM349              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[31]_OTERM351              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[31]_OTERM353              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[31]_OTERM355              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[23]_OTERM697              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[23]_OTERM699              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[24]_OTERM497              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[24]_OTERM499              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[24]_OTERM501              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[24]_OTERM503              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[30]_OTERM581              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[30]_OTERM583              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[31]_OTERM645              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[31]_OTERM647              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[23]_OTERM381              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[23]_OTERM383              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[24]_OTERM241              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[24]_OTERM243              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[30]_OTERM313              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[30]_OTERM315              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[31]_OTERM225              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[31]_OTERM227              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[31]_OTERM229              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[31]_OTERM231              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[23]_OTERM545              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[23]_OTERM547              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[24]_OTERM413              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[24]_OTERM415              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[30]_OTERM481              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[30]_OTERM483              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[31]_OTERM401              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[31]_OTERM403              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[31]_OTERM405              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[31]_OTERM407              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[23]_OTERM637              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[23]_OTERM639              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[24]_OTERM337              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[24]_OTERM339              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[24]_OTERM341              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[24]_OTERM343              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[30]_OTERM425              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[30]_OTERM427              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[31]_OTERM549              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[31]_OTERM551              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[23]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[23]_OTERM701              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[23]_OTERM703              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[24]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[24]_OTERM533              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[24]_OTERM535              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[24]_OTERM537              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[24]_OTERM539              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[30]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[30]_OTERM589              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[30]_OTERM591              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[31]                       ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[31]_OTERM649              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[31]_OTERM651              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[23]_OTERM625             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[23]_OTERM627             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[24]_OTERM149             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[24]_OTERM151             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[24]_OTERM153             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[24]_OTERM155             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[30]_OTERM221             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[30]_OTERM223             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[31]_OTERM525             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[31]_OTERM527             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[23]_OTERM597             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[23]_OTERM599             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[24]_OTERM493             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[24]_OTERM495             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[30]_OTERM577             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[30]_OTERM579             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[31]_OTERM445             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[31]_OTERM447             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[31]_OTERM449             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[31]_OTERM451             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[23]_OTERM257             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[23]_OTERM259             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[24]_OTERM529             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[24]_OTERM531             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[30]_OTERM593             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[30]_OTERM595             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[31]_OTERM137             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[31]_OTERM139             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[31]_OTERM141             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[31]_OTERM143             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[23]_OTERM693             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[23]_OTERM695             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[24]_OTERM269             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[24]_OTERM271             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[24]_OTERM273             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[24]_OTERM275             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[30]_OTERM361             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[30]_OTERM363             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[31]_OTERM629             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[31]_OTERM631             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[23]_OTERM177             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[23]_OTERM179             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[24]_OTERM213             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[24]_OTERM215             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[30]_OTERM277             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[30]_OTERM279             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[31]_OTERM81              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[31]_OTERM83              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[31]_OTERM85              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[31]_OTERM87              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[23]_OTERM521             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[23]_OTERM523             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[24]_OTERM193             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[24]_OTERM195             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[24]_OTERM197             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[24]_OTERM199             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[30]_OTERM253             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[30]_OTERM255             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[31]_OTERM357             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[31]_OTERM359             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[23]_OTERM461             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[23]_OTERM463             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[24]_OTERM561             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[24]_OTERM563             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[30]_OTERM609             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[30]_OTERM611             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[31]_OTERM321             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[31]_OTERM323             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[31]_OTERM325             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[31]_OTERM327             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[23]_OTERM617             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[23]_OTERM619             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[24]_OTERM657             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[24]_OTERM659             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[30]_OTERM685             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[30]_OTERM687             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[31]_OTERM509             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[31]_OTERM511             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[31]_OTERM513             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[31]_OTERM515             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[23]_OTERM465             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[23]_OTERM467             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[24]_OTERM329             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[24]_OTERM331             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[30]_OTERM429             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[30]_OTERM431             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[31]_OTERM289             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[31]_OTERM291             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[31]_OTERM293             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[31]_OTERM295             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[23]_OTERM605             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[23]_OTERM607             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[24]_OTERM453             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[24]_OTERM455             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[24]_OTERM457             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[24]_OTERM459             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[30]_OTERM557             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[30]_OTERM559             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[31]_OTERM473             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[31]_OTERM475             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[23]_OTERM469             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[23]_OTERM471             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24]_OTERM297             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24]_OTERM299             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24]_OTERM301             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24]_OTERM303             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[30]_OTERM417             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[30]_OTERM419             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[31]_OTERM309             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[31]_OTERM311             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[23]_OTERM421             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[23]_OTERM423             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[24]_OTERM633             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[24]_OTERM635             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[30]_OTERM677             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[30]_OTERM679             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[31]_OTERM261             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[31]_OTERM263             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[31]_OTERM265             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[31]_OTERM267             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[23]_OTERM345             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[23]_OTERM347             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[24]_OTERM93              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[24]_OTERM95              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[24]_OTERM97              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[24]_OTERM99              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[30]_OTERM133             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[30]_OTERM135             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[31]_OTERM205             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[31]_OTERM207             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[23]_OTERM305             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[23]_OTERM307             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[24]_OTERM377             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[24]_OTERM379             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[30]_OTERM441             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[30]_OTERM443             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[31]_OTERM185             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[31]_OTERM187             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[31]_OTERM189             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[31]_OTERM191             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[23]_OTERM385             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[23]_OTERM387             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[24]_OTERM245             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[24]_OTERM247             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[30]_OTERM317             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[30]_OTERM319             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[31]_OTERM233             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[31]_OTERM235             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[31]_OTERM237             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[31]_OTERM239             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[23]_OTERM541             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[23]_OTERM543             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[24]_OTERM409             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[24]_OTERM411             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[30]_OTERM477             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[30]_OTERM479             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[31]_OTERM393             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[31]_OTERM395             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[31]_OTERM397             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[31]_OTERM399             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[23]_OTERM389             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[23]_OTERM391             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[24]_OTERM109             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[24]_OTERM111             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[24]_OTERM113             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[24]_OTERM115             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[30]_OTERM145             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[30]_OTERM147             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[31]_OTERM209             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[31]_OTERM211             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[23]_OTERM505             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[23]_OTERM507             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[24]_OTERM169             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[24]_OTERM171             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[24]_OTERM173             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[24]_OTERM175             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[30]_OTERM249             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[30]_OTERM251             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[31]_OTERM333             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[31]_OTERM335             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[23]_OTERM181             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[23]_OTERM183             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[24]_OTERM217             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[24]_OTERM219             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[30]_OTERM281             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[30]_OTERM283             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[31]_OTERM101             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[31]_OTERM103             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[31]_OTERM105             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[31]_OTERM107             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[23]_OTERM285             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[23]_OTERM287             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[24]_OTERM373             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[24]_OTERM375             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[30]_OTERM437             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[30]_OTERM439             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[31]_OTERM157             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[31]_OTERM159             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[31]_OTERM161             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[31]_OTERM163             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[23]_OTERM129             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[23]_OTERM131             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[24]_OTERM77              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[24]_OTERM79              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[30]_OTERM89              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[30]_OTERM91              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[31]_OTERM69              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[31]_OTERM71              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[31]_OTERM73              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[31]_OTERM75              ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[23]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[23]_OTERM201             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[23]_OTERM203             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[24]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[24]_OTERM125             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[24]_OTERM127             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[30]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[30]_OTERM165             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[30]_OTERM167             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[31]                      ; Deleted          ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[31]_OTERM117             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[31]_OTERM119             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[31]_OTERM121             ; Retimed Register ; Timing optimization ;
; REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[31]_OTERM123             ; Retimed Register ; Timing optimization ;
+----------------------------------------------------------------+------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:0:U90|OUTPUT[3]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:16:U90|OUTPUT[12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:8:U90|OUTPUT[27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:24:U90|OUTPUT[22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:4:U90|OUTPUT[1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:20:U90|OUTPUT[24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:12:U90|OUTPUT[4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:28:U90|OUTPUT[4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:2:U90|OUTPUT[4]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:18:U90|OUTPUT[4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:10:U90|OUTPUT[19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:26:U90|OUTPUT[1]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:6:U90|OUTPUT[25]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:22:U90|OUTPUT[27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:14:U90|OUTPUT[14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:30:U90|OUTPUT[15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:1:U90|OUTPUT[22]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:17:U90|OUTPUT[21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:9:U90|OUTPUT[16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:25:U90|OUTPUT[30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:5:U90|OUTPUT[6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:21:U90|OUTPUT[11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:13:U90|OUTPUT[15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:29:U90|OUTPUT[16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:3:U90|OUTPUT[24]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:19:U90|OUTPUT[9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:11:U90|OUTPUT[23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:27:U90|OUTPUT[20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:7:U90|OUTPUT[21]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:23:U90|OUTPUT[20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:15:U90|OUTPUT[12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_PROCESSOR|REGISTERS:U5|D_FF:\GEN2:31:U90|OUTPUT[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_PROCESSOR|CONTROLLER:U10|ALUSRC                     ;
; 16:1               ; 32 bits   ; 320 LEs       ; 128 LEs              ; 192 LEs                ; No         ; |MIPS_PROCESSOR|ALU:U8|Mux5                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_PROCESSOR|CONTROLLER:U10|ALUOP[0]                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_PROCESSOR|REGISTERS:U5|MUX_32_1:U123|OUTPUT[0]      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS_PROCESSOR|REGISTERS:U5|MUX_32_1:U122|OUTPUT[14]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_ctq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for DATA_MEM_IP:U18|altsyncram:altsyncram_component|altsyncram_ebr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_PROCESSOR ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SIZE           ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROGRAM_COUNTER:U1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER:U2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; size           ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_MEMORY:U4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; Assembly.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ctq3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGISTERS:U5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SIGN_EXTEND:U6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U7 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; size           ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:U8 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; size           ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U11 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 5     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEFT_SHIFTER:U12 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER_ALU:U13 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U14 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:U17 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; size           ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_MEM_IP:U18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; MEMORY.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ebr3      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; IP_MEMORY:U4|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; DATA_MEM_IP:U18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:31:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:30:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:29:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:28:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:27:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:26:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:25:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:24:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:23:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:22:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:21:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:20:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:19:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:18:U90" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; load[31..4] ; Input ; Info     ; Stuck at GND              ;
; load[2..0]  ; Input ; Info     ; Stuck at GND              ;
; load[3]     ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:17:U90" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; load[31..4] ; Input ; Info     ; Stuck at GND              ;
; load[2..0]  ; Input ; Info     ; Stuck at GND              ;
; load[3]     ; Input ; Info     ; Stuck at VCC              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:16:U90" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; load[3..2]  ; Input ; Info     ; Stuck at VCC              ;
; load[31..4] ; Input ; Info     ; Stuck at GND              ;
; load[1..0]  ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:15:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:14:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:13:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:12:U90" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; load ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:11:U90" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; load[2..0]  ; Input ; Info     ; Stuck at VCC              ;
; load[31..3] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:10:U90" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; load[31..2] ; Input ; Info     ; Stuck at GND              ;
; load[1]     ; Input ; Info     ; Stuck at VCC              ;
; load[0]     ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:9:U90" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; load[31..2] ; Input ; Info     ; Stuck at GND             ;
; load[1]     ; Input ; Info     ; Stuck at VCC             ;
; load[0]     ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:8:U90" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; load[1..0]  ; Input ; Info     ; Stuck at VCC             ;
; load[31..2] ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:7:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:6:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:5:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:4:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:3:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:2:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:1:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "REGISTERS:U5|D_FF:\GEN2:0:U90" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; load ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "IP_MEMORY:U4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; data ; Input ; Info     ; Stuck at GND   ;
; wren ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 138                         ;
; cycloneiii_ff         ; 1239                        ;
;     ENA               ; 1216                        ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 2758                        ;
;     arith             ; 42                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 37                          ;
;     normal            ; 2716                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 2541                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.90                       ;
; Average LUT depth     ; 10.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 11 20:21:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: REGISTERS-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 19
    Info (12023): Found entity 1: REGISTERS File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_and.vhd
    Info (12022): Found design unit 1: REGISTER_AND-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTER_AND.vhd Line: 12
    Info (12023): Found entity 1: REGISTER_AND File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTER_AND.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_32_1.vhd
    Info (12022): Found design unit 1: MUX_32_1-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX_32_1.vhd Line: 46
    Info (12023): Found entity 1: MUX_32_1 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX_32_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder_5_32.vhd
    Info (12022): Found design unit 1: Decoder_5_32-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Decoder_5_32.vhd Line: 11
    Info (12023): Found entity 1: Decoder_5_32 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Decoder_5_32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: D_FF-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/D_FF.vhd Line: 15
    Info (12023): Found entity 1: D_FF File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/D_FF.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: TESTBENCH-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd Line: 8
    Info (12023): Found entity 1: TESTBENCH File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcd_7segment.vhd
    Info (12022): Found design unit 1: bcd_7segment-Behavioral File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/bcd_7segment.vhd Line: 21
    Info (12023): Found entity 1: bcd_7segment File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/bcd_7segment.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file left_shifter.vhd
    Info (12022): Found design unit 1: LEFT_SHIFTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/LEFT_SHIFTER.vhd Line: 16
    Info (12023): Found entity 1: LEFT_SHIFTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/LEFT_SHIFTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: DATA_MEMORY-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 19
    Info (12023): Found entity 1: DATA_MEMORY File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEMORY.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: CONTROLLER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CONTROLLER.vhd Line: 23
    Info (12023): Found entity 1: CONTROLLER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CONTROLLER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file and_gate.vhd
    Info (12022): Found design unit 1: AND_GATE-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/AND_GATE.vhd Line: 15
    Info (12023): Found entity 1: AND_GATE File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/AND_GATE.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_alu.vhd
    Info (12022): Found design unit 1: ADDER_ALU-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER_ALU.vhd Line: 19
    Info (12023): Found entity 1: ADDER_ALU File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER_ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_controller.vhd
    Info (12022): Found design unit 1: ALU_CONTROLLER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU_CONTROLLER.vhd Line: 13
    Info (12023): Found entity 1: ALU_CONTROLLER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU_CONTROLLER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_PROCESSOR-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 33
    Info (12023): Found entity 1: MIPS_PROCESSOR File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: PROGRAM_COUNTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd Line: 17
    Info (12023): Found entity 1: PROGRAM_COUNTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: ADDER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER.vhd Line: 18
    Info (12023): Found entity 1: ADDER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: INSTRUCTION_REGISTER-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd Line: 21
    Info (12023): Found entity 1: INSTRUCTION_REGISTER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/INSTRUCTION_REGISTER.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip_memory.vhd
    Info (12022): Found design unit 1: ip_memory-SYN File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 55
    Info (12023): Found entity 1: IP_MEMORY File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-BEHAVIOR File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU.vhd Line: 6
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd Line: 18
    Info (12023): Found entity 1: MUX File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: SIGN_EXTEND-RTL File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/SIGN_EXTEND.vhd Line: 14
    Info (12023): Found entity 1: SIGN_EXTEND File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/SIGN_EXTEND.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_mem_ip.vhd
    Info (12022): Found design unit 1: data_mem_ip-SYN File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd Line: 56
    Info (12023): Found entity 1: DATA_MEM_IP File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: CLK_DIVIDER-bhv File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CLK_DIVIDER.vhd Line: 10
    Info (12023): Found entity 1: CLK_DIVIDER File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CLK_DIVIDER.vhd Line: 5
Info (12127): Elaborating entity "MIPS_PROCESSOR" for the top level hierarchy
Info (12128): Elaborating entity "PROGRAM_COUNTER" for hierarchy "PROGRAM_COUNTER:U1" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 61
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:U2" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 62
Info (12128): Elaborating entity "IP_MEMORY" for hierarchy "IP_MEMORY:U4" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "IP_MEMORY:U4|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
Info (12133): Instantiated megafunction "IP_MEMORY:U4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Assembly.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctq3.tdf
    Info (12023): Found entity 1: altsyncram_ctq3 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/db/altsyncram_ctq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ctq3" for hierarchy "IP_MEMORY:U4|altsyncram:altsyncram_component|altsyncram_ctq3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "REGISTERS" for hierarchy "REGISTERS:U5" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at REGISTERS.vhd(90): used explicit default value for signal "Registers1" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 90
Info (12128): Elaborating entity "Decoder_5_32" for hierarchy "REGISTERS:U5|Decoder_5_32:U50" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 146
Info (12128): Elaborating entity "REGISTER_AND" for hierarchy "REGISTERS:U5|REGISTER_AND:\GEN1:0:U51" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 149
Info (12128): Elaborating entity "D_FF" for hierarchy "REGISTERS:U5|D_FF:\GEN2:0:U90" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 153
Info (12128): Elaborating entity "MUX_32_1" for hierarchy "REGISTERS:U5|MUX_32_1:U122" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd Line: 156
Info (12128): Elaborating entity "SIGN_EXTEND" for hierarchy "SIGN_EXTEND:U6" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 65
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:U7" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 66
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:U8" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 67
Info (12128): Elaborating entity "ALU_CONTROLLER" for hierarchy "ALU_CONTROLLER:U9" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 68
Info (12128): Elaborating entity "CONTROLLER" for hierarchy "CONTROLLER:U10" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 69
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:U11" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 70
Info (12128): Elaborating entity "LEFT_SHIFTER" for hierarchy "LEFT_SHIFTER:U12" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 71
Info (12128): Elaborating entity "ADDER_ALU" for hierarchy "ADDER_ALU:U13" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 72
Info (12128): Elaborating entity "AND_GATE" for hierarchy "AND_GATE:U15" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 74
Info (12128): Elaborating entity "DATA_MEM_IP" for hierarchy "DATA_MEM_IP:U18" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "DATA_MEM_IP:U18|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "DATA_MEM_IP:U18|altsyncram:altsyncram_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd Line: 63
Info (12133): Instantiated megafunction "DATA_MEM_IP:U18|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "MEMORY.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebr3.tdf
    Info (12023): Found entity 1: altsyncram_ebr3 File: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/db/altsyncram_ebr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ebr3" for hierarchy "DATA_MEM_IP:U18|altsyncram:altsyncram_component|altsyncram_ebr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'MIPS_PROCESSOR.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Fall) to CLK (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   12.500          CLK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 2691 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/output_files/MIPS_PROCESSOR.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3293 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 137 output pins
    Info (21061): Implemented 3091 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Fri Feb 11 20:21:33 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/output_files/MIPS_PROCESSOR.map.smsg.


