// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_1_4_3_s_HH_
#define _softmax_1_4_3_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "attention_exp.h"
#include "dut_mux_42_32_1_1.h"
#include "dut_mux_124_32_1_1.h"
#include "dut_sdiv_54ns_32sibs.h"

namespace ap_rtl {

struct softmax_1_4_3_s : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > p_read;
    sc_in< sc_lv<32> > p_read1;
    sc_in< sc_lv<32> > p_read2;
    sc_in< sc_lv<32> > p_read3;
    sc_in< sc_lv<32> > p_read4;
    sc_in< sc_lv<32> > p_read5;
    sc_in< sc_lv<32> > p_read6;
    sc_in< sc_lv<32> > p_read7;
    sc_in< sc_lv<32> > p_read8;
    sc_in< sc_lv<32> > p_read9;
    sc_in< sc_lv<32> > p_read10;
    sc_in< sc_lv<32> > p_read11;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_out< sc_lv<32> > ap_return_5;
    sc_out< sc_lv<32> > ap_return_6;
    sc_out< sc_lv<32> > ap_return_7;
    sc_out< sc_lv<32> > ap_return_8;
    sc_out< sc_lv<32> > ap_return_9;
    sc_out< sc_lv<32> > ap_return_10;
    sc_out< sc_lv<32> > ap_return_11;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    softmax_1_4_3_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_1_4_3_s);

    ~softmax_1_4_3_s();

    sc_trace_file* mVcdFile;

    attention_exp* grp_attention_exp_fu_1581;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U129;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U130;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U131;
    dut_mux_124_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* dut_mux_124_32_1_1_U132;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U133;
    dut_sdiv_54ns_32sibs<1,58,54,32,32>* dut_sdiv_54ns_32sibs_U134;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U135;
    dut_sdiv_54ns_32sibs<1,58,54,32,32>* dut_sdiv_54ns_32sibs_U136;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U137;
    dut_sdiv_54ns_32sibs<1,58,54,32,32>* dut_sdiv_54ns_32sibs_U138;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U139;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U140;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U141;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U142;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U143;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U144;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U145;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U146;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U147;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U148;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U149;
    dut_mux_42_32_1_1<1,1,32,32,32,32,2,32>* dut_mux_42_32_1_1_U150;
    sc_signal< sc_lv<73> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > empty_26_reg_285;
    sc_signal< sc_lv<32> > empty_27_reg_296;
    sc_signal< sc_lv<32> > empty_28_reg_307;
    sc_signal< sc_lv<32> > empty_29_reg_318;
    sc_signal< sc_lv<32> > empty_30_reg_329;
    sc_signal< sc_lv<32> > empty_31_reg_340;
    sc_signal< sc_lv<32> > empty_32_reg_351;
    sc_signal< sc_lv<32> > empty_33_reg_362;
    sc_signal< sc_lv<32> > empty_34_reg_373;
    sc_signal< sc_lv<32> > empty_35_reg_384;
    sc_signal< sc_lv<32> > empty_36_reg_395;
    sc_signal< sc_lv<32> > empty_37_reg_406;
    sc_signal< sc_lv<2> > k1_0_0_reg_417;
    sc_signal< sc_lv<32> > input_V_2_reg_429;
    sc_signal< sc_lv<32> > input_V12_2_reg_440;
    sc_signal< sc_lv<32> > input_V2_2_reg_451;
    sc_signal< sc_lv<32> > input_V3_2_reg_462;
    sc_signal< sc_lv<32> > input_V14_2_reg_473;
    sc_signal< sc_lv<32> > input_V15_2_reg_484;
    sc_signal< sc_lv<32> > input_V16_2_reg_495;
    sc_signal< sc_lv<32> > input_V17_2_reg_506;
    sc_signal< sc_lv<32> > input_V28_2_reg_517;
    sc_signal< sc_lv<32> > input_V29_2_reg_528;
    sc_signal< sc_lv<32> > input_V210_2_reg_539;
    sc_signal< sc_lv<32> > input_V211_2_reg_550;
    sc_signal< sc_lv<32> > p_Val2_2_0_reg_561;
    sc_signal< sc_lv<1> > icmp_ln316_fu_1586_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > i_fu_1592_p2;
    sc_signal< sc_lv<3> > i_reg_2120;
    sc_signal< sc_lv<2> > trunc_ln318_fu_1598_p1;
    sc_signal< sc_lv<2> > trunc_ln318_reg_2125;
    sc_signal< sc_lv<32> > select_ln100_1_fu_1664_p3;
    sc_signal< sc_lv<32> > select_ln100_1_reg_2145;
    sc_signal< sc_lv<1> > icmp_ln322_fu_1744_p2;
    sc_signal< sc_lv<1> > icmp_ln322_reg_2150;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > tmp_8_fu_1757_p14;
    sc_signal< sc_lv<32> > tmp_8_reg_2154;
    sc_signal< sc_lv<2> > add_ln322_fu_1787_p2;
    sc_signal< sc_lv<2> > add_ln322_reg_2159;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_attention_exp_fu_1581_ap_return;
    sc_signal< sc_lv<32> > op_V_assign_1_reg_2169;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<32> > add_ln703_fu_1798_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<54> > sext_ln1148_fu_1824_p1;
    sc_signal< sc_lv<32> > input_V3_1_fu_1892_p6;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<32> > input_V2_1_fu_1905_p6;
    sc_signal< sc_lv<32> > input_V12_1_fu_1918_p6;
    sc_signal< sc_lv<32> > input_V_1_fu_1931_p6;
    sc_signal< sc_lv<32> > input_V17_1_fu_1948_p6;
    sc_signal< sc_lv<32> > input_V16_1_fu_1961_p6;
    sc_signal< sc_lv<32> > input_V15_1_fu_1974_p6;
    sc_signal< sc_lv<32> > input_V14_1_fu_1987_p6;
    sc_signal< sc_lv<32> > input_V211_1_fu_2004_p6;
    sc_signal< sc_lv<32> > input_V210_1_fu_2017_p6;
    sc_signal< sc_lv<32> > input_V29_1_fu_2030_p6;
    sc_signal< sc_lv<32> > input_V28_1_fu_2043_p6;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< sc_lv<32> > grp_attention_exp_fu_1581_in_V;
    sc_signal< sc_lv<32> > input_V_0_reg_154;
    sc_signal< sc_lv<32> > input_V12_0_reg_164;
    sc_signal< sc_lv<32> > input_V2_0_reg_174;
    sc_signal< sc_lv<32> > input_V3_0_reg_184;
    sc_signal< sc_lv<32> > input_V14_0_reg_194;
    sc_signal< sc_lv<32> > input_V15_0_reg_204;
    sc_signal< sc_lv<32> > input_V16_0_reg_214;
    sc_signal< sc_lv<32> > input_V17_0_reg_224;
    sc_signal< sc_lv<32> > input_V28_0_reg_234;
    sc_signal< sc_lv<32> > input_V29_0_reg_244;
    sc_signal< sc_lv<32> > input_V210_0_reg_254;
    sc_signal< sc_lv<32> > input_V211_0_reg_264;
    sc_signal< sc_lv<3> > i_0_reg_274;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_26_phi_fu_288_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_39_phi_fu_1081_p24;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_27_phi_fu_299_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_40_phi_fu_1123_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_28_phi_fu_310_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_41_phi_fu_1165_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_29_phi_fu_321_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_42_phi_fu_1207_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_30_phi_fu_332_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_43_phi_fu_1249_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_31_phi_fu_343_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_44_phi_fu_1291_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_32_phi_fu_354_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_45_phi_fu_1333_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_33_phi_fu_365_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_46_phi_fu_1375_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_34_phi_fu_376_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_47_phi_fu_1417_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_35_phi_fu_387_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_48_phi_fu_1459_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_36_phi_fu_398_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_49_phi_fu_1501_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_37_phi_fu_409_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_50_phi_fu_1543_p24;
    sc_signal< sc_lv<2> > ap_phi_mux_k1_0_0_phi_fu_421_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V_3_phi_fu_577_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V12_3_phi_fu_619_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V2_3_phi_fu_661_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V3_3_phi_fu_703_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V14_3_phi_fu_745_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V15_3_phi_fu_787_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V16_3_phi_fu_829_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V17_3_phi_fu_871_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V28_3_phi_fu_913_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V29_3_phi_fu_955_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V210_3_phi_fu_997_p24;
    sc_signal< sc_lv<32> > ap_phi_mux_input_V211_3_phi_fu_1039_p24;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V_3_reg_573;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V12_3_reg_615;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V2_3_reg_657;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V3_3_reg_699;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V14_3_reg_741;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V15_3_reg_783;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V16_3_reg_825;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V17_3_reg_867;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V28_3_reg_909;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V29_3_reg_951;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V210_3_reg_993;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_input_V211_3_reg_1035;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_39_reg_1077;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_40_reg_1119;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_41_reg_1161;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_42_reg_1203;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_43_reg_1245;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_44_reg_1287;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_45_reg_1329;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_46_reg_1371;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_47_reg_1413;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_48_reg_1455;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_49_reg_1497;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_empty_50_reg_1539;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > tmp_1_fu_1602_p6;
    sc_signal< sc_lv<32> > tmp_2_fu_1616_p6;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1630_p2;
    sc_signal< sc_lv<32> > select_ln100_fu_1636_p3;
    sc_signal< sc_lv<32> > tmp_3_fu_1644_p6;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1658_p2;
    sc_signal< sc_lv<4> > tmp_8_fu_1757_p13;
    sc_signal< sc_lv<32> > tmp_4_fu_1803_p6;
    sc_signal< sc_lv<54> > grp_fu_1828_p0;
    sc_signal< sc_lv<32> > grp_fu_1828_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_1834_p6;
    sc_signal< sc_lv<54> > grp_fu_1855_p0;
    sc_signal< sc_lv<32> > grp_fu_1855_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1861_p6;
    sc_signal< sc_lv<54> > grp_fu_1882_p0;
    sc_signal< sc_lv<32> > grp_fu_1882_p1;
    sc_signal< sc_lv<32> > grp_fu_1828_p2;
    sc_signal< sc_lv<32> > trunc_ln703_fu_1888_p1;
    sc_signal< sc_lv<32> > grp_fu_1855_p2;
    sc_signal< sc_lv<32> > trunc_ln703_1_fu_1944_p1;
    sc_signal< sc_lv<32> > grp_fu_1882_p2;
    sc_signal< sc_lv<32> > trunc_ln703_2_fu_2000_p1;
    sc_signal< sc_logic > grp_fu_1828_ap_start;
    sc_signal< sc_logic > grp_fu_1828_ap_done;
    sc_signal< sc_logic > grp_fu_1855_ap_start;
    sc_signal< sc_logic > grp_fu_1855_ap_done;
    sc_signal< sc_logic > grp_fu_1882_ap_start;
    sc_signal< sc_logic > grp_fu_1882_ap_done;
    sc_signal< sc_lv<32> > ap_return_0_preg;
    sc_signal< sc_lv<32> > ap_return_1_preg;
    sc_signal< sc_lv<32> > ap_return_2_preg;
    sc_signal< sc_lv<32> > ap_return_3_preg;
    sc_signal< sc_lv<32> > ap_return_4_preg;
    sc_signal< sc_lv<32> > ap_return_5_preg;
    sc_signal< sc_lv<32> > ap_return_6_preg;
    sc_signal< sc_lv<32> > ap_return_7_preg;
    sc_signal< sc_lv<32> > ap_return_8_preg;
    sc_signal< sc_lv<32> > ap_return_9_preg;
    sc_signal< sc_lv<32> > ap_return_10_preg;
    sc_signal< sc_lv<32> > ap_return_11_preg;
    sc_signal< sc_lv<73> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<73> ap_ST_fsm_state1;
    static const sc_lv<73> ap_ST_fsm_state2;
    static const sc_lv<73> ap_ST_fsm_pp0_stage0;
    static const sc_lv<73> ap_ST_fsm_pp0_stage1;
    static const sc_lv<73> ap_ST_fsm_pp0_stage2;
    static const sc_lv<73> ap_ST_fsm_pp0_stage3;
    static const sc_lv<73> ap_ST_fsm_pp0_stage4;
    static const sc_lv<73> ap_ST_fsm_pp0_stage5;
    static const sc_lv<73> ap_ST_fsm_pp0_stage6;
    static const sc_lv<73> ap_ST_fsm_pp0_stage7;
    static const sc_lv<73> ap_ST_fsm_pp0_stage8;
    static const sc_lv<73> ap_ST_fsm_pp0_stage9;
    static const sc_lv<73> ap_ST_fsm_pp0_stage10;
    static const sc_lv<73> ap_ST_fsm_pp0_stage11;
    static const sc_lv<73> ap_ST_fsm_pp0_stage12;
    static const sc_lv<73> ap_ST_fsm_state17;
    static const sc_lv<73> ap_ST_fsm_state18;
    static const sc_lv<73> ap_ST_fsm_state19;
    static const sc_lv<73> ap_ST_fsm_state20;
    static const sc_lv<73> ap_ST_fsm_state21;
    static const sc_lv<73> ap_ST_fsm_state22;
    static const sc_lv<73> ap_ST_fsm_state23;
    static const sc_lv<73> ap_ST_fsm_state24;
    static const sc_lv<73> ap_ST_fsm_state25;
    static const sc_lv<73> ap_ST_fsm_state26;
    static const sc_lv<73> ap_ST_fsm_state27;
    static const sc_lv<73> ap_ST_fsm_state28;
    static const sc_lv<73> ap_ST_fsm_state29;
    static const sc_lv<73> ap_ST_fsm_state30;
    static const sc_lv<73> ap_ST_fsm_state31;
    static const sc_lv<73> ap_ST_fsm_state32;
    static const sc_lv<73> ap_ST_fsm_state33;
    static const sc_lv<73> ap_ST_fsm_state34;
    static const sc_lv<73> ap_ST_fsm_state35;
    static const sc_lv<73> ap_ST_fsm_state36;
    static const sc_lv<73> ap_ST_fsm_state37;
    static const sc_lv<73> ap_ST_fsm_state38;
    static const sc_lv<73> ap_ST_fsm_state39;
    static const sc_lv<73> ap_ST_fsm_state40;
    static const sc_lv<73> ap_ST_fsm_state41;
    static const sc_lv<73> ap_ST_fsm_state42;
    static const sc_lv<73> ap_ST_fsm_state43;
    static const sc_lv<73> ap_ST_fsm_state44;
    static const sc_lv<73> ap_ST_fsm_state45;
    static const sc_lv<73> ap_ST_fsm_state46;
    static const sc_lv<73> ap_ST_fsm_state47;
    static const sc_lv<73> ap_ST_fsm_state48;
    static const sc_lv<73> ap_ST_fsm_state49;
    static const sc_lv<73> ap_ST_fsm_state50;
    static const sc_lv<73> ap_ST_fsm_state51;
    static const sc_lv<73> ap_ST_fsm_state52;
    static const sc_lv<73> ap_ST_fsm_state53;
    static const sc_lv<73> ap_ST_fsm_state54;
    static const sc_lv<73> ap_ST_fsm_state55;
    static const sc_lv<73> ap_ST_fsm_state56;
    static const sc_lv<73> ap_ST_fsm_state57;
    static const sc_lv<73> ap_ST_fsm_state58;
    static const sc_lv<73> ap_ST_fsm_state59;
    static const sc_lv<73> ap_ST_fsm_state60;
    static const sc_lv<73> ap_ST_fsm_state61;
    static const sc_lv<73> ap_ST_fsm_state62;
    static const sc_lv<73> ap_ST_fsm_state63;
    static const sc_lv<73> ap_ST_fsm_state64;
    static const sc_lv<73> ap_ST_fsm_state65;
    static const sc_lv<73> ap_ST_fsm_state66;
    static const sc_lv<73> ap_ST_fsm_state67;
    static const sc_lv<73> ap_ST_fsm_state68;
    static const sc_lv<73> ap_ST_fsm_state69;
    static const sc_lv<73> ap_ST_fsm_state70;
    static const sc_lv<73> ap_ST_fsm_state71;
    static const sc_lv<73> ap_ST_fsm_state72;
    static const sc_lv<73> ap_ST_fsm_state73;
    static const sc_lv<73> ap_ST_fsm_state74;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<22> ap_const_lv22_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln322_fu_1787_p2();
    void thread_add_ln703_fu_1798_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state74();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_empty_26_phi_fu_288_p4();
    void thread_ap_phi_mux_empty_27_phi_fu_299_p4();
    void thread_ap_phi_mux_empty_28_phi_fu_310_p4();
    void thread_ap_phi_mux_empty_29_phi_fu_321_p4();
    void thread_ap_phi_mux_empty_30_phi_fu_332_p4();
    void thread_ap_phi_mux_empty_31_phi_fu_343_p4();
    void thread_ap_phi_mux_empty_32_phi_fu_354_p4();
    void thread_ap_phi_mux_empty_33_phi_fu_365_p4();
    void thread_ap_phi_mux_empty_34_phi_fu_376_p4();
    void thread_ap_phi_mux_empty_35_phi_fu_387_p4();
    void thread_ap_phi_mux_empty_36_phi_fu_398_p4();
    void thread_ap_phi_mux_empty_37_phi_fu_409_p4();
    void thread_ap_phi_mux_empty_39_phi_fu_1081_p24();
    void thread_ap_phi_mux_empty_40_phi_fu_1123_p24();
    void thread_ap_phi_mux_empty_41_phi_fu_1165_p24();
    void thread_ap_phi_mux_empty_42_phi_fu_1207_p24();
    void thread_ap_phi_mux_empty_43_phi_fu_1249_p24();
    void thread_ap_phi_mux_empty_44_phi_fu_1291_p24();
    void thread_ap_phi_mux_empty_45_phi_fu_1333_p24();
    void thread_ap_phi_mux_empty_46_phi_fu_1375_p24();
    void thread_ap_phi_mux_empty_47_phi_fu_1417_p24();
    void thread_ap_phi_mux_empty_48_phi_fu_1459_p24();
    void thread_ap_phi_mux_empty_49_phi_fu_1501_p24();
    void thread_ap_phi_mux_empty_50_phi_fu_1543_p24();
    void thread_ap_phi_mux_input_V12_3_phi_fu_619_p24();
    void thread_ap_phi_mux_input_V14_3_phi_fu_745_p24();
    void thread_ap_phi_mux_input_V15_3_phi_fu_787_p24();
    void thread_ap_phi_mux_input_V16_3_phi_fu_829_p24();
    void thread_ap_phi_mux_input_V17_3_phi_fu_871_p24();
    void thread_ap_phi_mux_input_V210_3_phi_fu_997_p24();
    void thread_ap_phi_mux_input_V211_3_phi_fu_1039_p24();
    void thread_ap_phi_mux_input_V28_3_phi_fu_913_p24();
    void thread_ap_phi_mux_input_V29_3_phi_fu_955_p24();
    void thread_ap_phi_mux_input_V2_3_phi_fu_661_p24();
    void thread_ap_phi_mux_input_V3_3_phi_fu_703_p24();
    void thread_ap_phi_mux_input_V_3_phi_fu_577_p24();
    void thread_ap_phi_mux_k1_0_0_phi_fu_421_p4();
    void thread_ap_phi_reg_pp0_iter1_empty_39_reg_1077();
    void thread_ap_phi_reg_pp0_iter1_empty_40_reg_1119();
    void thread_ap_phi_reg_pp0_iter1_empty_41_reg_1161();
    void thread_ap_phi_reg_pp0_iter1_empty_42_reg_1203();
    void thread_ap_phi_reg_pp0_iter1_empty_43_reg_1245();
    void thread_ap_phi_reg_pp0_iter1_empty_44_reg_1287();
    void thread_ap_phi_reg_pp0_iter1_empty_45_reg_1329();
    void thread_ap_phi_reg_pp0_iter1_empty_46_reg_1371();
    void thread_ap_phi_reg_pp0_iter1_empty_47_reg_1413();
    void thread_ap_phi_reg_pp0_iter1_empty_48_reg_1455();
    void thread_ap_phi_reg_pp0_iter1_empty_49_reg_1497();
    void thread_ap_phi_reg_pp0_iter1_empty_50_reg_1539();
    void thread_ap_phi_reg_pp0_iter1_input_V12_3_reg_615();
    void thread_ap_phi_reg_pp0_iter1_input_V14_3_reg_741();
    void thread_ap_phi_reg_pp0_iter1_input_V15_3_reg_783();
    void thread_ap_phi_reg_pp0_iter1_input_V16_3_reg_825();
    void thread_ap_phi_reg_pp0_iter1_input_V17_3_reg_867();
    void thread_ap_phi_reg_pp0_iter1_input_V210_3_reg_993();
    void thread_ap_phi_reg_pp0_iter1_input_V211_3_reg_1035();
    void thread_ap_phi_reg_pp0_iter1_input_V28_3_reg_909();
    void thread_ap_phi_reg_pp0_iter1_input_V29_3_reg_951();
    void thread_ap_phi_reg_pp0_iter1_input_V2_3_reg_657();
    void thread_ap_phi_reg_pp0_iter1_input_V3_3_reg_699();
    void thread_ap_phi_reg_pp0_iter1_input_V_3_reg_573();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_10();
    void thread_ap_return_11();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_attention_exp_fu_1581_in_V();
    void thread_grp_fu_1828_ap_start();
    void thread_grp_fu_1828_p0();
    void thread_grp_fu_1828_p1();
    void thread_grp_fu_1855_ap_start();
    void thread_grp_fu_1855_p0();
    void thread_grp_fu_1855_p1();
    void thread_grp_fu_1882_ap_start();
    void thread_grp_fu_1882_p0();
    void thread_grp_fu_1882_p1();
    void thread_i_fu_1592_p2();
    void thread_icmp_ln1494_1_fu_1658_p2();
    void thread_icmp_ln1494_fu_1630_p2();
    void thread_icmp_ln316_fu_1586_p2();
    void thread_icmp_ln322_fu_1744_p2();
    void thread_select_ln100_1_fu_1664_p3();
    void thread_select_ln100_fu_1636_p3();
    void thread_sext_ln1148_fu_1824_p1();
    void thread_tmp_8_fu_1757_p13();
    void thread_trunc_ln318_fu_1598_p1();
    void thread_trunc_ln703_1_fu_1944_p1();
    void thread_trunc_ln703_2_fu_2000_p1();
    void thread_trunc_ln703_fu_1888_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
