{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 500.0000"
  ],
  "cts__clock__skew__hold": 8.3572,
  "cts__clock__skew__hold__post_repair": 8.7257,
  "cts__clock__skew__hold__pre_repair": 8.7257,
  "cts__clock__skew__setup": 8.3572,
  "cts__clock__skew__setup__post_repair": 8.7257,
  "cts__clock__skew__setup__pre_repair": 8.7257,
  "cts__design__instance__area": 1923.6852,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 1815.9244,
  "cts__design__instance__area__pre_repair": 1815.9244,
  "cts__design__instance__area__stdcell": 1923.6852,
  "cts__design__instance__area__stdcell__post_repair": 1815.9244,
  "cts__design__instance__area__stdcell__pre_repair": 1815.9244,
  "cts__design__instance__count": 16617,
  "cts__design__instance__count__hold_buffer": 171.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 16174,
  "cts__design__instance__count__pre_repair": 16174,
  "cts__design__instance__count__setup_buffer": 272.0,
  "cts__design__instance__count__stdcell": 16617,
  "cts__design__instance__count__stdcell__post_repair": 16174,
  "cts__design__instance__count__stdcell__pre_repair": 16174,
  "cts__design__instance__displacement__max": 7.236,
  "cts__design__instance__displacement__mean": 0.114,
  "cts__design__instance__displacement__total": 1899.732,
  "cts__design__instance__utilization": 0.4643,
  "cts__design__instance__utilization__post_repair": 0.4383,
  "cts__design__instance__utilization__pre_repair": 0.4383,
  "cts__design__instance__utilization__stdcell": 0.4643,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4383,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4383,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0184,
  "cts__power__internal__total__post_repair": 0.0185,
  "cts__power__internal__total__pre_repair": 0.0185,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0265,
  "cts__power__switching__total__post_repair": 0.027,
  "cts__power__switching__total__pre_repair": 0.027,
  "cts__power__total": 0.0448,
  "cts__power__total__post_repair": 0.0455,
  "cts__power__total__pre_repair": 0.0455,
  "cts__route__wirelength__estimated": 57264.415,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0318,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0296,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0296,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 47,
  "cts__timing__drv__max_slew__pre_repair": 47,
  "cts__timing__drv__max_slew_limit": 0.0238,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0031,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0031,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -0.01,
  "cts__timing__setup__tns__post_repair": -15431.1396,
  "cts__timing__setup__tns__pre_repair": -15431.1504,
  "cts__timing__setup__ws": 0.04,
  "cts__timing__setup__ws__post_repair": -265.96,
  "cts__timing__setup__ws__pre_repair": -265.96,
  "detailedplace__cpu__total": 6.76,
  "detailedplace__design__instance__area": 1789.141,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 1789.141,
  "detailedplace__design__instance__count": 15591,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15591,
  "detailedplace__design__instance__displacement__max": 2.97,
  "detailedplace__design__instance__displacement__mean": 0.293,
  "detailedplace__design__instance__displacement__total": 4575.762,
  "detailedplace__design__instance__utilization": 0.4318,
  "detailedplace__design__instance__utilization__stdcell": 0.4318,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 257856.0,
  "detailedplace__power__internal__total": 0.0182,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0263,
  "detailedplace__power__total": 0.0445,
  "detailedplace__route__wirelength__estimated": 54775.185,
  "detailedplace__runtime__total": "0:06.82",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0296,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 46,
  "detailedplace__timing__drv__max_slew_limit": -0.0031,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -18824.6406,
  "detailedplace__timing__setup__ws": -267.54,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 11800,
  "detailedroute__route__drc_errors__iter:2": 4779,
  "detailedroute__route__drc_errors__iter:3": 4598,
  "detailedroute__route__drc_errors__iter:4": 1,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 16440,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 155857,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 155857,
  "detailedroute__route__wirelength": 70806,
  "detailedroute__route__wirelength__iter:1": 71521,
  "detailedroute__route__wirelength__iter:2": 70982,
  "detailedroute__route__wirelength__iter:3": 70817,
  "detailedroute__route__wirelength__iter:4": 70806,
  "detailedroute__route__wirelength__iter:5": 70806,
  "finish__clock__skew__hold": 10.6246,
  "finish__clock__skew__setup": 11.0624,
  "finish__cpu__total": 17.56,
  "finish__design__instance__area": 1923.6852,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 1923.6852,
  "finish__design__instance__count": 16617,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16617,
  "finish__design__instance__utilization": 0.4643,
  "finish__design__instance__utilization__stdcell": 0.4643,
  "finish__design__io": 388,
  "finish__mem__peak": 935336.0,
  "finish__power__internal__total": 0.0187,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0284,
  "finish__power__total": 0.0471,
  "finish__runtime__total": "0:17.79",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.008,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.0478,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -198.65,
  "finish__timing__setup__ws": -24.41,
  "finish__timing__wns_percent_delay": -3.876306,
  "floorplan__cpu__total": 0.89,
  "floorplan__design__instance__area": 1584.3212,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1584.3212,
  "floorplan__design__instance__count": 14413,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14413,
  "floorplan__design__instance__utilization": 0.3824,
  "floorplan__design__instance__utilization__stdcell": 0.3824,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 203432.0,
  "floorplan__power__internal__total": 0.0192,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0198,
  "floorplan__power__total": 0.039,
  "floorplan__runtime__total": "0:00.92",
  "floorplan__timing__setup__tns": -196241.375,
  "floorplan__timing__setup__ws": -1668.7,
  "globalplace__design__instance__area": 1605.1997,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 1605.1997,
  "globalplace__design__instance__count": 15129,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15129,
  "globalplace__design__instance__utilization": 0.3874,
  "globalplace__design__instance__utilization__stdcell": 0.3874,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.021,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0241,
  "globalplace__power__total": 0.0451,
  "globalplace__timing__setup__tns": -354179.8438,
  "globalplace__timing__setup__ws": -2468.8899,
  "globalroute__clock__skew__hold": 8.7038,
  "globalroute__clock__skew__setup": 8.7038,
  "globalroute__design__instance__area": 1923.6852,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 1923.6852,
  "globalroute__design__instance__count": 16617,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 16617,
  "globalroute__design__instance__utilization": 0.4643,
  "globalroute__design__instance__utilization__stdcell": 0.4643,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0193,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0287,
  "globalroute__power__total": 0.048,
  "globalroute__timing__clock__slack": -43.667,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.005,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 111,
  "globalroute__timing__drv__max_slew_limit": -0.0576,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -1888.66,
  "globalroute__timing__setup__ws": -43.67,
  "placeopt__cpu__total": 7.86,
  "placeopt__design__instance__area": 1789.141,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 1605.1997,
  "placeopt__design__instance__area__stdcell": 1789.141,
  "placeopt__design__instance__area__stdcell__pre_opt": 1605.1997,
  "placeopt__design__instance__count": 15591,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15129,
  "placeopt__design__instance__count__stdcell": 15591,
  "placeopt__design__instance__count__stdcell__pre_opt": 15129,
  "placeopt__design__instance__utilization": 0.4318,
  "placeopt__design__instance__utilization__pre_opt": 0.3874,
  "placeopt__design__instance__utilization__stdcell": 0.4318,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3874,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 259180.0,
  "placeopt__power__internal__total": 0.0177,
  "placeopt__power__internal__total__pre_opt": 0.021,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0252,
  "placeopt__power__switching__total__pre_opt": 0.0241,
  "placeopt__power__total": 0.043,
  "placeopt__power__total__pre_opt": 0.0451,
  "placeopt__runtime__total": "0:07.91",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0406,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0022,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -18681.4805,
  "placeopt__timing__setup__tns__pre_opt": -354179.8438,
  "placeopt__timing__setup__ws": -270.47,
  "placeopt__timing__setup__ws__pre_opt": -2468.8899,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-11-07 14:45",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "35f7ef618ef7cde8db2d25912028d236e0991c4a",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__scripts_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__uuid": "88811419-2c1b-45bf-9faf-716ece2c69da",
  "run__flow__variant": "base",
  "synth__cpu__total": 29.18,
  "synth__design__instance__area__stdcell": 1668.19986,
  "synth__design__instance__count__stdcell": 15515.0,
  "synth__mem__peak": 348292.0,
  "synth__runtime__total": "0:29.61",
  "total_time": "0:01:03.050000"
}