<?xml version="1.0" encoding="UTF-8"?>
<module hierarchy_delimiter="." root_context_id="vsl: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga" open_brace="&lt;" name="" version="1" close_brace="&gt;">
    <scope name="ModuleDir">
        <forward>
            <mapping src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" dst="nand"/>
            <mapping src="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="_2to4_decoder"/>
            <mapping src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" dst="static_row_decoder_3by8"/>
            <mapping src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" dst="inv"/>
            <mapping src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" dst="nand_i3"/>
            <mapping src="vsl: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_8x4_array"/>
            <mapping src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" dst="precharge_logic"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib vpwl hspice" dst="vpwl"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_8x4_array" dst="vsl: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="precharge_logic" dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="_2to4_decoder" dst="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="static_row_decoder_3by8" dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpwl" dst="vsl: analogLib vpwl hspice"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="nand_i3" dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping src="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga" dst="nand"/>
            <mapping src="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga" dst="_2to4_decoder"/>
            <mapping src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" dst="static_row_decoder_3by8"/>
            <mapping src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" dst="inv"/>
            <mapping src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" dst="nand_i3"/>
            <mapping src="vsl: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_8x4_array"/>
            <mapping src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" dst="precharge_logic"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib vpwl hspice" dst="vpwl"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_8x4_array" dst="vsl: group8 SRAM_8x4_array schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="precharge_logic" dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="_2to4_decoder" dst="vsl: group8 2to4_decoder schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="inv" dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="static_row_decoder_3by8" dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="nand" dst="vsl: group8 nand schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpwl" dst="vsl: analogLib vpwl hspice"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="nand_i3" dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>SRAM_8x4_array</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
