
---------- Begin Simulation Statistics ----------
final_tick                                 3952745000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   296633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.66                       # Real time elapsed on the host
host_tick_rate                               50900263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11754177                       # Number of instructions simulated
sim_ops                                      23035551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003953                       # Number of seconds simulated
sim_ticks                                  3952745000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12212067                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9775413                       # number of cc regfile writes
system.cpu.committedInsts                    11754177                       # Number of Instructions Simulated
system.cpu.committedOps                      23035551                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.672569                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.672569                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463231                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331491                       # number of floating regfile writes
system.cpu.idleCycles                          149587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121463                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2432305                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.211377                       # Inst execution rate
system.cpu.iew.exec_refs                      4901601                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     532703                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  491536                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4692065                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                185                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13204                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               713194                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27234703                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4368898                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            276744                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25387512                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2957                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                161699                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116240                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                169586                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            270                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        40948                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80515                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33811584                       # num instructions consuming a value
system.cpu.iew.wb_count                      25222823                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627973                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21232773                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.190545                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25264388                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31837718                       # number of integer regfile reads
system.cpu.int_regfile_writes                19203212                       # number of integer regfile writes
system.cpu.ipc                               1.486837                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.486837                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165557      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17428486     67.91%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18905      0.07%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630604      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197943      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               323962      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11156      0.04%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55458      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.50%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98670      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49205      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550269      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368411      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866207      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178865      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25664256                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4661620                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9184283                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4509776                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5039564                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      300453                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011707                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131384     43.73%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.09%     43.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   129      0.04%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27703      9.22%     53.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1252      0.42%     53.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            135813     45.20%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3675      1.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21137532                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50213450                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20713047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26394514                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27232493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25664256                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2210                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4199146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12864                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2011                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6325933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7755904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.308996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.441713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1762678     22.73%     22.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              444622      5.73%     28.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              574086      7.40%     35.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1205633     15.54%     51.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1254787     16.18%     67.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              852786     11.00%     78.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              818303     10.55%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              482405      6.22%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              360604      4.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7755904                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.246384                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            281543                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           230385                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4692065                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              713194                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9765565                       # number of misc regfile reads
system.cpu.numCycles                          7905491                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            7093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           30                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             30                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2051                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2051                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9637                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       302912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       302912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  302912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4708                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6030000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24949750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       140104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18169                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43033                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430256                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1830528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18149312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             251                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158184                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158150     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158184                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          311931500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215256499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21661966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                12643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               140580                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12643                       # number of overall hits
system.l2.overall_hits::.cpu.data              140580                       # number of overall hits
system.l2.overall_hits::total                  153223                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1786                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2924                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1786                       # number of overall misses
system.l2.overall_misses::.cpu.data              2924                       # number of overall misses
system.l2.overall_misses::total                  4710                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        365832500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140907000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224925500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       365832500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.123779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.123779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78895.296753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76923.905609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77671.443737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78895.296753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76923.905609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77671.443737                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  25                       # number of writebacks
system.l2.writebacks::total                        25                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123057000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    318693000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123057000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    318693000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.123779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.123779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68900.895857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66929.866575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67677.426205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68900.895857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66929.866575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67677.426205                       # average overall mshr miss latency
system.l2.replacements                            249                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14171                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             15512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15512                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    201765000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201765000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.146238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.146238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75937.147158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75937.147158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    175195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    175195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.146238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.146238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65937.147158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65937.147158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          12643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.123779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.123779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78895.296753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78895.296753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.123779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.123779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68900.895857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68900.895857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        125068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            125068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23160500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86743.445693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86743.445693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76845.864662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76845.864662                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3974.022364                       # Cycle average of tags in use
system.l2.tags.total_refs                      315347                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.585093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.023144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1463.284604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2494.714617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.178624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.304531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.485110                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4402                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.547729                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    635438                       # Number of tag accesses
system.l2.tags.data_accesses                   635438                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4708                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  301312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     76.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3952656000                       # Total gap between requests
system.mem_ctrls.avgGap                     835126.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 28901434.319694291800                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47246154.254827976227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1785                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2923                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           25                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49659750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     75824750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27820.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25940.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       187072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        301312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         1600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1785                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           25                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            25                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     28901434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47327111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         76228545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     28901434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     28901434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       404782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          404782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       404782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     28901434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47327111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        76633327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4703                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                37303250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          125484500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7931.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26681.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3802                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   336.035955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   216.457272                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   308.028016                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          244     27.42%     27.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          209     23.48%     50.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          120     13.48%     64.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           95     10.67%     75.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           54      6.07%     81.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      4.04%     85.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           30      3.37%     88.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      2.25%     90.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           82      9.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               76.147589                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1392765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14094360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 311622480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    306067770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1260112800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1895960535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.656678                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3273144250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    131820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    547780750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3762780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19485060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 311622480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    331775910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1238463840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1907094855                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.473535                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3216531250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    131820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    604393750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116240                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1392810                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  700293                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4206381                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1339661                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28239738                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2724                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 495698                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 258519                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 378582                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37030455                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68846451                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36548769                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6941260                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30399363                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6631086                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2872382                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       731724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           731724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       731724                       # number of overall hits
system.cpu.icache.overall_hits::total          731724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15736                       # number of overall misses
system.cpu.icache.overall_misses::total         15736                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    362673499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    362673499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    362673499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    362673499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       747460                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       747460                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       747460                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       747460                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23047.375381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23047.375381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23047.375381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23047.375381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1959                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.360000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14174                       # number of writebacks
system.cpu.icache.writebacks::total             14174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1305                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1305                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    296999999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    296999999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    296999999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    296999999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20580.694269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20580.694269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20580.694269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20580.694269                       # average overall mshr miss latency
system.cpu.icache.replacements                  14174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       731724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          731724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15736                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    362673499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    362673499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       747460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       747460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23047.375381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23047.375381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    296999999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    296999999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20580.694269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20580.694269                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.056732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              746154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.708524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.056732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1509350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1509350                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       70821                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  606928                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  456                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 270                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258605                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  200                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4461252                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533373                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           289                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           257                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      747813                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           512                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1055467                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1982294                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3975424                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                626479                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116240                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387573                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2762                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28823689                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11210                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32054328                       # The number of ROB reads
system.cpu.rob.writes                        54958420                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3726417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3726417                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3728507                       # number of overall hits
system.cpu.dcache.overall_hits::total         3728507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1116067                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1116067                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1116669                       # number of overall misses
system.cpu.dcache.overall_misses::total       1116669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10036159905                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10036159905                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10036159905                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10036159905                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4842484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4842484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4845176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4845176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230474                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230474                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8992.434957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8992.434957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8987.587105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8987.587105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.757497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140079                       # number of writebacks
system.cpu.dcache.writebacks::total            140079                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       972978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       972978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       972978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       972978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143504                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1927568905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1927568905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1932625405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1932625405                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13471.118709                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13471.118709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13467.397459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13467.397459                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3289331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3289331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1097896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1097896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9622543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9622543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4387227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4387227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8764.530520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8764.530520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       972975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       972975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1532213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1532213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12265.455768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12265.455768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    413616905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    413616905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22762.473447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22762.473447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    395355905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    395355905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21761.113221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21761.113221                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.223626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.223626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5056500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5056500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.154160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.154160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12184.337349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12184.337349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.061093                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3872011                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143504                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.981903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.061093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9833856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9833856                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3952745000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3082678                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2922767                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            116926                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2544352                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2540844                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.862126                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36261                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11500                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2944                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          457                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4150039                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114545                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7171634                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.212037                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.523834                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2896601     40.39%     40.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          846754     11.81%     52.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          419275      5.85%     58.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          258867      3.61%     61.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259933      3.62%     65.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56291      0.78%     66.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           68250      0.95%     67.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82345      1.15%     68.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2283318     31.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7171634                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11754177                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035551                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539726                       # Number of memory references committed
system.cpu.commit.loads                       4085137                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257372                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468654                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15319260     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245235      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286838      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035551                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2283318                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11754177                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035551                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1096363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15922699                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3082678                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2585661                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6538151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  237816                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  339                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2052                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    747462                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21857                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7755904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.914554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.435467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2245320     28.95%     28.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66343      0.86%     29.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1839643     23.72%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   127882      1.65%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165583      2.13%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113035      1.46%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   184252      2.38%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212155      2.74%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2801691     36.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7755904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.389941                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.014132                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
