# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo_5.srcs/sources_1/imports/sources/driver_pwm_rgb_single.vhd" \
"../../../../Labo_5.srcs/sim_1/imports/sources/driver_pwm_rgb_single_tb.vhd" \

# Do not sort compile order
nosort
