

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-cf0577720fb8b4046c073b8b7bded16085a3bb00_modified_1.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3ea51ee5200eab1ccf8f22797b4d83ed  /code/rodinia/LUD/lud-rodinia-3.1
Extracting PTX file and ptxas options    1: lud-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: lud-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: lud-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: lud-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: lud-rodinia-3.6.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    7: lud-rodinia-3.7.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    8: lud-rodinia-3.8.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    9: lud-rodinia-3.9.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   10: lud-rodinia-3.10.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
Running md5sum using "md5sum /code/rodinia/LUD/lud-rodinia-3.1 "
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
Extracting specific PTX file named lud-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file named lud-rodinia-3.6.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.7.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.8.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.9.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.10.sm_62.ptx 
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
self exe links to: /code/rodinia/LUD/lud-rodinia-3.1
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401e50, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_diagonalPfiiE6shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE3dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13lud_perimeterPfiiE8peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12lud_internalPfiiE8peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_diagonalPfiiE6shadow was declared previous at lud-rodinia-3.6.sm_30.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:287 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:288 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:289 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:290 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE3dia was declared previous at lud-rodinia-3.6.sm_30.ptx:292 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ13lud_perimeterPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1531 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1532 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1533 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_row was declared previous at lud-rodinia-3.6.sm_30.ptx:1535 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ12lud_internalPfiiE8peri_col was declared previous at lud-rodinia-3.6.sm_30.ptx:1537 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=61, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=64, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=23, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=68, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=32, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401d70, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401f30, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc1d0 (lud-rodinia-3.10.sm_62.ptx:130) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2a0 (lud-rodinia-3.10.sm_62.ptx:164) setp.gt.u32%p1, %r1, %r87;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc200 (lud-rodinia-3.10.sm_62.ptx:137) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc268 (lud-rodinia-3.10.sm_62.ptx:153) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r87, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc2d0 (lud-rodinia-3.10.sm_62.ptx:170) @%p7 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc368 (lud-rodinia-3.10.sm_62.ptx:192) @%p8 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc370 (lud-rodinia-3.10.sm_62.ptx:195) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc388 (lud-rodinia-3.10.sm_62.ptx:198) @%p9 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc390 (lud-rodinia-3.10.sm_62.ptx:200) add.s32 %r70, %r27, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 28576
gpu_sim_insn = 20505
gpu_ipc =       0.7176
gpu_tot_sim_cycle = 28576
gpu_tot_sim_insn = 20505
gpu_tot_ipc =       0.7176
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0027
partiton_level_parallism_total  =       0.0027
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0972 GB/Sec
L2_BW_total  =       0.0972 GB/Sec
gpu_total_sim_rate=6835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1690
	L1I_total_cache_misses = 15
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1675
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1690

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2973, 
gpgpu_n_tot_thrd_icount = 95136
gpgpu_n_tot_w_icount = 2973
gpgpu_n_stall_shd_mem = 535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 30
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 48
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34532	W0_Scoreboard:19645	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:366	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2973	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 120 {8:15,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 2400 {40:60,}
maxmflatency = 254 
max_icnt2mem_latency = 8 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 140 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	12 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	77 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 62/8 = 7.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        254         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37708 n_act=2 n_pre=0 n_ref_event=35222992 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005302
n_activity=101 dram_eff=0.198
bk0: 2a 37706i bk1: 0a 37720i bk2: 8a 37697i bk3: 0a 37720i bk4: 0a 37720i bk5: 0a 37720i bk6: 0a 37720i bk7: 0a 37720i bk8: 0a 37720i bk9: 0a 37720i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37720i bk13: 0a 37720i bk14: 0a 37720i bk15: 0a 37720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000530 
total_CMD = 37720 
util_bw = 20 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 37669 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37708 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 35222992 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37711 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004242
n_activity=61 dram_eff=0.2623
bk0: 0a 37720i bk1: 0a 37721i bk2: 8a 37696i bk3: 0a 37719i bk4: 0a 37719i bk5: 0a 37720i bk6: 0a 37720i bk7: 0a 37720i bk8: 0a 37720i bk9: 0a 37720i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37720i bk13: 0a 37720i bk14: 0a 37720i bk15: 0a 37720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000424 
total_CMD = 37720 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 37686 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37711 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37711 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004242
n_activity=61 dram_eff=0.2623
bk0: 0a 37720i bk1: 0a 37721i bk2: 8a 37696i bk3: 0a 37719i bk4: 0a 37719i bk5: 0a 37720i bk6: 0a 37720i bk7: 0a 37720i bk8: 0a 37720i bk9: 0a 37720i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37720i bk13: 0a 37720i bk14: 0a 37720i bk15: 0a 37720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000424 
total_CMD = 37720 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 37686 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37711 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37711 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004242
n_activity=61 dram_eff=0.2623
bk0: 0a 37720i bk1: 0a 37721i bk2: 8a 37696i bk3: 0a 37719i bk4: 0a 37719i bk5: 0a 37720i bk6: 0a 37720i bk7: 0a 37720i bk8: 0a 37720i bk9: 0a 37720i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37720i bk13: 0a 37720i bk14: 0a 37720i bk15: 0a 37720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000424 
total_CMD = 37720 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 37686 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37711 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000212 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37706 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006363
n_activity=101 dram_eff=0.2376
bk0: 0a 37721i bk1: 4a 37703i bk2: 8a 37696i bk3: 0a 37719i bk4: 0a 37719i bk5: 0a 37719i bk6: 0a 37720i bk7: 0a 37720i bk8: 0a 37720i bk9: 0a 37720i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37720i bk13: 0a 37720i bk14: 0a 37720i bk15: 0a 37720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000636 
total_CMD = 37720 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37663 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37706 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000318 
Either_Row_CoL_Bus_Util = 0.000371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37720 n_nop=37702 n_act=2 n_pre=0 n_ref_event=4562280503665652019 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008484
n_activity=122 dram_eff=0.2623
bk0: 0a 37721i bk1: 8a 37697i bk2: 8a 37695i bk3: 0a 37719i bk4: 0a 37719i bk5: 0a 37719i bk6: 0a 37719i bk7: 0a 37719i bk8: 0a 37719i bk9: 0a 37719i bk10: 0a 37720i bk11: 0a 37720i bk12: 0a 37721i bk13: 0a 37721i bk14: 0a 37721i bk15: 0a 37721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 141.371582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.169399 

BW Util details:
bwutil = 0.000848 
total_CMD = 37720 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 37652 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37720 
n_nop = 37702 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 10, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 8, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=124
icnt_total_pkts_simt_to_mem=78
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5
	minimum = 5
	maximum = 5
Network latency average = 5
	minimum = 5
	maximum = 5
Slowest packet = 0
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00026181
	minimum = 0 (at node 1)
	maximum = 0.00272956 (at node 0)
Accepted packet rate average = 0.00026181
	minimum = 0 (at node 1)
	maximum = 0.00433931 (at node 0)
Injected flit rate average = 0.00026181
	minimum = 0 (at node 1)
	maximum = 0.00272956 (at node 0)
Accepted flit rate average= 0.00026181
	minimum = 0 (at node 1)
	maximum = 0.00433931 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Network latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00026181 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00272956 (1 samples)
Accepted packet rate average = 0.00026181 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00433931 (1 samples)
Injected flit rate average = 0.00026181 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00272956 (1 samples)
Accepted flit rate average = 0.00026181 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00433931 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6835 (inst/sec)
gpgpu_simulation_rate = 9525 (cycle/sec)
gpgpu_silicon_slowdown = 73490x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc688 (lud-rodinia-3.10.sm_62.ptx:315) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc690 (lud-rodinia-3.10.sm_62.ptx:316) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca38 (lud-rodinia-3.10.sm_62.ptx:437) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xca30 (lud-rodinia-3.10.sm_62.ptx:434) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (lud-rodinia-3.10.sm_62.ptx:520) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xccd8 (lud-rodinia-3.10.sm_62.ptx:523) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcce0 (lud-rodinia-3.10.sm_62.ptx:524) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd948 (lud-rodinia-3.10.sm_62.ptx:925) mov.u32 %r75, _ZZ13lud_perimeterPfiiE8peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd940 (lud-rodinia-3.10.sm_62.ptx:922) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (lud-rodinia-3.10.sm_62.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe6c0 (lud-rodinia-3.10.sm_62.ptx:1358) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe6c8 (lud-rodinia-3.10.sm_62.ptx:1359) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (lud-rodinia-3.10.sm_62.ptx:1454) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe998 (lud-rodinia-3.10.sm_62.ptx:1451) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeba8 (lud-rodinia-3.10.sm_62.ptx:1521) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 32403
gpu_sim_insn = 295200
gpu_ipc =       9.1103
gpu_tot_sim_cycle = 60979
gpu_tot_sim_insn = 315705
gpu_tot_ipc =       5.1773
gpu_tot_issued_cta = 16
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1092
partiton_level_parallism_total  =       0.0593
partiton_level_parallism_util =       1.1569
partiton_level_parallism_util_total  =       1.1530
L2_BW  =       4.8515 GB/Sec
L2_BW_total  =       2.6235 GB/Sec
gpu_total_sim_rate=39463

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10840
	L1I_total_cache_misses = 1170
	L1I_total_cache_miss_rate = 0.1079
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 138
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.3261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 93
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1170
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 138
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10840

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4179, 
gpgpu_n_tot_thrd_icount = 674016
gpgpu_n_tot_w_icount = 21063
gpgpu_n_stall_shd_mem = 5080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 100216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:705	W0_Idle:827222	W0_Scoreboard:179476	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:405
single_issue_nums: WS0:21063	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38400 {40:960,}
traffic_breakdown_coretomem[INST_ACC_R] = 9360 {8:1170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58880 {40:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
traffic_breakdown_memtocore[INST_ACC_R] = 187200 {40:4680,}
maxmflatency = 267 
max_icnt2mem_latency = 21 
maxmrqlatency = 12 
max_icnt2sh_latency = 7 
averagemflatency = 137 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:187 	136 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2446 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3273 	338 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 366/14 = 26.142857
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       136       245         0       263         0       266         0       264         0       139         0         0         0         0         0
dram[1]:        138       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        136       140         0       143         0       141         0       139         0       142         0       139         0         0         0         0
dram[3]:        136       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        141       136       143         0       141         0       138         0       142         0       139         0         0         0         0         0
dram[5]:        260       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80422 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00164
n_activity=414 dram_eff=0.3188
bk0: 2a 80478i bk1: 0a 80492i bk2: 32a 80434i bk3: 32a 80433i bk4: 0a 80490i bk5: 0a 80490i bk6: 0a 80490i bk7: 0a 80490i bk8: 0a 80490i bk9: 0a 80490i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80491i bk13: 0a 80492i bk14: 0a 80492i bk15: 0a 80492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001640 
total_CMD = 80491 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 80274 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80422 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000820 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80425 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=374 dram_eff=0.3422
bk0: 0a 80492i bk1: 0a 80493i bk2: 32a 80433i bk3: 32a 80433i bk4: 0a 80489i bk5: 0a 80490i bk6: 0a 80490i bk7: 0a 80490i bk8: 0a 80490i bk9: 0a 80490i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80491i bk13: 0a 80492i bk14: 0a 80492i bk15: 0a 80492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001590 
total_CMD = 80491 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 80291 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80425 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000795 
Either_Row_CoL_Bus_Util = 0.000820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80433 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001391
n_activity=332 dram_eff=0.3373
bk0: 0a 80492i bk1: 0a 80493i bk2: 32a 80436i bk3: 24a 80442i bk4: 0a 80489i bk5: 0a 80490i bk6: 0a 80490i bk7: 0a 80490i bk8: 0a 80490i bk9: 0a 80490i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80491i bk13: 0a 80492i bk14: 0a 80492i bk15: 0a 80492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001391 
total_CMD = 80491 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80313 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80433 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.000721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80433 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001391
n_activity=332 dram_eff=0.3373
bk0: 0a 80492i bk1: 0a 80493i bk2: 32a 80434i bk3: 24a 80443i bk4: 0a 80489i bk5: 0a 80490i bk6: 0a 80490i bk7: 0a 80490i bk8: 0a 80490i bk9: 0a 80490i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80491i bk13: 0a 80492i bk14: 0a 80492i bk15: 0a 80492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001391 
total_CMD = 80491 
util_bw = 112 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 80313 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80433 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.000721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80428 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001491
n_activity=372 dram_eff=0.3226
bk0: 0a 80493i bk1: 4a 80475i bk2: 32a 80433i bk3: 24a 80443i bk4: 0a 80489i bk5: 0a 80489i bk6: 0a 80490i bk7: 0a 80490i bk8: 0a 80490i bk9: 0a 80490i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80491i bk13: 0a 80492i bk14: 0a 80492i bk15: 0a 80492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001491 
total_CMD = 80491 
util_bw = 120 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 80290 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80428 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000745 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00212446
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80491 n_nop=80424 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=393 dram_eff=0.3257
bk0: 0a 80493i bk1: 8a 80469i bk2: 32a 80433i bk3: 24a 80443i bk4: 0a 80489i bk5: 0a 80489i bk6: 0a 80489i bk7: 0a 80489i bk8: 0a 80489i bk9: 0a 80489i bk10: 0a 80490i bk11: 0a 80491i bk12: 0a 80492i bk13: 0a 80493i bk14: 0a 80493i bk15: 0a 80493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.001590 
total_CMD = 80491 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 80279 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80491 
n_nop = 80424 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000795 
Either_Row_CoL_Bus_Util = 0.000832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1046, Miss = 34, Miss_rate = 0.033, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 560, Miss = 32, Miss_rate = 0.057, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 456, Miss = 32, Miss_rate = 0.070, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 560, Miss = 32, Miss_rate = 0.057, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 456, Miss = 32, Miss_rate = 0.070, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 910, Miss = 24, Miss_rate = 0.026, Pending_hits = 72, Reservation_fails = 585
L2_cache_bank[6]: Access = 456, Miss = 32, Miss_rate = 0.070, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 440, Miss = 24, Miss_rate = 0.055, Pending_hits = 72, Reservation_fails = 586
L2_cache_bank[8]: Access = 918, Miss = 32, Miss_rate = 0.035, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 444, Miss = 28, Miss_rate = 0.063, Pending_hits = 72, Reservation_fails = 581
L2_cache_bank[10]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 448, Miss = 32, Miss_rate = 0.071, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 7142
L2_total_cache_misses = 366
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 900
L2_total_cache_reservation_fails = 7238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 91
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7238
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 273
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4680
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7238
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7142
icnt_total_pkts_simt_to_mem=3617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06706
	minimum = 5
	maximum = 19
Network latency average = 5.06706
	minimum = 5
	maximum = 19
Slowest packet = 216
Flit latency average = 5.06706
	minimum = 5
	maximum = 19
Slowest flit = 216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0120668
	minimum = 0.00725241 (at node 0)
	maximum = 0.0312934 (at node 15)
Accepted packet rate average = 0.0120668
	minimum = 0.00524643 (at node 22)
	maximum = 0.02114 (at node 15)
Injected flit rate average = 0.0120668
	minimum = 0.00725241 (at node 0)
	maximum = 0.0312934 (at node 15)
Accepted flit rate average= 0.0120668
	minimum = 0.00524643 (at node 22)
	maximum = 0.02114 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.03353 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Network latency average = 5.03353 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Flit latency average = 5.03353 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0061643 (2 samples)
	minimum = 0.00362621 (2 samples)
	maximum = 0.0170115 (2 samples)
Accepted packet rate average = 0.0061643 (2 samples)
	minimum = 0.00262321 (2 samples)
	maximum = 0.0127397 (2 samples)
Injected flit rate average = 0.0061643 (2 samples)
	minimum = 0.00362621 (2 samples)
	maximum = 0.0170115 (2 samples)
Accepted flit rate average = 0.0061643 (2 samples)
	minimum = 0.00262321 (2 samples)
	maximum = 0.0127397 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 39463 (inst/sec)
gpgpu_simulation_rate = 7622 (cycle/sec)
gpgpu_silicon_slowdown = 91839x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9445
gpu_sim_insn = 5356800
gpu_ipc =     567.1572
gpu_tot_sim_cycle = 70424
gpu_tot_sim_insn = 5672505
gpu_tot_ipc =      80.5479
gpu_tot_issued_cta = 241
gpu_occupancy = 73.9988% 
gpu_tot_occupancy = 17.4948% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0588
partiton_level_parallism_total  =       0.4616
partiton_level_parallism_util =       4.0064
partiton_level_parallism_util_total  =       3.1414
L2_BW  =      69.1566 GB/Sec
L2_BW_total  =      11.5467 GB/Sec
gpu_total_sim_rate=283625

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 95440
	L1I_total_cache_misses = 3850
	L1I_total_cache_miss_rate = 0.0403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3552
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5538
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5493
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 91590
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3850
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3552
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5538
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 95440

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3552
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6030816
gpgpu_n_tot_w_icount = 188463
gpgpu_n_stall_shd_mem = 30273
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23072
gpgpu_n_mem_write_global = 8160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2058616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59892	W0_Idle:838028	W0_Scoreboard:222619	W1:314	W2:294	W3:274	W4:254	W5:234	W6:214	W7:194	W8:174	W9:154	W10:134	W11:114	W12:94	W13:74	W14:54	W15:31	W16:18051	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:104763	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184576 {8:23072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326400 {40:8160,}
traffic_breakdown_coretomem[INST_ACC_R] = 10080 {8:1260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 922880 {40:23072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65280 {8:8160,}
traffic_breakdown_memtocore[INST_ACC_R] = 201600 {40:5040,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 58 
averagemflatency = 171 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28535 	2253 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12372 	9567 	3383 	2912 	1710 	1132 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27155 	3059 	690 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       360       150       317       163       264       147       153       141         0         0         0         0
dram[1]:        315       315       227       209       150       150       161       168       142       142       140       138         0         0         0         0
dram[2]:        341       460       189       598       150       351       150       319       147       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       152       153       170       163       145       141       138       139         0         0         0         0
dram[4]:        462       337       600       286       360       149       314       161       173       149       151       142         0         0         0         0
dram[5]:        312       314       228       238       150       154       158       157       142       148       139       139         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92889 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00142
n_activity=414 dram_eff=0.3188
bk0: 2a 92945i bk1: 0a 92959i bk2: 32a 92901i bk3: 32a 92900i bk4: 0a 92957i bk5: 0a 92957i bk6: 0a 92957i bk7: 0a 92957i bk8: 0a 92957i bk9: 0a 92957i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92958i bk13: 0a 92959i bk14: 0a 92959i bk15: 0a 92959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001420 
total_CMD = 92958 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 92741 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92889 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.000742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016459
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001377
n_activity=374 dram_eff=0.3422
bk0: 0a 92959i bk1: 0a 92960i bk2: 32a 92900i bk3: 32a 92900i bk4: 0a 92956i bk5: 0a 92957i bk6: 0a 92957i bk7: 0a 92957i bk8: 0a 92957i bk9: 0a 92957i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92958i bk13: 0a 92959i bk14: 0a 92959i bk15: 0a 92959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001377 
total_CMD = 92958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 92758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000688 
Either_Row_CoL_Bus_Util = 0.000710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154909
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001377
n_activity=374 dram_eff=0.3422
bk0: 0a 92959i bk1: 0a 92960i bk2: 32a 92903i bk3: 32a 92897i bk4: 0a 92956i bk5: 0a 92957i bk6: 0a 92957i bk7: 0a 92957i bk8: 0a 92957i bk9: 0a 92957i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92958i bk13: 0a 92959i bk14: 0a 92959i bk15: 0a 92959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001377 
total_CMD = 92958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 92758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000688 
Either_Row_CoL_Bus_Util = 0.000710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00151681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92892 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001377
n_activity=374 dram_eff=0.3422
bk0: 0a 92959i bk1: 0a 92960i bk2: 32a 92901i bk3: 32a 92899i bk4: 0a 92956i bk5: 0a 92957i bk6: 0a 92957i bk7: 0a 92957i bk8: 0a 92957i bk9: 0a 92957i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92958i bk13: 0a 92959i bk14: 0a 92959i bk15: 0a 92959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001377 
total_CMD = 92958 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 92758 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92892 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000688 
Either_Row_CoL_Bus_Util = 0.000710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92887 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=414 dram_eff=0.3285
bk0: 0a 92960i bk1: 4a 92942i bk2: 32a 92900i bk3: 32a 92899i bk4: 0a 92956i bk5: 0a 92956i bk6: 0a 92957i bk7: 0a 92957i bk8: 0a 92957i bk9: 0a 92957i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92958i bk13: 0a 92959i bk14: 0a 92959i bk15: 0a 92959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001463 
total_CMD = 92958 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 92735 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92887 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92958 n_nop=92891 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001377
n_activity=393 dram_eff=0.3257
bk0: 0a 92960i bk1: 8a 92936i bk2: 32a 92900i bk3: 24a 92910i bk4: 0a 92956i bk5: 0a 92956i bk6: 0a 92956i bk7: 0a 92956i bk8: 0a 92956i bk9: 0a 92956i bk10: 0a 92957i bk11: 0a 92958i bk12: 0a 92959i bk13: 0a 92960i bk14: 0a 92960i bk15: 0a 92960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.001377 
total_CMD = 92958 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 92746 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92958 
n_nop = 92891 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000688 
Either_Row_CoL_Bus_Util = 0.000721 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4946, Miss = 34, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 2456, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 2456, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 4840, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 2456, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 4728, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 2444, Miss = 36, Miss_rate = 0.015, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 2328, Miss = 32, Miss_rate = 0.014, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 2328, Miss = 32, Miss_rate = 0.014, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 36302
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0107
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3680
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5040
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36302
icnt_total_pkts_simt_to_mem=32507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9964
	minimum = 5
	maximum = 472
Network latency average = 22.1522
	minimum = 5
	maximum = 418
Slowest packet = 16553
Flit latency average = 22.1522
	minimum = 5
	maximum = 418
Slowest flit = 16877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.227634
	minimum = 0.199047 (at node 16)
	maximum = 0.416093 (at node 20)
Accepted packet rate average = 0.227634
	minimum = 0.199047 (at node 16)
	maximum = 0.412917 (at node 15)
Injected flit rate average = 0.227634
	minimum = 0.199047 (at node 16)
	maximum = 0.416093 (at node 20)
Accepted flit rate average= 0.227634
	minimum = 0.199047 (at node 16)
	maximum = 0.412917 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0212 (3 samples)
	minimum = 5 (3 samples)
	maximum = 165.333 (3 samples)
Network latency average = 10.7398 (3 samples)
	minimum = 5 (3 samples)
	maximum = 147.333 (3 samples)
Flit latency average = 10.7398 (3 samples)
	minimum = 5 (3 samples)
	maximum = 147.333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0799874 (3 samples)
	minimum = 0.0687665 (3 samples)
	maximum = 0.150039 (3 samples)
Accepted packet rate average = 0.0799874 (3 samples)
	minimum = 0.0680978 (3 samples)
	maximum = 0.146132 (3 samples)
Injected flit rate average = 0.0799874 (3 samples)
	minimum = 0.0687665 (3 samples)
	maximum = 0.150039 (3 samples)
Accepted flit rate average = 0.0799874 (3 samples)
	minimum = 0.0680978 (3 samples)
	maximum = 0.146132 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 283625 (inst/sec)
gpgpu_simulation_rate = 3521 (cycle/sec)
gpgpu_silicon_slowdown = 198807x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 26487
gpu_sim_insn = 20505
gpu_ipc =       0.7742
gpu_tot_sim_cycle = 96911
gpu_tot_sim_insn = 5693010
gpu_tot_ipc =      58.7447
gpu_tot_issued_cta = 242
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.8954% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3362
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.1256
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       8.4190 GB/Sec
gpu_total_sim_rate=247522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 97130
	L1I_total_cache_misses = 3865
	L1I_total_cache_miss_rate = 0.0398
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3552
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5541
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 93265
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3865
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3552
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5541
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 97130

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3552
ctas_completed 242, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
4458, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6125952
gpgpu_n_tot_w_icount = 191436
gpgpu_n_stall_shd_mem = 30808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23104
gpgpu_n_mem_write_global = 8190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2063312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59892	W0_Idle:868643	W0_Scoreboard:242003	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:18417	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:107736	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184832 {8:23104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327600 {40:8190,}
traffic_breakdown_coretomem[INST_ACC_R] = 10200 {8:1275,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 924160 {40:23104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65520 {8:8190,}
traffic_breakdown_memtocore[INST_ACC_R] = 204000 {40:5100,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 58 
averagemflatency = 170 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28597 	2253 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12449 	9567 	3383 	2912 	1710 	1132 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27215 	3061 	690 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
     -nan      -nan 32.000000 GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
32.000000 GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..
     -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 
GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       360       150       317       163       264       147       153       141         0         0         0         0
dram[1]:        315       315       227       209       150       150       161       168       142       142       140       138         0         0         0         0
dram[2]:        341       460       189       598       150       351       150       319       147       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       152       153       170       163       145       141       138       139         0         0         0         0
dram[4]:        462       337       600       286       360       149       314       161       173       149       151       142         0         0         0         0
dram[5]:        312       314       228       238       150       154       158       157       142       148       139       139         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127851 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001032
n_activity=414 dram_eff=0.3188
bk0: 2a 127907i bk1: 0a 127921i bk2: 32a 127863i bk3: 32a 127862i bk4: 0a 127919i bk5: 0a 127919i bk6: 0a 127919i bk7: 0a 127919i bk8: 0a 127919i bk9: 0a 127919i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127920i bk13: 0a 127921i bk14: 0a 127921i bk15: 0a 127921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001032 
total_CMD = 127920 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 127703 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127851 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119606
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127854 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001001
n_activity=374 dram_eff=0.3422
bk0: 0a 127921i bk1: 0a 127922i bk2: 32a 127862i bk3: 32a 127862i bk4: 0a 127918i bk5: 0a 127919i bk6: 0a 127919i bk7: 0a 127919i bk8: 0a 127919i bk9: 0a 127919i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127920i bk13: 0a 127921i bk14: 0a 127921i bk15: 0a 127921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001001 
total_CMD = 127920 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 127720 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127854 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127854 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001001
n_activity=374 dram_eff=0.3422
bk0: 0a 127921i bk1: 0a 127922i bk2: 32a 127865i bk3: 32a 127859i bk4: 0a 127918i bk5: 0a 127919i bk6: 0a 127919i bk7: 0a 127919i bk8: 0a 127919i bk9: 0a 127919i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127920i bk13: 0a 127921i bk14: 0a 127921i bk15: 0a 127921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001001 
total_CMD = 127920 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 127720 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127854 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127854 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001001
n_activity=374 dram_eff=0.3422
bk0: 0a 127921i bk1: 0a 127922i bk2: 32a 127863i bk3: 32a 127861i bk4: 0a 127918i bk5: 0a 127919i bk6: 0a 127919i bk7: 0a 127919i bk8: 0a 127919i bk9: 0a 127919i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127920i bk13: 0a 127921i bk14: 0a 127921i bk15: 0a 127921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001001 
total_CMD = 127920 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 127720 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127854 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127849 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001063
n_activity=414 dram_eff=0.3285
bk0: 0a 127922i bk1: 4a 127904i bk2: 32a 127862i bk3: 32a 127861i bk4: 0a 127918i bk5: 0a 127918i bk6: 0a 127919i bk7: 0a 127919i bk8: 0a 127919i bk9: 0a 127919i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127920i bk13: 0a 127921i bk14: 0a 127921i bk15: 0a 127921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001063 
total_CMD = 127920 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 127697 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127849 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127920 n_nop=127853 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001001
n_activity=393 dram_eff=0.3257
bk0: 0a 127922i bk1: 8a 127898i bk2: 32a 127862i bk3: 24a 127872i bk4: 0a 127918i bk5: 0a 127918i bk6: 0a 127918i bk7: 0a 127918i bk8: 0a 127918i bk9: 0a 127918i bk10: 0a 127919i bk11: 0a 127920i bk12: 0a 127921i bk13: 0a 127922i bk14: 0a 127922i bk15: 0a 127922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.001001 
total_CMD = 127920 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 127708 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127920 
n_nop = 127853 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4974, Miss = 34, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 2464, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 2464, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 4860, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 2464, Miss = 32, Miss_rate = 0.013, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 2440, Miss = 32, Miss_rate = 0.013, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 4758, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 2448, Miss = 36, Miss_rate = 0.015, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 2336, Miss = 32, Miss_rate = 0.014, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 2336, Miss = 32, Miss_rate = 0.014, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 36424
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0107
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3740
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36424
icnt_total_pkts_simt_to_mem=32584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0201
	minimum = 5
	maximum = 6
Network latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest packet = 68969
Flit latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest flit = 68969
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 14)
Accepted packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 14)
Injected flit rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 14)
Accepted flit rate average= 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.5209 (4 samples)
	minimum = 5 (4 samples)
	maximum = 125.5 (4 samples)
Network latency average = 9.30984 (4 samples)
	minimum = 5 (4 samples)
	maximum = 112 (4 samples)
Flit latency average = 9.30984 (4 samples)
	minimum = 5 (4 samples)
	maximum = 112 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0600601 (4 samples)
	minimum = 0.0515749 (4 samples)
	maximum = 0.113256 (4 samples)
Accepted packet rate average = 0.0600601 (4 samples)
	minimum = 0.0510734 (4 samples)
	maximum = 0.110751 (4 samples)
Injected flit rate average = 0.0600601 (4 samples)
	minimum = 0.0515749 (4 samples)
	maximum = 0.113256 (4 samples)
Accepted flit rate average = 0.0600601 (4 samples)
	minimum = 0.0510734 (4 samples)
	maximum = 0.110751 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 247522 (inst/sec)
gpgpu_simulation_rate = 4213 (cycle/sec)
gpgpu_silicon_slowdown = 166152x
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 23329
gpu_sim_insn = 275520
gpu_ipc =      11.8102
gpu_tot_sim_cycle = 120240
gpu_tot_sim_insn = 5968530
gpu_tot_ipc =      49.6385
gpu_tot_issued_cta = 256
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 12.0995% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1410
partiton_level_parallism_total  =       0.2984
partiton_level_parallism_util =       1.1070
partiton_level_parallism_util_total  =       2.6778
L2_BW  =       6.2642 GB/Sec
L2_BW_total  =       8.0010 GB/Sec
gpu_total_sim_rate=213161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105670
	L1I_total_cache_misses = 4943
	L1I_total_cache_miss_rate = 0.0468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3552
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5667
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5622
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 100727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4943
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3552
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5667
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3552
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5664, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 
gpgpu_n_tot_thrd_icount = 6666240
gpgpu_n_tot_w_icount = 208320
gpgpu_n_stall_shd_mem = 35050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24448
gpgpu_n_mem_write_global = 9058
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2152464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23953
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60550	W0_Idle:1355917	W0_Scoreboard:389317	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168183
single_issue_nums: WS0:124620	WS1:83700	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195584 {8:24448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 362320 {40:9058,}
traffic_breakdown_coretomem[INST_ACC_R] = 18824 {8:2353,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977920 {40:24448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
traffic_breakdown_memtocore[INST_ACC_R] = 376480 {40:9412,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 58 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30809 	2253 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15478 	9823 	3388 	2912 	1710 	1132 	1431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29362 	3126 	690 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       360       150       317       163       264       147       153       141         0         0         0         0
dram[1]:        315       315       227       209       150       150       161       168       142       142       140       138         0         0         0         0
dram[2]:        341       460       189       598       150       351       150       319       147       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       152       153       170       163       145       141       138       139         0         0         0         0
dram[4]:        462       337       600       286       360       149       314       161       173       149       151       142         0         0         0         0
dram[5]:        312       314       228       238       150       154       158       157       142       148       139       139         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158644 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008317
n_activity=414 dram_eff=0.3188
bk0: 2a 158700i bk1: 0a 158714i bk2: 32a 158656i bk3: 32a 158655i bk4: 0a 158712i bk5: 0a 158712i bk6: 0a 158712i bk7: 0a 158712i bk8: 0a 158712i bk9: 0a 158712i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158713i bk13: 0a 158714i bk14: 0a 158714i bk15: 0a 158714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000832 
total_CMD = 158713 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 158496 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158644 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000964004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158647 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008065
n_activity=374 dram_eff=0.3422
bk0: 0a 158714i bk1: 0a 158715i bk2: 32a 158655i bk3: 32a 158655i bk4: 0a 158711i bk5: 0a 158712i bk6: 0a 158712i bk7: 0a 158712i bk8: 0a 158712i bk9: 0a 158712i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158713i bk13: 0a 158714i bk14: 0a 158714i bk15: 0a 158714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000806 
total_CMD = 158713 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 158513 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158647 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000907298
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158647 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008065
n_activity=374 dram_eff=0.3422
bk0: 0a 158714i bk1: 0a 158715i bk2: 32a 158658i bk3: 32a 158652i bk4: 0a 158711i bk5: 0a 158712i bk6: 0a 158712i bk7: 0a 158712i bk8: 0a 158712i bk9: 0a 158712i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158713i bk13: 0a 158714i bk14: 0a 158714i bk15: 0a 158714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000806 
total_CMD = 158713 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 158513 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158647 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000888396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158647 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008065
n_activity=374 dram_eff=0.3422
bk0: 0a 158714i bk1: 0a 158715i bk2: 32a 158656i bk3: 32a 158654i bk4: 0a 158711i bk5: 0a 158712i bk6: 0a 158712i bk7: 0a 158712i bk8: 0a 158712i bk9: 0a 158712i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158713i bk13: 0a 158714i bk14: 0a 158714i bk15: 0a 158714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000806 
total_CMD = 158713 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 158513 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158647 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000900997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158642 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008569
n_activity=414 dram_eff=0.3285
bk0: 0a 158715i bk1: 4a 158697i bk2: 32a 158655i bk3: 32a 158654i bk4: 0a 158711i bk5: 0a 158711i bk6: 0a 158712i bk7: 0a 158712i bk8: 0a 158712i bk9: 0a 158712i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158713i bk13: 0a 158714i bk14: 0a 158714i bk15: 0a 158714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000857 
total_CMD = 158713 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 158490 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158642 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158713 n_nop=158646 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008065
n_activity=393 dram_eff=0.3257
bk0: 0a 158715i bk1: 8a 158691i bk2: 32a 158655i bk3: 24a 158665i bk4: 0a 158711i bk5: 0a 158711i bk6: 0a 158711i bk7: 0a 158711i bk8: 0a 158711i bk9: 0a 158711i bk10: 0a 158712i bk11: 0a 158713i bk12: 0a 158714i bk13: 0a 158715i bk14: 0a 158715i bk15: 0a 158715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000806 
total_CMD = 158713 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 158501 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158713 
n_nop = 158646 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 34, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 2976, Miss = 32, Miss_rate = 0.011, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 2880, Miss = 32, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 2976, Miss = 32, Miss_rate = 0.011, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 2880, Miss = 32, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 5676, Miss = 32, Miss_rate = 0.006, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 2880, Miss = 32, Miss_rate = 0.011, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 2856, Miss = 32, Miss_rate = 0.011, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 5602, Miss = 32, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 2864, Miss = 36, Miss_rate = 0.013, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 2760, Miss = 32, Miss_rate = 0.012, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 2752, Miss = 32, Miss_rate = 0.012, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 42948
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0091
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8052
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42948
icnt_total_pkts_simt_to_mem=35874
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.16945
	minimum = 5
	maximum = 18
Network latency average = 5.16945
	minimum = 5
	maximum = 18
Slowest packet = 69019
Flit latency average = 5.16945
	minimum = 5
	maximum = 18
Slowest flit = 69019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0155807
	minimum = 0 (at node 14)
	maximum = 0.0373784 (at node 15)
Accepted packet rate average = 0.0155807
	minimum = 0 (at node 14)
	maximum = 0.0253761 (at node 23)
Injected flit rate average = 0.0155807
	minimum = 0 (at node 14)
	maximum = 0.0373784 (at node 15)
Accepted flit rate average= 0.0155807
	minimum = 0 (at node 14)
	maximum = 0.0253761 (at node 23)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.65061 (5 samples)
	minimum = 5 (5 samples)
	maximum = 104 (5 samples)
Network latency average = 8.48177 (5 samples)
	minimum = 5 (5 samples)
	maximum = 93.2 (5 samples)
Flit latency average = 8.48177 (5 samples)
	minimum = 5 (5 samples)
	maximum = 93.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0511642 (5 samples)
	minimum = 0.0412599 (5 samples)
	maximum = 0.0980803 (5 samples)
Accepted packet rate average = 0.0511642 (5 samples)
	minimum = 0.0408587 (5 samples)
	maximum = 0.0936757 (5 samples)
Injected flit rate average = 0.0511642 (5 samples)
	minimum = 0.0412599 (5 samples)
	maximum = 0.0980803 (5 samples)
Accepted flit rate average = 0.0511642 (5 samples)
	minimum = 0.0408587 (5 samples)
	maximum = 0.0936757 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 213161 (inst/sec)
gpgpu_simulation_rate = 4294 (cycle/sec)
gpgpu_silicon_slowdown = 163018x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 8119
gpu_sim_insn = 4666368
gpu_ipc =     574.7466
gpu_tot_sim_cycle = 128359
gpu_tot_sim_insn = 10634898
gpu_tot_ipc =      82.8528
gpu_tot_issued_cta = 452
gpu_occupancy = 71.8748% 
gpu_tot_occupancy = 18.4156% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1012
partiton_level_parallism_total  =       0.4756
partiton_level_parallism_util =       3.7903
partiton_level_parallism_util_total  =       3.0466
L2_BW  =      70.2211 GB/Sec
L2_BW_total  =      11.9365 GB/Sec
gpu_total_sim_rate=272689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 179366
	L1I_total_cache_misses = 7146
	L1I_total_cache_miss_rate = 0.0398
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4469
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10371
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 172220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7146
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4469
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10371
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 179366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4469
ctas_completed 452, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11332608
gpgpu_n_tot_w_icount = 354144
gpgpu_n_stall_shd_mem = 57213
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43264
gpgpu_n_mem_write_global = 15330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 3858448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110414	W0_Idle:1362303	W0_Scoreboard:425225	W1:628	W2:588	W3:548	W4:508	W5:468	W6:428	W7:388	W8:348	W9:308	W10:268	W11:228	W12:188	W13:148	W14:108	W15:62	W16:34923	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:197532	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 346112 {8:43264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 613200 {40:15330,}
traffic_breakdown_coretomem[INST_ACC_R] = 19552 {8:2444,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1730560 {40:43264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122640 {8:15330,}
traffic_breakdown_memtocore[INST_ACC_R] = 391040 {40:9776,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54036 	3870 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24254 	18911 	5916 	4920 	2620 	1622 	2810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51101 	5763 	1230 	525 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       148       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       142       142       143         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       148       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       145       150       144       143         0         0         0         0
dram[4]:        462       337       600       286       539       181       334       161       173       150       151       142         0         0         0         0
dram[5]:        312       314       228       238       163       202       158       157       153       148       141       143         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169360 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007791
n_activity=414 dram_eff=0.3188
bk0: 2a 169416i bk1: 0a 169430i bk2: 32a 169372i bk3: 32a 169371i bk4: 0a 169428i bk5: 0a 169428i bk6: 0a 169428i bk7: 0a 169428i bk8: 0a 169428i bk9: 0a 169428i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169429i bk13: 0a 169430i bk14: 0a 169430i bk15: 0a 169430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000779 
total_CMD = 169429 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 169212 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169360 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000903033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169363 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007555
n_activity=374 dram_eff=0.3422
bk0: 0a 169430i bk1: 0a 169431i bk2: 32a 169371i bk3: 32a 169371i bk4: 0a 169427i bk5: 0a 169428i bk6: 0a 169428i bk7: 0a 169428i bk8: 0a 169428i bk9: 0a 169428i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169429i bk13: 0a 169430i bk14: 0a 169430i bk15: 0a 169430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000755 
total_CMD = 169429 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 169229 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169363 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000849914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169363 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007555
n_activity=374 dram_eff=0.3422
bk0: 0a 169430i bk1: 0a 169431i bk2: 32a 169374i bk3: 32a 169368i bk4: 0a 169427i bk5: 0a 169428i bk6: 0a 169428i bk7: 0a 169428i bk8: 0a 169428i bk9: 0a 169428i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169429i bk13: 0a 169430i bk14: 0a 169430i bk15: 0a 169430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000755 
total_CMD = 169429 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 169229 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169363 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000832207
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169363 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007555
n_activity=374 dram_eff=0.3422
bk0: 0a 169430i bk1: 0a 169431i bk2: 32a 169372i bk3: 32a 169370i bk4: 0a 169427i bk5: 0a 169428i bk6: 0a 169428i bk7: 0a 169428i bk8: 0a 169428i bk9: 0a 169428i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169429i bk13: 0a 169430i bk14: 0a 169430i bk15: 0a 169430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000755 
total_CMD = 169429 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 169229 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169363 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000844011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169358 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008027
n_activity=414 dram_eff=0.3285
bk0: 0a 169431i bk1: 4a 169413i bk2: 32a 169371i bk3: 32a 169370i bk4: 0a 169427i bk5: 0a 169427i bk6: 0a 169428i bk7: 0a 169428i bk8: 0a 169428i bk9: 0a 169428i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169429i bk13: 0a 169430i bk14: 0a 169430i bk15: 0a 169430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000803 
total_CMD = 169429 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 169206 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169358 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106239
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169429 n_nop=169362 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007555
n_activity=393 dram_eff=0.3257
bk0: 0a 169431i bk1: 8a 169407i bk2: 32a 169371i bk3: 24a 169381i bk4: 0a 169427i bk5: 0a 169427i bk6: 0a 169427i bk7: 0a 169427i bk8: 0a 169427i bk9: 0a 169427i bk10: 0a 169428i bk11: 0a 169429i bk12: 0a 169430i bk13: 0a 169431i bk14: 0a 169431i bk15: 0a 169431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000755 
total_CMD = 169429 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 169217 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169429 
n_nop = 169362 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8826, Miss = 34, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 4832, Miss = 32, Miss_rate = 0.007, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 4640, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 4836, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 4640, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 8776, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 4640, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 4736, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 8602, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 4744, Miss = 36, Miss_rate = 0.008, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 4616, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 4512, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 68400
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0057
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8416
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15330
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9776
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=68400
icnt_total_pkts_simt_to_mem=61053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3265
	minimum = 5
	maximum = 426
Network latency average = 19.4372
	minimum = 5
	maximum = 381
Slowest packet = 84670
Flit latency average = 19.4372
	minimum = 5
	maximum = 381
Slowest flit = 84697
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.230967
	minimum = 0.20569 (at node 0)
	maximum = 0.38182 (at node 20)
Accepted packet rate average = 0.230967
	minimum = 0.207907 (at node 0)
	maximum = 0.370735 (at node 20)
Injected flit rate average = 0.230967
	minimum = 0.20569 (at node 0)
	maximum = 0.38182 (at node 20)
Accepted flit rate average= 0.230967
	minimum = 0.207907 (at node 0)
	maximum = 0.370735 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5966 (6 samples)
	minimum = 5 (6 samples)
	maximum = 157.667 (6 samples)
Network latency average = 10.3077 (6 samples)
	minimum = 5 (6 samples)
	maximum = 141.167 (6 samples)
Flit latency average = 10.3077 (6 samples)
	minimum = 5 (6 samples)
	maximum = 141.167 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0811314 (6 samples)
	minimum = 0.068665 (6 samples)
	maximum = 0.14537 (6 samples)
Accepted packet rate average = 0.0811314 (6 samples)
	minimum = 0.0687002 (6 samples)
	maximum = 0.139852 (6 samples)
Injected flit rate average = 0.0811314 (6 samples)
	minimum = 0.068665 (6 samples)
	maximum = 0.14537 (6 samples)
Accepted flit rate average = 0.0811314 (6 samples)
	minimum = 0.0687002 (6 samples)
	maximum = 0.139852 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 272689 (inst/sec)
gpgpu_simulation_rate = 3291 (cycle/sec)
gpgpu_silicon_slowdown = 212701x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 154847
gpu_tot_sim_insn = 10655403
gpu_tot_ipc =      68.8125
gpu_tot_issued_cta = 453
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.0403% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3948
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.0387
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       9.9123 GB/Sec
gpu_total_sim_rate=253700

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 181056
	L1I_total_cache_misses = 7161
	L1I_total_cache_miss_rate = 0.0396
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4469
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10374
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10329
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 173895
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7161
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4469
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10374
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 181056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4469
ctas_completed 453, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
5943, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11427744
gpgpu_n_tot_w_icount = 357117
gpgpu_n_stall_shd_mem = 57748
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43296
gpgpu_n_mem_write_global = 15360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 3863144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8008
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110414	W0_Idle:1392920	W0_Scoreboard:444609	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:35289	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314007
single_issue_nums: WS0:200505	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 346368 {8:43296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 614400 {40:15360,}
traffic_breakdown_coretomem[INST_ACC_R] = 19672 {8:2459,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1731840 {40:43296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122880 {8:15360,}
traffic_breakdown_memtocore[INST_ACC_R] = 393440 {40:9836,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54098 	3870 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24331 	18911 	5916 	4920 	2620 	1622 	2810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51160 	5766 	1230 	525 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       148       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       142       142       143         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       148       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       145       150       144       143         0         0         0         0
dram[4]:        462       337       600       286       539       181       334       161       173       150       151       142         0         0         0         0
dram[5]:        312       314       228       238       163       202       158       157       153       148       141       143         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204323 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006458
n_activity=414 dram_eff=0.3188
bk0: 2a 204379i bk1: 0a 204393i bk2: 32a 204335i bk3: 32a 204334i bk4: 0a 204391i bk5: 0a 204391i bk6: 0a 204391i bk7: 0a 204391i bk8: 0a 204391i bk9: 0a 204391i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204392i bk13: 0a 204393i bk14: 0a 204393i bk15: 0a 204393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000646 
total_CMD = 204392 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 204175 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204323 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000748562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204326 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006262
n_activity=374 dram_eff=0.3422
bk0: 0a 204393i bk1: 0a 204394i bk2: 32a 204334i bk3: 32a 204334i bk4: 0a 204390i bk5: 0a 204391i bk6: 0a 204391i bk7: 0a 204391i bk8: 0a 204391i bk9: 0a 204391i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204392i bk13: 0a 204393i bk14: 0a 204393i bk15: 0a 204393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000626 
total_CMD = 204392 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 204192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204326 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000704529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204326 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006262
n_activity=374 dram_eff=0.3422
bk0: 0a 204393i bk1: 0a 204394i bk2: 32a 204337i bk3: 32a 204331i bk4: 0a 204390i bk5: 0a 204391i bk6: 0a 204391i bk7: 0a 204391i bk8: 0a 204391i bk9: 0a 204391i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204392i bk13: 0a 204393i bk14: 0a 204393i bk15: 0a 204393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000626 
total_CMD = 204392 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 204192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204326 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000689851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204326 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006262
n_activity=374 dram_eff=0.3422
bk0: 0a 204393i bk1: 0a 204394i bk2: 32a 204335i bk3: 32a 204333i bk4: 0a 204390i bk5: 0a 204391i bk6: 0a 204391i bk7: 0a 204391i bk8: 0a 204391i bk9: 0a 204391i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204392i bk13: 0a 204393i bk14: 0a 204393i bk15: 0a 204393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000626 
total_CMD = 204392 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 204192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204326 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000699636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204321 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006654
n_activity=414 dram_eff=0.3285
bk0: 0a 204394i bk1: 4a 204376i bk2: 32a 204334i bk3: 32a 204333i bk4: 0a 204390i bk5: 0a 204390i bk6: 0a 204391i bk7: 0a 204391i bk8: 0a 204391i bk9: 0a 204391i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204392i bk13: 0a 204393i bk14: 0a 204393i bk15: 0a 204393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000665 
total_CMD = 204392 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 204169 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204321 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000333 
Either_Row_CoL_Bus_Util = 0.000347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000880661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204392 n_nop=204325 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006262
n_activity=393 dram_eff=0.3257
bk0: 0a 204394i bk1: 8a 204370i bk2: 32a 204334i bk3: 24a 204344i bk4: 0a 204390i bk5: 0a 204390i bk6: 0a 204390i bk7: 0a 204390i bk8: 0a 204390i bk9: 0a 204390i bk10: 0a 204391i bk11: 0a 204392i bk12: 0a 204393i bk13: 0a 204394i bk14: 0a 204394i bk15: 0a 204394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000626 
total_CMD = 204392 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 204180 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204392 
n_nop = 204325 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00086109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8854, Miss = 34, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 4832, Miss = 32, Miss_rate = 0.007, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 4648, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 4836, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 4648, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 8798, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 4648, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 4736, Miss = 32, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 8630, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 4748, Miss = 36, Miss_rate = 0.008, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 4624, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 4520, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 68522
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0057
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8476
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9836
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=68522
icnt_total_pkts_simt_to_mem=61130
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 129592
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 129592
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.80138 (7 samples)
	minimum = 5 (7 samples)
	maximum = 136 (7 samples)
Network latency average = 9.55374 (7 samples)
	minimum = 5 (7 samples)
	maximum = 121.857 (7 samples)
Flit latency average = 9.55374 (7 samples)
	minimum = 5 (7 samples)
	maximum = 121.857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0695809 (7 samples)
	minimum = 0.0588557 (7 samples)
	maximum = 0.125018 (7 samples)
Accepted packet rate average = 0.0695809 (7 samples)
	minimum = 0.0588858 (7 samples)
	maximum = 0.120531 (7 samples)
Injected flit rate average = 0.0695809 (7 samples)
	minimum = 0.0588557 (7 samples)
	maximum = 0.125018 (7 samples)
Accepted flit rate average = 0.0695809 (7 samples)
	minimum = 0.0588858 (7 samples)
	maximum = 0.120531 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 253700 (inst/sec)
gpgpu_simulation_rate = 3686 (cycle/sec)
gpgpu_silicon_slowdown = 189907x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 23318
gpu_sim_insn = 255840
gpu_ipc =      10.9718
gpu_tot_sim_cycle = 178165
gpu_tot_sim_insn = 10911243
gpu_tot_ipc =      61.2423
gpu_tot_issued_cta = 466
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.7214% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1310
partiton_level_parallism_total  =       0.3603
partiton_level_parallism_util =       1.1109
partiton_level_parallism_util_total  =       2.8069
L2_BW  =       5.8195 GB/Sec
L2_BW_total  =       9.3767 GB/Sec
gpu_total_sim_rate=232154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 188986
	L1I_total_cache_misses = 8162
	L1I_total_cache_miss_rate = 0.0432
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4469
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10491
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10446
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180824
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8162
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4469
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10491
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188986

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4469
ctas_completed 466, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7149, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 465, 
gpgpu_n_tot_thrd_icount = 11929440
gpgpu_n_tot_w_icount = 372795
gpgpu_n_stall_shd_mem = 61687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44544
gpgpu_n_mem_write_global = 16166
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 3945928
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 331536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43827
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:111025	W0_Idle:1845175	W0_Scoreboard:581397	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:314358
single_issue_nums: WS0:216183	WS1:156612	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 356352 {8:44544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 646640 {40:16166,}
traffic_breakdown_coretomem[INST_ACC_R] = 27680 {8:3460,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1781760 {40:44544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129328 {8:16166,}
traffic_breakdown_memtocore[INST_ACC_R] = 553600 {40:13840,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56152 	3870 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27255 	19038 	5920 	4920 	2620 	1622 	2810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53135 	5845 	1230 	525 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	134 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       148       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       142       142       143         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       148       166       142       148         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       145       150       144       143         0         0         0         0
dram[4]:        462       337       600       286       539       181       334       161       173       150       151       142         0         0         0         0
dram[5]:        312       314       228       238       163       202       158       157       153       148       141       143         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235102 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005613
n_activity=414 dram_eff=0.3188
bk0: 2a 235158i bk1: 0a 235172i bk2: 32a 235114i bk3: 32a 235113i bk4: 0a 235170i bk5: 0a 235170i bk6: 0a 235170i bk7: 0a 235170i bk8: 0a 235170i bk9: 0a 235170i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235171i bk13: 0a 235172i bk14: 0a 235172i bk15: 0a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000561 
total_CMD = 235171 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 234954 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235102 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00065059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235105 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005443
n_activity=374 dram_eff=0.3422
bk0: 0a 235172i bk1: 0a 235173i bk2: 32a 235113i bk3: 32a 235113i bk4: 0a 235169i bk5: 0a 235170i bk6: 0a 235170i bk7: 0a 235170i bk8: 0a 235170i bk9: 0a 235170i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235171i bk13: 0a 235172i bk14: 0a 235172i bk15: 0a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 235171 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 234971 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235105 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00061232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235105 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005443
n_activity=374 dram_eff=0.3422
bk0: 0a 235172i bk1: 0a 235173i bk2: 32a 235116i bk3: 32a 235110i bk4: 0a 235169i bk5: 0a 235170i bk6: 0a 235170i bk7: 0a 235170i bk8: 0a 235170i bk9: 0a 235170i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235171i bk13: 0a 235172i bk14: 0a 235172i bk15: 0a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 235171 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 234971 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235105 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000599564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235105 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005443
n_activity=374 dram_eff=0.3422
bk0: 0a 235172i bk1: 0a 235173i bk2: 32a 235114i bk3: 32a 235112i bk4: 0a 235169i bk5: 0a 235170i bk6: 0a 235170i bk7: 0a 235170i bk8: 0a 235170i bk9: 0a 235170i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235171i bk13: 0a 235172i bk14: 0a 235172i bk15: 0a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 235171 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 234971 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235105 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000608068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235100 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005783
n_activity=414 dram_eff=0.3285
bk0: 0a 235173i bk1: 4a 235155i bk2: 32a 235113i bk3: 32a 235112i bk4: 0a 235169i bk5: 0a 235169i bk6: 0a 235170i bk7: 0a 235170i bk8: 0a 235170i bk9: 0a 235170i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235171i bk13: 0a 235172i bk14: 0a 235172i bk15: 0a 235172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000578 
total_CMD = 235171 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 234948 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235100 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0007654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=235171 n_nop=235104 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005443
n_activity=393 dram_eff=0.3257
bk0: 0a 235173i bk1: 8a 235149i bk2: 32a 235113i bk3: 24a 235123i bk4: 0a 235169i bk5: 0a 235169i bk6: 0a 235169i bk7: 0a 235169i bk8: 0a 235169i bk9: 0a 235169i bk10: 0a 235170i bk11: 0a 235171i bk12: 0a 235172i bk13: 0a 235173i bk14: 0a 235173i bk15: 0a 235173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000544 
total_CMD = 235171 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 234959 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 235171 
n_nop = 235104 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000748392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9648, Miss = 34, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 5328, Miss = 32, Miss_rate = 0.006, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 5040, Miss = 32, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 5332, Miss = 32, Miss_rate = 0.006, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 5040, Miss = 32, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 9564, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 5040, Miss = 32, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 5136, Miss = 32, Miss_rate = 0.006, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 9368, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 5148, Miss = 36, Miss_rate = 0.007, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 5016, Miss = 32, Miss_rate = 0.006, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 4920, Miss = 32, Miss_rate = 0.007, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 74580
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0052
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12480
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16166
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=74580
icnt_total_pkts_simt_to_mem=64185
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09832
	minimum = 5
	maximum = 17
Network latency average = 5.09832
	minimum = 5
	maximum = 17
Slowest packet = 129655
Flit latency average = 5.09832
	minimum = 5
	maximum = 17
Slowest flit = 129655
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144746
	minimum = 0 (at node 11)
	maximum = 0.0340509 (at node 15)
Accepted packet rate average = 0.0144746
	minimum = 0 (at node 11)
	maximum = 0.022815 (at node 20)
Injected flit rate average = 0.0144746
	minimum = 0 (at node 11)
	maximum = 0.0340509 (at node 15)
Accepted flit rate average= 0.0144746
	minimum = 0 (at node 11)
	maximum = 0.022815 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2135 (8 samples)
	minimum = 5 (8 samples)
	maximum = 121.125 (8 samples)
Network latency average = 8.99682 (8 samples)
	minimum = 5 (8 samples)
	maximum = 108.75 (8 samples)
Flit latency average = 8.99682 (8 samples)
	minimum = 5 (8 samples)
	maximum = 108.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0626926 (8 samples)
	minimum = 0.0514987 (8 samples)
	maximum = 0.113647 (8 samples)
Accepted packet rate average = 0.0626926 (8 samples)
	minimum = 0.0515251 (8 samples)
	maximum = 0.108317 (8 samples)
Injected flit rate average = 0.0626926 (8 samples)
	minimum = 0.0514987 (8 samples)
	maximum = 0.113647 (8 samples)
Accepted flit rate average = 0.0626926 (8 samples)
	minimum = 0.0515251 (8 samples)
	maximum = 0.108317 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 232154 (inst/sec)
gpgpu_simulation_rate = 3790 (cycle/sec)
gpgpu_silicon_slowdown = 184696x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 7220
gpu_sim_insn = 4023552
gpu_ipc =     557.2787
gpu_tot_sim_cycle = 185385
gpu_tot_sim_insn = 14934795
gpu_tot_ipc =      80.5610
gpu_tot_issued_cta = 635
gpu_occupancy = 71.3094% 
gpu_tot_occupancy = 18.4849% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0079
partiton_level_parallism_total  =       0.4634
partiton_level_parallism_util =       3.7079
partiton_level_parallism_util_total  =       2.9906
L2_BW  =      68.1680 GB/Sec
L2_BW_total  =      11.6663 GB/Sec
gpu_total_sim_rate=262013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 252530
	L1I_total_cache_misses = 10237
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5295
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14547
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 242293
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14547
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 252530

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5295
ctas_completed 635, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7428, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 15952992
gpgpu_n_tot_w_icount = 498531
gpgpu_n_stall_shd_mem = 80544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 60768
gpgpu_n_mem_write_global = 21574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5416904
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60051
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153758	W0_Idle:1851506	W0_Scoreboard:613973	W1:942	W2:882	W3:822	W4:762	W5:702	W6:642	W7:582	W8:522	W9:462	W10:402	W11:342	W12:282	W13:222	W14:162	W15:93	W16:50616	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:279051	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 486144 {8:60768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 862960 {40:21574,}
traffic_breakdown_coretomem[INST_ACC_R] = 28360 {8:3545,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2430720 {40:60768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172592 {8:21574,}
traffic_breakdown_memtocore[INST_ACC_R] = 567200 {40:14180,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76119 	5471 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34616 	27072 	8399 	6401 	3309 	2116 	3989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	71529 	8567 	1659 	612 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	147 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       150       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       144       147       148         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       152       166       142       153         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       146       150       145       148         0         0         0         0
dram[4]:        462       337       600       286       542       181       334       161       173       152       151       142         0         0         0         0
dram[5]:        312       314       228       238       181       202       158       157       153       148       147       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244632 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005394
n_activity=414 dram_eff=0.3188
bk0: 2a 244688i bk1: 0a 244702i bk2: 32a 244644i bk3: 32a 244643i bk4: 0a 244700i bk5: 0a 244700i bk6: 0a 244700i bk7: 0a 244700i bk8: 0a 244700i bk9: 0a 244700i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244701i bk13: 0a 244702i bk14: 0a 244702i bk15: 0a 244702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000539 
total_CMD = 244701 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 244484 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244632 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000270 
Either_Row_CoL_Bus_Util = 0.000282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000625253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244635 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005231
n_activity=374 dram_eff=0.3422
bk0: 0a 244702i bk1: 0a 244703i bk2: 32a 244643i bk3: 32a 244643i bk4: 0a 244699i bk5: 0a 244700i bk6: 0a 244700i bk7: 0a 244700i bk8: 0a 244700i bk9: 0a 244700i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244701i bk13: 0a 244702i bk14: 0a 244702i bk15: 0a 244702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000523 
total_CMD = 244701 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 244501 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244635 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000588473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244635 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005231
n_activity=374 dram_eff=0.3422
bk0: 0a 244702i bk1: 0a 244703i bk2: 32a 244646i bk3: 32a 244640i bk4: 0a 244699i bk5: 0a 244700i bk6: 0a 244700i bk7: 0a 244700i bk8: 0a 244700i bk9: 0a 244700i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244701i bk13: 0a 244702i bk14: 0a 244702i bk15: 0a 244702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000523 
total_CMD = 244701 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 244501 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244635 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000576213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244635 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005231
n_activity=374 dram_eff=0.3422
bk0: 0a 244702i bk1: 0a 244703i bk2: 32a 244644i bk3: 32a 244642i bk4: 0a 244699i bk5: 0a 244700i bk6: 0a 244700i bk7: 0a 244700i bk8: 0a 244700i bk9: 0a 244700i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244701i bk13: 0a 244702i bk14: 0a 244702i bk15: 0a 244702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000523 
total_CMD = 244701 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 244501 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244635 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000584387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244630 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005558
n_activity=414 dram_eff=0.3285
bk0: 0a 244703i bk1: 4a 244685i bk2: 32a 244643i bk3: 32a 244642i bk4: 0a 244699i bk5: 0a 244699i bk6: 0a 244700i bk7: 0a 244700i bk8: 0a 244700i bk9: 0a 244700i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244701i bk13: 0a 244702i bk14: 0a 244702i bk15: 0a 244702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000556 
total_CMD = 244701 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 244478 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244630 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000278 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000735592
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244701 n_nop=244634 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005231
n_activity=393 dram_eff=0.3257
bk0: 0a 244703i bk1: 8a 244679i bk2: 32a 244643i bk3: 24a 244653i bk4: 0a 244699i bk5: 0a 244699i bk6: 0a 244699i bk7: 0a 244699i bk8: 0a 244699i bk9: 0a 244699i bk10: 0a 244700i bk11: 0a 244701i bk12: 0a 244702i bk13: 0a 244703i bk14: 0a 244703i bk15: 0a 244703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000523 
total_CMD = 244701 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 244489 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244701 
n_nop = 244634 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000262 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000719245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11878, Miss = 34, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 6952, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 6680, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 6960, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 6680, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 11902, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 6680, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 6976, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 11568, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 6988, Miss = 36, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 6640, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 6648, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 96552
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0040
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12820
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21574
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14180
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=96552
icnt_total_pkts_simt_to_mem=85902
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.0116
	minimum = 5
	maximum = 411
Network latency average = 19.1552
	minimum = 5
	maximum = 360
Slowest packet = 144697
Flit latency average = 19.1552
	minimum = 5
	maximum = 360
Slowest flit = 145687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.224115
	minimum = 0.195845 (at node 0)
	maximum = 0.323823 (at node 20)
Accepted packet rate average = 0.224115
	minimum = 0.198338 (at node 0)
	maximum = 0.312188 (at node 20)
Injected flit rate average = 0.224115
	minimum = 0.195845 (at node 0)
	maximum = 0.323823 (at node 20)
Accepted flit rate average= 0.224115
	minimum = 0.198338 (at node 0)
	maximum = 0.312188 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4133 (9 samples)
	minimum = 5 (9 samples)
	maximum = 153.333 (9 samples)
Network latency average = 10.1255 (9 samples)
	minimum = 5 (9 samples)
	maximum = 136.667 (9 samples)
Flit latency average = 10.1255 (9 samples)
	minimum = 5 (9 samples)
	maximum = 136.667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0806285 (9 samples)
	minimum = 0.0675372 (9 samples)
	maximum = 0.137 (9 samples)
Accepted packet rate average = 0.0806285 (9 samples)
	minimum = 0.0678377 (9 samples)
	maximum = 0.130969 (9 samples)
Injected flit rate average = 0.0806285 (9 samples)
	minimum = 0.0675372 (9 samples)
	maximum = 0.137 (9 samples)
Accepted flit rate average = 0.0806285 (9 samples)
	minimum = 0.0678377 (9 samples)
	maximum = 0.130969 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 262013 (inst/sec)
gpgpu_simulation_rate = 3252 (cycle/sec)
gpgpu_silicon_slowdown = 215252x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 211873
gpu_tot_sim_insn = 14955300
gpu_tot_ipc =      70.5862
gpu_tot_issued_cta = 636
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.2109% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.4058
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.9853
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =      10.2207 GB/Sec
gpu_total_sim_rate=249255

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254220
	L1I_total_cache_misses = 10252
	L1I_total_cache_miss_rate = 0.0403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5295
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14550
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14505
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10252
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14550
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254220

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5295
ctas_completed 636, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
7428, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16048128
gpgpu_n_tot_w_icount = 501504
gpgpu_n_stall_shd_mem = 81079
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 60800
gpgpu_n_mem_write_global = 21604
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5421600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 461376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11424
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153758	W0_Idle:1882123	W0_Scoreboard:633357	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:50982	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440094
single_issue_nums: WS0:282024	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 486400 {8:60800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 864160 {40:21604,}
traffic_breakdown_coretomem[INST_ACC_R] = 28480 {8:3560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2432000 {40:60800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172832 {8:21604,}
traffic_breakdown_memtocore[INST_ACC_R] = 569600 {40:14240,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76181 	5471 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34693 	27072 	8399 	6401 	3309 	2116 	3989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	71588 	8570 	1659 	612 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	157 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       150       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       144       147       148         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       152       166       142       153         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       146       150       145       148         0         0         0         0
dram[4]:        462       337       600       286       542       181       334       161       173       152       151       142         0         0         0         0
dram[5]:        312       314       228       238       181       202       158       157       153       148       147       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279595 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000472
n_activity=414 dram_eff=0.3188
bk0: 2a 279651i bk1: 0a 279665i bk2: 32a 279607i bk3: 32a 279606i bk4: 0a 279663i bk5: 0a 279663i bk6: 0a 279663i bk7: 0a 279663i bk8: 0a 279663i bk9: 0a 279663i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279664i bk13: 0a 279665i bk14: 0a 279665i bk15: 0a 279665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000472 
total_CMD = 279664 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 279447 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279595 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000236 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000547085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279598 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004577
n_activity=374 dram_eff=0.3422
bk0: 0a 279665i bk1: 0a 279666i bk2: 32a 279606i bk3: 32a 279606i bk4: 0a 279662i bk5: 0a 279663i bk6: 0a 279663i bk7: 0a 279663i bk8: 0a 279663i bk9: 0a 279663i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279664i bk13: 0a 279665i bk14: 0a 279665i bk15: 0a 279665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 279664 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 279464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279598 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000514904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279598 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004577
n_activity=374 dram_eff=0.3422
bk0: 0a 279665i bk1: 0a 279666i bk2: 32a 279609i bk3: 32a 279603i bk4: 0a 279662i bk5: 0a 279663i bk6: 0a 279663i bk7: 0a 279663i bk8: 0a 279663i bk9: 0a 279663i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279664i bk13: 0a 279665i bk14: 0a 279665i bk15: 0a 279665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 279664 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 279464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279598 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000504176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279598 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004577
n_activity=374 dram_eff=0.3422
bk0: 0a 279665i bk1: 0a 279666i bk2: 32a 279607i bk3: 32a 279605i bk4: 0a 279662i bk5: 0a 279663i bk6: 0a 279663i bk7: 0a 279663i bk8: 0a 279663i bk9: 0a 279663i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279664i bk13: 0a 279665i bk14: 0a 279665i bk15: 0a 279665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000458 
total_CMD = 279664 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 279464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279598 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000236 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000511328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279593 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004863
n_activity=414 dram_eff=0.3285
bk0: 0a 279666i bk1: 4a 279648i bk2: 32a 279606i bk3: 32a 279605i bk4: 0a 279662i bk5: 0a 279662i bk6: 0a 279663i bk7: 0a 279663i bk8: 0a 279663i bk9: 0a 279663i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279664i bk13: 0a 279665i bk14: 0a 279665i bk15: 0a 279665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000486 
total_CMD = 279664 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 279441 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279593 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000243 
Either_Row_CoL_Bus_Util = 0.000254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00064363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279664 n_nop=279597 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004577
n_activity=393 dram_eff=0.3257
bk0: 0a 279666i bk1: 8a 279642i bk2: 32a 279606i bk3: 24a 279616i bk4: 0a 279662i bk5: 0a 279662i bk6: 0a 279662i bk7: 0a 279662i bk8: 0a 279662i bk9: 0a 279662i bk10: 0a 279663i bk11: 0a 279664i bk12: 0a 279665i bk13: 0a 279666i bk14: 0a 279666i bk15: 0a 279666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000458 
total_CMD = 279664 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 279452 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279664 
n_nop = 279597 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000629327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11908, Miss = 34, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 6952, Miss = 32, Miss_rate = 0.005, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 6688, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 6960, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 6688, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 11922, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 6688, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 6976, Miss = 32, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 11596, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 6992, Miss = 36, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 6648, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 6656, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 96674
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0040
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12880
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21604
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=96674
icnt_total_pkts_simt_to_mem=85979
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 182593
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 182593
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 13)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 13)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 13)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.87498 (10 samples)
	minimum = 5 (10 samples)
	maximum = 138.6 (10 samples)
Network latency average = 9.61599 (10 samples)
	minimum = 5 (10 samples)
	maximum = 123.6 (10 samples)
Flit latency average = 9.61599 (10 samples)
	minimum = 5 (10 samples)
	maximum = 123.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0725935 (10 samples)
	minimum = 0.0607835 (10 samples)
	maximum = 0.123591 (10 samples)
Accepted packet rate average = 0.0725935 (10 samples)
	minimum = 0.0610539 (10 samples)
	maximum = 0.118333 (10 samples)
Injected flit rate average = 0.0725935 (10 samples)
	minimum = 0.0607835 (10 samples)
	maximum = 0.123591 (10 samples)
Accepted flit rate average = 0.0725935 (10 samples)
	minimum = 0.0610539 (10 samples)
	maximum = 0.118333 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 0 sec (60 sec)
gpgpu_simulation_rate = 249255 (inst/sec)
gpgpu_simulation_rate = 3531 (cycle/sec)
gpgpu_silicon_slowdown = 198244x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 23316
gpu_sim_insn = 236160
gpu_ipc =      10.1287
gpu_tot_sim_cycle = 235189
gpu_tot_sim_insn = 15191460
gpu_tot_ipc =      64.5926
gpu_tot_issued_cta = 648
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.7946% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1209
partiton_level_parallism_total  =       0.3776
partiton_level_parallism_util =       1.0960
partiton_level_parallism_util_total  =       2.8303
L2_BW  =       5.3723 GB/Sec
L2_BW_total  =       9.7401 GB/Sec
gpu_total_sim_rate=233714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 261540
	L1I_total_cache_misses = 11176
	L1I_total_cache_miss_rate = 0.0427
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5295
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14658
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 250364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11176
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5295
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14658
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 261540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5295
ctas_completed 648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8634, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 651, 
gpgpu_n_tot_thrd_icount = 16511232
gpgpu_n_tot_w_icount = 515976
gpgpu_n_stall_shd_mem = 84715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61952
gpgpu_n_mem_write_global = 22348
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 5498016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 463680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154322	W0_Idle:2299563	W0_Scoreboard:759637	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:440418
single_issue_nums: WS0:296496	WS1:219480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 495616 {8:61952,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 893920 {40:22348,}
traffic_breakdown_coretomem[INST_ACC_R] = 35872 {8:4484,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2478080 {40:61952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178784 {8:22348,}
traffic_breakdown_memtocore[INST_ACC_R] = 717440 {40:17936,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78077 	5471 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	37420 	27162 	8402 	6401 	3309 	2116 	3989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	73410 	8644 	1659 	612 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       190       535       178       338       163       264       150       153       141         0         0         0         0
dram[1]:        315       315       227       209       196       207       161       168       155       144       147       148         0         0         0         0
dram[2]:        341       460       189       598       181       544       162       320       152       166       142       153         0         0         0         0
dram[3]:        315       308       238       228       207       196       170       163       146       150       145       148         0         0         0         0
dram[4]:        462       337       600       286       542       181       334       161       173       152       151       142         0         0         0         0
dram[5]:        312       314       228       238       181       202       158       157       153       148       147       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310371 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004252
n_activity=414 dram_eff=0.3188
bk0: 2a 310427i bk1: 0a 310441i bk2: 32a 310383i bk3: 32a 310382i bk4: 0a 310439i bk5: 0a 310439i bk6: 0a 310439i bk7: 0a 310439i bk8: 0a 310439i bk9: 0a 310439i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310440i bk13: 0a 310441i bk14: 0a 310441i bk15: 0a 310441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000425 
total_CMD = 310440 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 310223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310371 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000492849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310374 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004123
n_activity=374 dram_eff=0.3422
bk0: 0a 310441i bk1: 0a 310442i bk2: 32a 310382i bk3: 32a 310382i bk4: 0a 310438i bk5: 0a 310439i bk6: 0a 310439i bk7: 0a 310439i bk8: 0a 310439i bk9: 0a 310439i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310440i bk13: 0a 310441i bk14: 0a 310441i bk15: 0a 310441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 310440 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 310240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310374 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000463858
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310374 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004123
n_activity=374 dram_eff=0.3422
bk0: 0a 310441i bk1: 0a 310442i bk2: 32a 310385i bk3: 32a 310379i bk4: 0a 310438i bk5: 0a 310439i bk6: 0a 310439i bk7: 0a 310439i bk8: 0a 310439i bk9: 0a 310439i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310440i bk13: 0a 310441i bk14: 0a 310441i bk15: 0a 310441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 310440 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 310240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310374 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000454194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310374 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004123
n_activity=374 dram_eff=0.3422
bk0: 0a 310441i bk1: 0a 310442i bk2: 32a 310383i bk3: 32a 310381i bk4: 0a 310438i bk5: 0a 310439i bk6: 0a 310439i bk7: 0a 310439i bk8: 0a 310439i bk9: 0a 310439i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310440i bk13: 0a 310441i bk14: 0a 310441i bk15: 0a 310441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 310440 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 310240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310374 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000460637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310369 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004381
n_activity=414 dram_eff=0.3285
bk0: 0a 310442i bk1: 4a 310424i bk2: 32a 310382i bk3: 32a 310381i bk4: 0a 310438i bk5: 0a 310438i bk6: 0a 310439i bk7: 0a 310439i bk8: 0a 310439i bk9: 0a 310439i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310440i bk13: 0a 310441i bk14: 0a 310441i bk15: 0a 310441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 310440 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 310217 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310369 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000579822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=310440 n_nop=310373 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004123
n_activity=393 dram_eff=0.3257
bk0: 0a 310442i bk1: 8a 310418i bk2: 32a 310382i bk3: 24a 310392i bk4: 0a 310438i bk5: 0a 310438i bk6: 0a 310438i bk7: 0a 310438i bk8: 0a 310438i bk9: 0a 310438i bk10: 0a 310439i bk11: 0a 310440i bk12: 0a 310441i bk13: 0a 310442i bk14: 0a 310442i bk15: 0a 310442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000412 
total_CMD = 310440 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 310228 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 310440 
n_nop = 310373 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000566937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12644, Miss = 34, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 7416, Miss = 32, Miss_rate = 0.004, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 7064, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 7424, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 7064, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 12586, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 7064, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 7344, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 12260, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 7360, Miss = 36, Miss_rate = 0.005, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 7016, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 7024, Miss = 32, Miss_rate = 0.005, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 102266
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0038
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 61952
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22348
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=102266
icnt_total_pkts_simt_to_mem=88799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07905
	minimum = 5
	maximum = 16
Network latency average = 5.07905
	minimum = 5
	maximum = 16
Slowest packet = 182660
Flit latency average = 5.07905
	minimum = 5
	maximum = 16
Slowest flit = 182660
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133623
	minimum = 0 (at node 11)
	maximum = 0.0315663 (at node 15)
Accepted packet rate average = 0.0133623
	minimum = 0 (at node 11)
	maximum = 0.0207583 (at node 15)
Injected flit rate average = 0.0133623
	minimum = 0 (at node 11)
	maximum = 0.0315663 (at node 15)
Accepted flit rate average= 0.0133623
	minimum = 0 (at node 11)
	maximum = 0.0207583 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.43898 (11 samples)
	minimum = 5 (11 samples)
	maximum = 127.455 (11 samples)
Network latency average = 9.20354 (11 samples)
	minimum = 5 (11 samples)
	maximum = 113.818 (11 samples)
Flit latency average = 9.20354 (11 samples)
	minimum = 5 (11 samples)
	maximum = 113.818 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0672088 (11 samples)
	minimum = 0.0552577 (11 samples)
	maximum = 0.115225 (11 samples)
Accepted packet rate average = 0.0672088 (11 samples)
	minimum = 0.0555035 (11 samples)
	maximum = 0.109462 (11 samples)
Injected flit rate average = 0.0672088 (11 samples)
	minimum = 0.0552577 (11 samples)
	maximum = 0.115225 (11 samples)
Accepted flit rate average = 0.0672088 (11 samples)
	minimum = 0.0555035 (11 samples)
	maximum = 0.109462 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 233714 (inst/sec)
gpgpu_simulation_rate = 3618 (cycle/sec)
gpgpu_silicon_slowdown = 193477x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
Destroy streams for kernel 12: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 6473
gpu_sim_insn = 3428352
gpu_ipc =     529.6388
gpu_tot_sim_cycle = 241662
gpu_tot_sim_insn = 18619812
gpu_tot_ipc =      77.0490
gpu_tot_issued_cta = 792
gpu_occupancy = 69.9047% 
gpu_tot_occupancy = 18.3049% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8597
partiton_level_parallism_total  =       0.4440
partiton_level_parallism_util =       3.4946
partiton_level_parallism_util_total  =       2.9263
L2_BW  =      64.8780 GB/Sec
L2_BW_total  =      11.2170 GB/Sec
gpu_total_sim_rate=251619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 315684
	L1I_total_cache_misses = 13070
	L1I_total_cache_miss_rate = 0.0414
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6035
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18114
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18069
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 302614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13070
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6035
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18114
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 315684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6035
ctas_completed 792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8820, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 19939584
gpgpu_n_tot_w_icount = 623112
gpgpu_n_stall_shd_mem = 100694
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75776
gpgpu_n_mem_write_global = 26956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 6751392
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14112
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74854
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:191934	W0_Idle:2305664	W0_Scoreboard:790240	W1:1256	W2:1176	W3:1096	W4:1016	W5:936	W6:856	W7:776	W8:696	W9:616	W10:536	W11:456	W12:376	W13:296	W14:216	W15:124	W16:65130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:350064	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 606208 {8:75776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1078240 {40:26956,}
traffic_breakdown_coretomem[INST_ACC_R] = 36504 {8:4563,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3031040 {40:75776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215648 {8:26956,}
traffic_breakdown_memtocore[INST_ACC_R] = 730080 {40:18252,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94962 	7018 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43191 	33580 	11079 	7595 	4231 	2609 	5025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	88741 	11162 	2084 	770 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	191 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       231       535       178       496       168       264       150       153       141         0         0         0         0
dram[1]:        315       315       273       256       196       207       184       168       155       155       150       148         0         0         0         0
dram[2]:        341       460       233       598       181       544       168       486       152       181       142       153         0         0         0         0
dram[3]:        315       308       257       261       207       196       170       184       151       150       145       151         0         0         0         0
dram[4]:        462       337       600       286       542       188       488       161       184       152       151       142         0         0         0         0
dram[5]:        312       314       261       264       183       202       188       168       153       154       151       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318915 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004138
n_activity=414 dram_eff=0.3188
bk0: 2a 318971i bk1: 0a 318985i bk2: 32a 318927i bk3: 32a 318926i bk4: 0a 318983i bk5: 0a 318983i bk6: 0a 318983i bk7: 0a 318983i bk8: 0a 318983i bk9: 0a 318983i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318984i bk13: 0a 318985i bk14: 0a 318985i bk15: 0a 318985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 318984 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 318767 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318915 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000479648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318918 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004013
n_activity=374 dram_eff=0.3422
bk0: 0a 318985i bk1: 0a 318986i bk2: 32a 318926i bk3: 32a 318926i bk4: 0a 318982i bk5: 0a 318983i bk6: 0a 318983i bk7: 0a 318983i bk8: 0a 318983i bk9: 0a 318983i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318984i bk13: 0a 318985i bk14: 0a 318985i bk15: 0a 318985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 318984 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 318784 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318918 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000451433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318918 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004013
n_activity=374 dram_eff=0.3422
bk0: 0a 318985i bk1: 0a 318986i bk2: 32a 318929i bk3: 32a 318923i bk4: 0a 318982i bk5: 0a 318983i bk6: 0a 318983i bk7: 0a 318983i bk8: 0a 318983i bk9: 0a 318983i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318984i bk13: 0a 318985i bk14: 0a 318985i bk15: 0a 318985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 318984 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 318784 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318918 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318918 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004013
n_activity=374 dram_eff=0.3422
bk0: 0a 318985i bk1: 0a 318986i bk2: 32a 318927i bk3: 32a 318925i bk4: 0a 318982i bk5: 0a 318983i bk6: 0a 318983i bk7: 0a 318983i bk8: 0a 318983i bk9: 0a 318983i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318984i bk13: 0a 318985i bk14: 0a 318985i bk15: 0a 318985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 318984 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 318784 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318918 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318913 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004264
n_activity=414 dram_eff=0.3285
bk0: 0a 318986i bk1: 4a 318968i bk2: 32a 318926i bk3: 32a 318925i bk4: 0a 318982i bk5: 0a 318982i bk6: 0a 318983i bk7: 0a 318983i bk8: 0a 318983i bk9: 0a 318983i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318984i bk13: 0a 318985i bk14: 0a 318985i bk15: 0a 318985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000426 
total_CMD = 318984 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 318761 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318913 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000564292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=318984 n_nop=318917 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004013
n_activity=393 dram_eff=0.3257
bk0: 0a 318986i bk1: 8a 318962i bk2: 32a 318926i bk3: 24a 318936i bk4: 0a 318982i bk5: 0a 318982i bk6: 0a 318982i bk7: 0a 318982i bk8: 0a 318982i bk9: 0a 318982i bk10: 0a 318983i bk11: 0a 318984i bk12: 0a 318985i bk13: 0a 318986i bk14: 0a 318986i bk15: 0a 318986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000401 
total_CMD = 318984 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 318772 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 318984 
n_nop = 318917 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000551752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14180, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 8920, Miss = 32, Miss_rate = 0.004, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 8664, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 8932, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 8664, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14226, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 8664, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 8952, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 13796, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 8968, Miss = 36, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 8520, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 8528, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 121014
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16892
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75776
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26956
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18252
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=121014
icnt_total_pkts_simt_to_mem=107310
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.9911
	minimum = 5
	maximum = 365
Network latency average = 20.1445
	minimum = 5
	maximum = 322
Slowest packet = 197119
Flit latency average = 20.1445
	minimum = 5
	maximum = 322
Slowest flit = 197930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.213188
	minimum = 0.178897 (at node 0)
	maximum = 0.25336 (at node 20)
Accepted packet rate average = 0.213188
	minimum = 0.181678 (at node 0)
	maximum = 0.247181 (at node 17)
Injected flit rate average = 0.213188
	minimum = 0.178897 (at node 0)
	maximum = 0.25336 (at node 20)
Accepted flit rate average= 0.213188
	minimum = 0.181678 (at node 0)
	maximum = 0.247181 (at node 17)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4017 (12 samples)
	minimum = 5 (12 samples)
	maximum = 147.25 (12 samples)
Network latency average = 10.1153 (12 samples)
	minimum = 5 (12 samples)
	maximum = 131.167 (12 samples)
Flit latency average = 10.1153 (12 samples)
	minimum = 5 (12 samples)
	maximum = 131.167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0793737 (12 samples)
	minimum = 0.065561 (12 samples)
	maximum = 0.126736 (12 samples)
Accepted packet rate average = 0.0793737 (12 samples)
	minimum = 0.0660181 (12 samples)
	maximum = 0.120939 (12 samples)
Injected flit rate average = 0.0793737 (12 samples)
	minimum = 0.065561 (12 samples)
	maximum = 0.126736 (12 samples)
Accepted flit rate average = 0.0793737 (12 samples)
	minimum = 0.0660181 (12 samples)
	maximum = 0.120939 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 251619 (inst/sec)
gpgpu_simulation_rate = 3265 (cycle/sec)
gpgpu_silicon_slowdown = 214395x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 13: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 268150
gpu_tot_sim_insn = 18640317
gpu_tot_ipc =      69.5145
gpu_tot_issued_cta = 793
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 18.0881% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.4005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.9223
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =      10.1191 GB/Sec
gpu_total_sim_rate=242082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 317374
	L1I_total_cache_misses = 13085
	L1I_total_cache_miss_rate = 0.0412
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6035
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18117
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 304289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13085
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6035
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18117
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 317374

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6035
ctas_completed 793, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8820, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 20034720
gpgpu_n_tot_w_icount = 626085
gpgpu_n_stall_shd_mem = 101229
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75808
gpgpu_n_mem_write_global = 26986
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 6756088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74885
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:191934	W0_Idle:2336281	W0_Scoreboard:809624	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:65496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547554
single_issue_nums: WS0:353037	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 606464 {8:75808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1079440 {40:26986,}
traffic_breakdown_coretomem[INST_ACC_R] = 36624 {8:4578,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3032320 {40:75808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 215888 {8:26986,}
traffic_breakdown_memtocore[INST_ACC_R] = 732480 {40:18312,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	95024 	7018 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43268 	33580 	11079 	7595 	4231 	2609 	5025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	88800 	11165 	2084 	770 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	201 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       231       535       178       496       168       264       150       153       141         0         0         0         0
dram[1]:        315       315       273       256       196       207       184       168       155       155       150       148         0         0         0         0
dram[2]:        341       460       233       598       181       544       168       486       152       181       142       153         0         0         0         0
dram[3]:        315       308       257       261       207       196       170       184       151       150       145       151         0         0         0         0
dram[4]:        462       337       600       286       542       188       488       161       184       152       151       142         0         0         0         0
dram[5]:        312       314       261       264       183       202       188       168       153       154       151       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353878 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003729
n_activity=414 dram_eff=0.3188
bk0: 2a 353934i bk1: 0a 353948i bk2: 32a 353890i bk3: 32a 353889i bk4: 0a 353946i bk5: 0a 353946i bk6: 0a 353946i bk7: 0a 353946i bk8: 0a 353946i bk9: 0a 353946i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353947i bk13: 0a 353948i bk14: 0a 353948i bk15: 0a 353948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 353947 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 353730 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353878 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000432268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353881 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003616
n_activity=374 dram_eff=0.3422
bk0: 0a 353948i bk1: 0a 353949i bk2: 32a 353889i bk3: 32a 353889i bk4: 0a 353945i bk5: 0a 353946i bk6: 0a 353946i bk7: 0a 353946i bk8: 0a 353946i bk9: 0a 353946i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353947i bk13: 0a 353948i bk14: 0a 353948i bk15: 0a 353948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000362 
total_CMD = 353947 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 353747 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353881 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000406841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353881 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003616
n_activity=374 dram_eff=0.3422
bk0: 0a 353948i bk1: 0a 353949i bk2: 32a 353892i bk3: 32a 353886i bk4: 0a 353945i bk5: 0a 353946i bk6: 0a 353946i bk7: 0a 353946i bk8: 0a 353946i bk9: 0a 353946i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353947i bk13: 0a 353948i bk14: 0a 353948i bk15: 0a 353948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000362 
total_CMD = 353947 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 353747 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353881 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000398365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353881 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003616
n_activity=374 dram_eff=0.3422
bk0: 0a 353948i bk1: 0a 353949i bk2: 32a 353890i bk3: 32a 353888i bk4: 0a 353945i bk5: 0a 353946i bk6: 0a 353946i bk7: 0a 353946i bk8: 0a 353946i bk9: 0a 353946i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353947i bk13: 0a 353948i bk14: 0a 353948i bk15: 0a 353948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000362 
total_CMD = 353947 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 353747 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353881 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353876 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003842
n_activity=414 dram_eff=0.3285
bk0: 0a 353949i bk1: 4a 353931i bk2: 32a 353889i bk3: 32a 353888i bk4: 0a 353945i bk5: 0a 353945i bk6: 0a 353946i bk7: 0a 353946i bk8: 0a 353946i bk9: 0a 353946i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353947i bk13: 0a 353948i bk14: 0a 353948i bk15: 0a 353948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000384 
total_CMD = 353947 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 353724 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353876 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000508551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=353947 n_nop=353880 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003616
n_activity=393 dram_eff=0.3257
bk0: 0a 353949i bk1: 8a 353925i bk2: 32a 353889i bk3: 24a 353899i bk4: 0a 353945i bk5: 0a 353945i bk6: 0a 353945i bk7: 0a 353945i bk8: 0a 353945i bk9: 0a 353945i bk10: 0a 353946i bk11: 0a 353947i bk12: 0a 353948i bk13: 0a 353949i bk14: 0a 353949i bk15: 0a 353949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000362 
total_CMD = 353947 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 353735 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 353947 
n_nop = 353880 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00049725

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14188, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 8920, Miss = 32, Miss_rate = 0.004, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 8692, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 8932, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 8672, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14226, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 8672, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 8972, Miss = 32, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 13804, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 8972, Miss = 36, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 8550, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 8536, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 121136
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16952
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75808
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26986
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=121136
icnt_total_pkts_simt_to_mem=107387
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 228462
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 228462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.98847 (13 samples)
	minimum = 5 (13 samples)
	maximum = 136.385 (13 samples)
Network latency average = 9.72412 (13 samples)
	minimum = 5 (13 samples)
	maximum = 121.538 (13 samples)
Flit latency average = 9.72412 (13 samples)
	minimum = 5 (13 samples)
	maximum = 121.538 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0732894 (13 samples)
	minimum = 0.0605178 (13 samples)
	maximum = 0.117211 (13 samples)
Accepted packet rate average = 0.0732894 (13 samples)
	minimum = 0.0609397 (13 samples)
	maximum = 0.11199 (13 samples)
Injected flit rate average = 0.0732894 (13 samples)
	minimum = 0.0605178 (13 samples)
	maximum = 0.117211 (13 samples)
Accepted flit rate average = 0.0732894 (13 samples)
	minimum = 0.0609397 (13 samples)
	maximum = 0.11199 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 242082 (inst/sec)
gpgpu_simulation_rate = 3482 (cycle/sec)
gpgpu_silicon_slowdown = 201033x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
Destroy streams for kernel 14: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 23309
gpu_sim_insn = 216480
gpu_ipc =       9.2874
gpu_tot_sim_cycle = 291459
gpu_tot_sim_insn = 18856797
gpu_tot_ipc =      64.6979
gpu_tot_issued_cta = 804
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.2570% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1109
partiton_level_parallism_total  =       0.3773
partiton_level_parallism_util =       1.1075
partiton_level_parallism_util_total  =       2.8139
L2_BW  =       4.9261 GB/Sec
L2_BW_total  =       9.7038 GB/Sec
gpu_total_sim_rate=232799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 324084
	L1I_total_cache_misses = 13932
	L1I_total_cache_miss_rate = 0.0430
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6035
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18216
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 310152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13932
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6035
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 18216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 324084

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6035
ctas_completed 804, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
8820, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 837, 837, 837, 837, 837, 837, 837, 837, 744, 744, 744, 744, 744, 744, 744, 744, 
gpgpu_n_tot_thrd_icount = 20459232
gpgpu_n_tot_w_icount = 639351
gpgpu_n_stall_shd_mem = 104562
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76864
gpgpu_n_mem_write_global = 27668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 6826136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 576432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75754
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192451	W0_Idle:2718850	W0_Scoreboard:925366	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:547851
single_issue_nums: WS0:366303	WS1:273048	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 614912 {8:76864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1106720 {40:27668,}
traffic_breakdown_coretomem[INST_ACC_R] = 43400 {8:5425,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3074560 {40:76864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221344 {8:27668,}
traffic_breakdown_memtocore[INST_ACC_R] = 868000 {40:21700,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 166 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96762 	7018 	782 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	45805 	33626 	11081 	7595 	4231 	2609 	5025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	90490 	11213 	2084 	770 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	224 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       231       535       178       496       168       264       150       153       141         0         0         0         0
dram[1]:        315       315       273       256       196       207       184       168       155       155       150       148         0         0         0         0
dram[2]:        341       460       233       598       181       544       168       486       152       181       142       153         0         0         0         0
dram[3]:        315       308       257       261       207       196       170       184       151       150       145       151         0         0         0         0
dram[4]:        462       337       600       286       542       188       488       161       184       152       151       142         0         0         0         0
dram[5]:        312       314       261       264       183       202       188       168       153       154       151       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384645 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003431
n_activity=414 dram_eff=0.3188
bk0: 2a 384701i bk1: 0a 384715i bk2: 32a 384657i bk3: 32a 384656i bk4: 0a 384713i bk5: 0a 384713i bk6: 0a 384713i bk7: 0a 384713i bk8: 0a 384713i bk9: 0a 384713i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384714i bk13: 0a 384715i bk14: 0a 384715i bk15: 0a 384715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000343 
total_CMD = 384714 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 384497 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384645 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384648 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003327
n_activity=374 dram_eff=0.3422
bk0: 0a 384715i bk1: 0a 384716i bk2: 32a 384656i bk3: 32a 384656i bk4: 0a 384712i bk5: 0a 384713i bk6: 0a 384713i bk7: 0a 384713i bk8: 0a 384713i bk9: 0a 384713i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384714i bk13: 0a 384715i bk14: 0a 384715i bk15: 0a 384715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000333 
total_CMD = 384714 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 384514 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384648 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000374304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384648 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003327
n_activity=374 dram_eff=0.3422
bk0: 0a 384715i bk1: 0a 384716i bk2: 32a 384659i bk3: 32a 384653i bk4: 0a 384712i bk5: 0a 384713i bk6: 0a 384713i bk7: 0a 384713i bk8: 0a 384713i bk9: 0a 384713i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384714i bk13: 0a 384715i bk14: 0a 384715i bk15: 0a 384715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000333 
total_CMD = 384714 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 384514 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384648 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000366506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384648 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003327
n_activity=374 dram_eff=0.3422
bk0: 0a 384715i bk1: 0a 384716i bk2: 32a 384657i bk3: 32a 384655i bk4: 0a 384712i bk5: 0a 384713i bk6: 0a 384713i bk7: 0a 384713i bk8: 0a 384713i bk9: 0a 384713i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384714i bk13: 0a 384715i bk14: 0a 384715i bk15: 0a 384715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000333 
total_CMD = 384714 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 384514 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384648 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000371705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384643 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003535
n_activity=414 dram_eff=0.3285
bk0: 0a 384716i bk1: 4a 384698i bk2: 32a 384656i bk3: 32a 384655i bk4: 0a 384712i bk5: 0a 384712i bk6: 0a 384713i bk7: 0a 384713i bk8: 0a 384713i bk9: 0a 384713i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384714i bk13: 0a 384715i bk14: 0a 384715i bk15: 0a 384715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000354 
total_CMD = 384714 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 384491 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384643 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00046788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384714 n_nop=384647 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003327
n_activity=393 dram_eff=0.3257
bk0: 0a 384716i bk1: 8a 384692i bk2: 32a 384656i bk3: 24a 384666i bk4: 0a 384712i bk5: 0a 384712i bk6: 0a 384712i bk7: 0a 384712i bk8: 0a 384712i bk9: 0a 384712i bk10: 0a 384713i bk11: 0a 384714i bk12: 0a 384715i bk13: 0a 384716i bk14: 0a 384716i bk15: 0a 384716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000333 
total_CMD = 384714 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 384502 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 384714 
n_nop = 384647 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000166 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000457483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14496, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 9360, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 9362, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 9372, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 9016, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14490, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 9016, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 9642, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14068, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 9316, Miss = 36, Miss_rate = 0.004, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 9244, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 8880, Miss = 32, Miss_rate = 0.004, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 126262
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20340
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76864
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27668
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=126262
icnt_total_pkts_simt_to_mem=109972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.11231
	minimum = 5
	maximum = 15
Network latency average = 5.11231
	minimum = 5
	maximum = 15
Slowest packet = 228526
Flit latency average = 5.11231
	minimum = 5
	maximum = 15
Slowest flit = 228526
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0122525
	minimum = 0 (at node 0)
	maximum = 0.0297739 (at node 25)
Accepted packet rate average = 0.0122525
	minimum = 0 (at node 0)
	maximum = 0.0212793 (at node 25)
Injected flit rate average = 0.0122525
	minimum = 0 (at node 0)
	maximum = 0.0297739 (at node 25)
Accepted flit rate average= 0.0122525
	minimum = 0 (at node 0)
	maximum = 0.0212793 (at node 25)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.64017 (14 samples)
	minimum = 5 (14 samples)
	maximum = 127.714 (14 samples)
Network latency average = 9.39471 (14 samples)
	minimum = 5 (14 samples)
	maximum = 113.929 (14 samples)
Flit latency average = 9.39471 (14 samples)
	minimum = 5 (14 samples)
	maximum = 113.929 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0689297 (14 samples)
	minimum = 0.0561951 (14 samples)
	maximum = 0.110965 (14 samples)
Accepted packet rate average = 0.0689297 (14 samples)
	minimum = 0.0565869 (14 samples)
	maximum = 0.105511 (14 samples)
Injected flit rate average = 0.0689297 (14 samples)
	minimum = 0.0561951 (14 samples)
	maximum = 0.110965 (14 samples)
Accepted flit rate average = 0.0689297 (14 samples)
	minimum = 0.0565869 (14 samples)
	maximum = 0.105511 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 232799 (inst/sec)
gpgpu_simulation_rate = 3598 (cycle/sec)
gpgpu_silicon_slowdown = 194552x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
Destroy streams for kernel 15: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5708
gpu_sim_insn = 2880768
gpu_ipc =     504.6895
gpu_tot_sim_cycle = 297167
gpu_tot_sim_insn = 21737565
gpu_tot_ipc =      73.1493
gpu_tot_issued_cta = 925
gpu_occupancy = 67.6578% 
gpu_tot_occupancy = 18.0276% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7262
partiton_level_parallism_total  =       0.4224
partiton_level_parallism_util =       3.3486
partiton_level_parallism_util_total  =       2.8707
L2_BW  =      61.9257 GB/Sec
L2_BW_total  =      10.7069 GB/Sec
gpu_total_sim_rate=244242

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 369580
	L1I_total_cache_misses = 15677
	L1I_total_cache_miss_rate = 0.0424
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6703
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21120
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21075
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15677
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6703
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 369580

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6703
ctas_completed 925, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9006, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 23340000
gpgpu_n_tot_w_icount = 729375
gpgpu_n_stall_shd_mem = 118041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88480
gpgpu_n_mem_write_global = 31540
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 7879320
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17080
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223873	W0_Idle:2725391	W0_Scoreboard:957089	W1:1570	W2:1470	W3:1370	W4:1270	W5:1170	W6:1070	W7:970	W8:870	W9:770	W10:670	W11:570	W12:470	W13:370	W14:270	W15:155	W16:78465	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:411315	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 707840 {8:88480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1261600 {40:31540,}
traffic_breakdown_coretomem[INST_ACC_R] = 43984 {8:5498,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3539200 {40:88480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252320 {8:31540,}
traffic_breakdown_memtocore[INST_ACC_R] = 879680 {40:21992,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110792 	8475 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	49497 	38095 	13375 	9632 	5855 	3167 	5912 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101747 	14455 	2902 	935 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       141         0         0         0         0
dram[1]:        315       315       276       256       474       207       493       222       227       187       201       148         0         0         0         0
dram[2]:        341       460       273       598       199       544       206       486       180       181       142       153         0         0         0         0
dram[3]:        315       308       257       290       207       486       210       514       184       243       145       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       142         0         0         0         0
dram[5]:        312       314       299       264       476       203       500       220       244       187       176       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392179 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003365
n_activity=414 dram_eff=0.3188
bk0: 2a 392235i bk1: 0a 392249i bk2: 32a 392191i bk3: 32a 392190i bk4: 0a 392247i bk5: 0a 392247i bk6: 0a 392247i bk7: 0a 392247i bk8: 0a 392247i bk9: 0a 392247i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392248i bk13: 0a 392249i bk14: 0a 392249i bk15: 0a 392249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000337 
total_CMD = 392248 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 392031 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392179 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000390059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392182 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003263
n_activity=374 dram_eff=0.3422
bk0: 0a 392249i bk1: 0a 392250i bk2: 32a 392190i bk3: 32a 392190i bk4: 0a 392246i bk5: 0a 392247i bk6: 0a 392247i bk7: 0a 392247i bk8: 0a 392247i bk9: 0a 392247i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392248i bk13: 0a 392249i bk14: 0a 392249i bk15: 0a 392249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 392248 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 392048 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392182 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392182 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003263
n_activity=374 dram_eff=0.3422
bk0: 0a 392249i bk1: 0a 392250i bk2: 32a 392193i bk3: 32a 392187i bk4: 0a 392246i bk5: 0a 392247i bk6: 0a 392247i bk7: 0a 392247i bk8: 0a 392247i bk9: 0a 392247i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392248i bk13: 0a 392249i bk14: 0a 392249i bk15: 0a 392249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 392248 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 392048 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392182 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000359466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392182 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003263
n_activity=374 dram_eff=0.3422
bk0: 0a 392249i bk1: 0a 392250i bk2: 32a 392191i bk3: 32a 392189i bk4: 0a 392246i bk5: 0a 392247i bk6: 0a 392247i bk7: 0a 392247i bk8: 0a 392247i bk9: 0a 392247i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392248i bk13: 0a 392249i bk14: 0a 392249i bk15: 0a 392249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 392248 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 392048 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392182 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000364565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392177 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003467
n_activity=414 dram_eff=0.3285
bk0: 0a 392250i bk1: 4a 392232i bk2: 32a 392190i bk3: 32a 392189i bk4: 0a 392246i bk5: 0a 392246i bk6: 0a 392247i bk7: 0a 392247i bk8: 0a 392247i bk9: 0a 392247i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392248i bk13: 0a 392249i bk14: 0a 392249i bk15: 0a 392249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000347 
total_CMD = 392248 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 392025 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392177 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000458893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392248 n_nop=392181 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003263
n_activity=393 dram_eff=0.3257
bk0: 0a 392250i bk1: 8a 392226i bk2: 32a 392190i bk3: 24a 392200i bk4: 0a 392246i bk5: 0a 392246i bk6: 0a 392246i bk7: 0a 392246i bk8: 0a 392246i bk9: 0a 392246i bk10: 0a 392247i bk11: 0a 392248i bk12: 0a 392249i bk13: 0a 392250i bk14: 0a 392250i bk15: 0a 392250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000326 
total_CMD = 392248 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 392036 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 392248 
n_nop = 392181 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14496, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 10816, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 11698, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 10832, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 10400, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14586, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 10400, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 12074, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14068, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 10796, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 11612, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 10264, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 142042
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20632
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88480
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21992
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=142042
icnt_total_pkts_simt_to_mem=125533
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.4624
	minimum = 5
	maximum = 376
Network latency average = 24.5855
	minimum = 5
	maximum = 327
Slowest packet = 242545
Flit latency average = 24.5855
	minimum = 5
	maximum = 327
Slowest flit = 243055
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.20336
	minimum = 0 (at node 15)
	maximum = 0.426069 (at node 22)
Accepted packet rate average = 0.20336
	minimum = 0 (at node 15)
	maximum = 0.414856 (at node 25)
Injected flit rate average = 0.20336
	minimum = 0 (at node 15)
	maximum = 0.426069 (at node 22)
Accepted flit rate average= 0.20336
	minimum = 0 (at node 15)
	maximum = 0.414856 (at node 25)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.695 (15 samples)
	minimum = 5 (15 samples)
	maximum = 144.267 (15 samples)
Network latency average = 10.4074 (15 samples)
	minimum = 5 (15 samples)
	maximum = 128.133 (15 samples)
Flit latency average = 10.4074 (15 samples)
	minimum = 5 (15 samples)
	maximum = 128.133 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0778917 (15 samples)
	minimum = 0.0524488 (15 samples)
	maximum = 0.131972 (15 samples)
Accepted packet rate average = 0.0778917 (15 samples)
	minimum = 0.0528144 (15 samples)
	maximum = 0.126134 (15 samples)
Injected flit rate average = 0.0778917 (15 samples)
	minimum = 0.0524488 (15 samples)
	maximum = 0.131972 (15 samples)
Accepted flit rate average = 0.0778917 (15 samples)
	minimum = 0.0528144 (15 samples)
	maximum = 0.126134 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 244242 (inst/sec)
gpgpu_simulation_rate = 3338 (cycle/sec)
gpgpu_silicon_slowdown = 209706x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 16: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 26487
gpu_sim_insn = 20505
gpu_ipc =       0.7742
gpu_tot_sim_cycle = 323654
gpu_tot_sim_insn = 21758070
gpu_tot_ipc =      67.2263
gpu_tot_issued_cta = 926
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.8475% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3881
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.8674
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       9.8391 GB/Sec
gpu_total_sim_rate=236500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 371270
	L1I_total_cache_misses = 15692
	L1I_total_cache_miss_rate = 0.0423
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6703
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21123
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21078
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 355578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15692
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6703
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21123
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 371270

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6703
ctas_completed 926, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9006, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 23435136
gpgpu_n_tot_w_icount = 732348
gpgpu_n_stall_shd_mem = 118576
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88512
gpgpu_n_mem_write_global = 31570
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 7884016
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223873	W0_Idle:2756006	W0_Scoreboard:976473	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:78831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:637875
single_issue_nums: WS0:414288	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 708096 {8:88512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1262800 {40:31570,}
traffic_breakdown_coretomem[INST_ACC_R] = 44104 {8:5513,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3540480 {40:88512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 252560 {8:31570,}
traffic_breakdown_memtocore[INST_ACC_R] = 882080 {40:22052,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110854 	8475 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	49574 	38095 	13375 	9632 	5855 	3167 	5912 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101807 	14457 	2902 	935 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	244 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       141         0         0         0         0
dram[1]:        315       315       276       256       474       207       493       222       227       187       201       148         0         0         0         0
dram[2]:        341       460       273       598       199       544       206       486       180       181       142       153         0         0         0         0
dram[3]:        315       308       257       290       207       486       210       514       184       243       145       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       142         0         0         0         0
dram[5]:        312       314       299       264       476       203       500       220       244       187       176       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427141 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000309
n_activity=414 dram_eff=0.3188
bk0: 2a 427197i bk1: 0a 427211i bk2: 32a 427153i bk3: 32a 427152i bk4: 0a 427209i bk5: 0a 427209i bk6: 0a 427209i bk7: 0a 427209i bk8: 0a 427209i bk9: 0a 427209i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427210i bk13: 0a 427211i bk14: 0a 427211i bk15: 0a 427211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 427210 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 426993 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427141 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427144 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002996
n_activity=374 dram_eff=0.3422
bk0: 0a 427211i bk1: 0a 427212i bk2: 32a 427152i bk3: 32a 427152i bk4: 0a 427208i bk5: 0a 427209i bk6: 0a 427209i bk7: 0a 427209i bk8: 0a 427209i bk9: 0a 427209i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427210i bk13: 0a 427211i bk14: 0a 427211i bk15: 0a 427211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000300 
total_CMD = 427210 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 427010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427144 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000337071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427144 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002996
n_activity=374 dram_eff=0.3422
bk0: 0a 427211i bk1: 0a 427212i bk2: 32a 427155i bk3: 32a 427149i bk4: 0a 427208i bk5: 0a 427209i bk6: 0a 427209i bk7: 0a 427209i bk8: 0a 427209i bk9: 0a 427209i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427210i bk13: 0a 427211i bk14: 0a 427211i bk15: 0a 427211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000300 
total_CMD = 427210 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 427010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427144 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427144 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002996
n_activity=374 dram_eff=0.3422
bk0: 0a 427211i bk1: 0a 427212i bk2: 32a 427153i bk3: 32a 427151i bk4: 0a 427208i bk5: 0a 427209i bk6: 0a 427209i bk7: 0a 427209i bk8: 0a 427209i bk9: 0a 427209i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427210i bk13: 0a 427211i bk14: 0a 427211i bk15: 0a 427211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000300 
total_CMD = 427210 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 427010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427144 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00033473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427139 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003183
n_activity=414 dram_eff=0.3285
bk0: 0a 427212i bk1: 4a 427194i bk2: 32a 427152i bk3: 32a 427151i bk4: 0a 427208i bk5: 0a 427208i bk6: 0a 427209i bk7: 0a 427209i bk8: 0a 427209i bk9: 0a 427209i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427210i bk13: 0a 427211i bk14: 0a 427211i bk15: 0a 427211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000318 
total_CMD = 427210 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 426987 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427139 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000159 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=427210 n_nop=427143 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002996
n_activity=393 dram_eff=0.3257
bk0: 0a 427212i bk1: 8a 427188i bk2: 32a 427152i bk3: 24a 427162i bk4: 0a 427208i bk5: 0a 427208i bk6: 0a 427208i bk7: 0a 427208i bk8: 0a 427208i bk9: 0a 427208i bk10: 0a 427209i bk11: 0a 427210i bk12: 0a 427211i bk13: 0a 427212i bk14: 0a 427212i bk15: 0a 427212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000300 
total_CMD = 427210 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 426998 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 427210 
n_nop = 427143 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14504, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 10816, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 11726, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 10832, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 10408, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14586, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 10408, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 12096, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14076, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 10800, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 11640, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 10272, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 142164
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20692
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=142164
icnt_total_pkts_simt_to_mem=125610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0201
	minimum = 5
	maximum = 6
Network latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest packet = 267714
Flit latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest flit = 267714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 4)
Accepted packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 4)
Injected flit rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 4)
Accepted flit rate average= 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3403 (16 samples)
	minimum = 5 (16 samples)
	maximum = 135.625 (16 samples)
Network latency average = 10.0707 (16 samples)
	minimum = 5 (16 samples)
	maximum = 120.5 (16 samples)
Flit latency average = 10.0707 (16 samples)
	minimum = 5 (16 samples)
	maximum = 120.5 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0730408 (16 samples)
	minimum = 0.0491707 (16 samples)
	maximum = 0.123906 (16 samples)
Accepted packet rate average = 0.0730408 (16 samples)
	minimum = 0.0495135 (16 samples)
	maximum = 0.118538 (16 samples)
Injected flit rate average = 0.0730408 (16 samples)
	minimum = 0.0491707 (16 samples)
	maximum = 0.123906 (16 samples)
Accepted flit rate average = 0.0730408 (16 samples)
	minimum = 0.0495135 (16 samples)
	maximum = 0.118538 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 236500 (inst/sec)
gpgpu_simulation_rate = 3517 (cycle/sec)
gpgpu_silicon_slowdown = 199033x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
Destroy streams for kernel 17: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 23299
gpu_sim_insn = 196800
gpu_ipc =       8.4467
gpu_tot_sim_cycle = 346953
gpu_tot_sim_insn = 21954870
gpu_tot_ipc =      63.2791
gpu_tot_issued_cta = 936
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.4239% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1009
partiton_level_parallism_total  =       0.3688
partiton_level_parallism_util =       1.0992
partiton_level_parallism_util_total  =       2.7851
L2_BW  =       4.4802 GB/Sec
L2_BW_total  =       9.4793 GB/Sec
gpu_total_sim_rate=228696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 377370
	L1I_total_cache_misses = 16462
	L1I_total_cache_miss_rate = 0.0436
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6703
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21213
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 360908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16462
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6703
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21213
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 377370

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6703
ctas_completed 936, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9006, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 837, 837, 837, 837, 837, 837, 837, 837, 
gpgpu_n_tot_thrd_icount = 23821056
gpgpu_n_tot_w_icount = 744408
gpgpu_n_stall_shd_mem = 121606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 89472
gpgpu_n_mem_write_global = 32190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 7947696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 671328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 88191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:224343	W0_Idle:3103676	W0_Scoreboard:1081693	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:638145
single_issue_nums: WS0:426348	WS1:318060	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 715776 {8:89472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1287600 {40:32190,}
traffic_breakdown_coretomem[INST_ACC_R] = 50264 {8:6283,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3578880 {40:89472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 257520 {8:32190,}
traffic_breakdown_memtocore[INST_ACC_R] = 1005280 {40:25132,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112434 	8475 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51834 	38184 	13376 	9632 	5855 	3167 	5912 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103346 	14498 	2902 	935 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       141         0         0         0         0
dram[1]:        315       315       276       256       474       207       493       222       227       187       201       148         0         0         0         0
dram[2]:        341       460       273       598       199       544       206       486       180       181       142       153         0         0         0         0
dram[3]:        315       308       257       290       207       486       210       514       184       243       145       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       142         0         0         0         0
dram[5]:        312       314       299       264       476       203       500       220       244       187       176       146         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457895 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002882
n_activity=414 dram_eff=0.3188
bk0: 2a 457951i bk1: 0a 457965i bk2: 32a 457907i bk3: 32a 457906i bk4: 0a 457963i bk5: 0a 457963i bk6: 0a 457963i bk7: 0a 457963i bk8: 0a 457963i bk9: 0a 457963i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457964i bk13: 0a 457965i bk14: 0a 457965i bk15: 0a 457965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000288 
total_CMD = 457964 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 457747 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457895 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000334087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457898 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=374 dram_eff=0.3422
bk0: 0a 457965i bk1: 0a 457966i bk2: 32a 457906i bk3: 32a 457906i bk4: 0a 457962i bk5: 0a 457963i bk6: 0a 457963i bk7: 0a 457963i bk8: 0a 457963i bk9: 0a 457963i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457964i bk13: 0a 457965i bk14: 0a 457965i bk15: 0a 457965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 457964 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 457764 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457898 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457898 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=374 dram_eff=0.3422
bk0: 0a 457965i bk1: 0a 457966i bk2: 32a 457909i bk3: 32a 457903i bk4: 0a 457962i bk5: 0a 457963i bk6: 0a 457963i bk7: 0a 457963i bk8: 0a 457963i bk9: 0a 457963i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457964i bk13: 0a 457965i bk14: 0a 457965i bk15: 0a 457965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 457964 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 457764 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457898 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457898 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=374 dram_eff=0.3422
bk0: 0a 457965i bk1: 0a 457966i bk2: 32a 457907i bk3: 32a 457905i bk4: 0a 457962i bk5: 0a 457963i bk6: 0a 457963i bk7: 0a 457963i bk8: 0a 457963i bk9: 0a 457963i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457964i bk13: 0a 457965i bk14: 0a 457965i bk15: 0a 457965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 457964 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 457764 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457898 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000312252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457893 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000297
n_activity=414 dram_eff=0.3285
bk0: 0a 457966i bk1: 4a 457948i bk2: 32a 457906i bk3: 32a 457905i bk4: 0a 457962i bk5: 0a 457962i bk6: 0a 457963i bk7: 0a 457963i bk8: 0a 457963i bk9: 0a 457963i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457964i bk13: 0a 457965i bk14: 0a 457965i bk15: 0a 457965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 457964 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 457741 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457893 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000393044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457964 n_nop=457897 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=393 dram_eff=0.3257
bk0: 0a 457966i bk1: 8a 457942i bk2: 32a 457906i bk3: 24a 457916i bk4: 0a 457962i bk5: 0a 457962i bk6: 0a 457962i bk7: 0a 457962i bk8: 0a 457962i bk9: 0a 457962i bk10: 0a 457963i bk11: 0a 457964i bk12: 0a 457965i bk13: 0a 457966i bk14: 0a 457966i bk15: 0a 457966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000279 
total_CMD = 457964 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 457752 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 457964 
n_nop = 457897 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00038431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14784, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 11216, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 12322, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 11232, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 10728, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14826, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 10728, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 12712, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14316, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 11128, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 12232, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 10600, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 146824
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0027
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 23772
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 89472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32190
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25132
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=146824
icnt_total_pkts_simt_to_mem=127960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09116
	minimum = 5
	maximum = 14
Network latency average = 5.09116
	minimum = 5
	maximum = 14
Slowest packet = 267778
Flit latency average = 5.09116
	minimum = 5
	maximum = 14
Slowest flit = 267778
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0111434
	minimum = 0 (at node 0)
	maximum = 0.0264389 (at node 22)
Accepted packet rate average = 0.0111434
	minimum = 0 (at node 0)
	maximum = 0.0200009 (at node 5)
Injected flit rate average = 0.0111434
	minimum = 0 (at node 0)
	maximum = 0.0264389 (at node 22)
Accepted flit rate average= 0.0111434
	minimum = 0 (at node 0)
	maximum = 0.0200009 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0315 (17 samples)
	minimum = 5 (17 samples)
	maximum = 128.471 (17 samples)
Network latency average = 9.77781 (17 samples)
	minimum = 5 (17 samples)
	maximum = 114.235 (17 samples)
Flit latency average = 9.77781 (17 samples)
	minimum = 5 (17 samples)
	maximum = 114.235 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0693998 (17 samples)
	minimum = 0.0462783 (17 samples)
	maximum = 0.118172 (17 samples)
Accepted packet rate average = 0.0693998 (17 samples)
	minimum = 0.046601 (17 samples)
	maximum = 0.112742 (17 samples)
Injected flit rate average = 0.0693998 (17 samples)
	minimum = 0.0462783 (17 samples)
	maximum = 0.118172 (17 samples)
Accepted flit rate average = 0.0693998 (17 samples)
	minimum = 0.046601 (17 samples)
	maximum = 0.112742 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 228696 (inst/sec)
gpgpu_simulation_rate = 3614 (cycle/sec)
gpgpu_silicon_slowdown = 193691x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
Destroy streams for kernel 18: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 4822
gpu_sim_insn = 2380800
gpu_ipc =     493.7370
gpu_tot_sim_cycle = 351775
gpu_tot_sim_insn = 24335670
gpu_tot_ipc =      69.1796
gpu_tot_issued_cta = 1036
gpu_occupancy = 66.3540% 
gpu_tot_occupancy = 17.7117% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6684
partiton_level_parallism_total  =       0.4003
partiton_level_parallism_util =       3.2824
partiton_level_parallism_util_total  =       2.8242
L2_BW  =      60.7058 GB/Sec
L2_BW_total  =      10.1815 GB/Sec
gpu_total_sim_rate=238585

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 414970
	L1I_total_cache_misses = 18067
	L1I_total_cache_miss_rate = 0.0435
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7303
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23613
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23568
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 396903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18067
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23613
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 414970

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7303
ctas_completed 1036, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9192, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 26201856
gpgpu_n_tot_w_icount = 818808
gpgpu_n_stall_shd_mem = 132627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 99072
gpgpu_n_mem_write_global = 35390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 8818096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 19824
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:250233	W0_Idle:3109584	W0_Scoreboard:1111965	W1:1884	W2:1764	W3:1644	W4:1524	W5:1404	W6:1284	W7:1164	W8:1044	W9:924	W10:804	W11:684	W12:564	W13:444	W14:324	W15:186	W16:90621	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:463548	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 792576 {8:99072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1415600 {40:35390,}
traffic_breakdown_coretomem[INST_ACC_R] = 50800 {8:6350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3962880 {40:99072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283120 {8:35390,}
traffic_breakdown_memtocore[INST_ACC_R] = 1016000 {40:25400,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123882 	9827 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55190 	42005 	15017 	10962 	7219 	3849 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	113547 	16521 	3335 	1078 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       207       493       222       441       187       201       154         0         0         0         0
dram[2]:        341       460       273       598       202       544       206       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       207       486       210       514       184       452       154       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       203       500       220       449       187       176       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464259 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002843
n_activity=414 dram_eff=0.3188
bk0: 2a 464315i bk1: 0a 464329i bk2: 32a 464271i bk3: 32a 464270i bk4: 0a 464327i bk5: 0a 464327i bk6: 0a 464327i bk7: 0a 464327i bk8: 0a 464327i bk9: 0a 464327i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464328i bk13: 0a 464329i bk14: 0a 464329i bk15: 0a 464329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 464328 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 464111 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464259 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464262 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002757
n_activity=374 dram_eff=0.3422
bk0: 0a 464329i bk1: 0a 464330i bk2: 32a 464270i bk3: 32a 464270i bk4: 0a 464326i bk5: 0a 464327i bk6: 0a 464327i bk7: 0a 464327i bk8: 0a 464327i bk9: 0a 464327i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464328i bk13: 0a 464329i bk14: 0a 464329i bk15: 0a 464329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 464328 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 464128 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464262 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464262 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002757
n_activity=374 dram_eff=0.3422
bk0: 0a 464329i bk1: 0a 464330i bk2: 32a 464273i bk3: 32a 464267i bk4: 0a 464326i bk5: 0a 464327i bk6: 0a 464327i bk7: 0a 464327i bk8: 0a 464327i bk9: 0a 464327i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464328i bk13: 0a 464329i bk14: 0a 464329i bk15: 0a 464329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 464328 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 464128 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464262 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000303665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464262 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002757
n_activity=374 dram_eff=0.3422
bk0: 0a 464329i bk1: 0a 464330i bk2: 32a 464271i bk3: 32a 464269i bk4: 0a 464326i bk5: 0a 464327i bk6: 0a 464327i bk7: 0a 464327i bk8: 0a 464327i bk9: 0a 464327i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464328i bk13: 0a 464329i bk14: 0a 464329i bk15: 0a 464329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 464328 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 464128 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464262 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464257 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002929
n_activity=414 dram_eff=0.3285
bk0: 0a 464330i bk1: 4a 464312i bk2: 32a 464270i bk3: 32a 464269i bk4: 0a 464326i bk5: 0a 464326i bk6: 0a 464327i bk7: 0a 464327i bk8: 0a 464327i bk9: 0a 464327i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464328i bk13: 0a 464329i bk14: 0a 464329i bk15: 0a 464329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000293 
total_CMD = 464328 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 464105 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464257 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000387657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=464328 n_nop=464261 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002757
n_activity=393 dram_eff=0.3257
bk0: 0a 464330i bk1: 8a 464306i bk2: 32a 464270i bk3: 24a 464280i bk4: 0a 464326i bk5: 0a 464326i bk6: 0a 464326i bk7: 0a 464326i bk8: 0a 464326i bk9: 0a 464326i bk10: 0a 464327i bk11: 0a 464328i bk12: 0a 464329i bk13: 0a 464330i bk14: 0a 464330i bk15: 0a 464330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000276 
total_CMD = 464328 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 464116 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 464328 
n_nop = 464261 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000379042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14784, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 12464, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 14034, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 12484, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 11992, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14914, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 11992, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 14524, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14316, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 12544, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 13916, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 11928, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 159892
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0024
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24040
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 99072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35390
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=159892
icnt_total_pkts_simt_to_mem=140827
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1165
	minimum = 5
	maximum = 318
Network latency average = 24.2301
	minimum = 5
	maximum = 281
Slowest packet = 281157
Flit latency average = 24.2301
	minimum = 5
	maximum = 281
Slowest flit = 281526
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.199203
	minimum = 0 (at node 15)
	maximum = 0.375778 (at node 22)
Accepted packet rate average = 0.199203
	minimum = 0 (at node 15)
	maximum = 0.36209 (at node 22)
Injected flit rate average = 0.199203
	minimum = 0 (at node 15)
	maximum = 0.375778 (at node 22)
Accepted flit rate average= 0.199203
	minimum = 0 (at node 15)
	maximum = 0.36209 (at node 22)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8696 (18 samples)
	minimum = 5 (18 samples)
	maximum = 139 (18 samples)
Network latency average = 10.5807 (18 samples)
	minimum = 5 (18 samples)
	maximum = 123.5 (18 samples)
Flit latency average = 10.5807 (18 samples)
	minimum = 5 (18 samples)
	maximum = 123.5 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0766111 (18 samples)
	minimum = 0.0437073 (18 samples)
	maximum = 0.132484 (18 samples)
Accepted packet rate average = 0.0766111 (18 samples)
	minimum = 0.044012 (18 samples)
	maximum = 0.126595 (18 samples)
Injected flit rate average = 0.0766111 (18 samples)
	minimum = 0.0437073 (18 samples)
	maximum = 0.132484 (18 samples)
Accepted flit rate average = 0.0766111 (18 samples)
	minimum = 0.044012 (18 samples)
	maximum = 0.126595 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 238585 (inst/sec)
gpgpu_simulation_rate = 3448 (cycle/sec)
gpgpu_silicon_slowdown = 203016x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 19: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 26487
gpu_sim_insn = 20505
gpu_ipc =       0.7742
gpu_tot_sim_cycle = 378262
gpu_tot_sim_insn = 24356175
gpu_tot_ipc =      64.3897
gpu_tot_issued_cta = 1037
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.5567% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3725
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.8214
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       9.4757 GB/Sec
gpu_total_sim_rate=231963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 416660
	L1I_total_cache_misses = 18082
	L1I_total_cache_miss_rate = 0.0434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7303
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23616
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23571
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 398578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18082
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23616
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 416660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7303
ctas_completed 1037, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
9192, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 26296992
gpgpu_n_tot_w_icount = 821781
gpgpu_n_stall_shd_mem = 133162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 99104
gpgpu_n_mem_write_global = 35420
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 8822792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 748176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:250233	W0_Idle:3140199	W0_Scoreboard:1131349	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:90987	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712545
single_issue_nums: WS0:466521	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 792832 {8:99104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1416800 {40:35420,}
traffic_breakdown_coretomem[INST_ACC_R] = 50920 {8:6365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3964160 {40:99104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 283360 {8:35420,}
traffic_breakdown_memtocore[INST_ACC_R] = 1018400 {40:25460,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123944 	9827 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55267 	42005 	15017 	10962 	7219 	3849 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	113607 	16523 	3335 	1078 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	286 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       207       493       222       441       187       201       154         0         0         0         0
dram[2]:        341       460       273       598       202       544       206       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       207       486       210       514       184       452       154       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       203       500       220       449       187       176       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499221 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002644
n_activity=414 dram_eff=0.3188
bk0: 2a 499277i bk1: 0a 499291i bk2: 32a 499233i bk3: 32a 499232i bk4: 0a 499289i bk5: 0a 499289i bk6: 0a 499289i bk7: 0a 499289i bk8: 0a 499289i bk9: 0a 499289i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499290i bk13: 0a 499291i bk14: 0a 499291i bk15: 0a 499291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000264 
total_CMD = 499290 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 499073 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499221 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000306435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499224 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002564
n_activity=374 dram_eff=0.3422
bk0: 0a 499291i bk1: 0a 499292i bk2: 32a 499232i bk3: 32a 499232i bk4: 0a 499288i bk5: 0a 499289i bk6: 0a 499289i bk7: 0a 499289i bk8: 0a 499289i bk9: 0a 499289i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499290i bk13: 0a 499291i bk14: 0a 499291i bk15: 0a 499291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 499290 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 499090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499224 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499224 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002564
n_activity=374 dram_eff=0.3422
bk0: 0a 499291i bk1: 0a 499292i bk2: 32a 499235i bk3: 32a 499229i bk4: 0a 499288i bk5: 0a 499289i bk6: 0a 499289i bk7: 0a 499289i bk8: 0a 499289i bk9: 0a 499289i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499290i bk13: 0a 499291i bk14: 0a 499291i bk15: 0a 499291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 499290 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 499090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499224 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499224 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002564
n_activity=374 dram_eff=0.3422
bk0: 0a 499291i bk1: 0a 499292i bk2: 32a 499233i bk3: 32a 499231i bk4: 0a 499288i bk5: 0a 499289i bk6: 0a 499289i bk7: 0a 499289i bk8: 0a 499289i bk9: 0a 499289i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499290i bk13: 0a 499291i bk14: 0a 499291i bk15: 0a 499291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 499290 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 499090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499224 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000286407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499219 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=414 dram_eff=0.3285
bk0: 0a 499292i bk1: 4a 499274i bk2: 32a 499232i bk3: 32a 499231i bk4: 0a 499288i bk5: 0a 499288i bk6: 0a 499289i bk7: 0a 499289i bk8: 0a 499289i bk9: 0a 499289i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499290i bk13: 0a 499291i bk14: 0a 499291i bk15: 0a 499291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 499290 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 499067 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499219 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000360512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=499290 n_nop=499223 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002564
n_activity=393 dram_eff=0.3257
bk0: 0a 499292i bk1: 8a 499268i bk2: 32a 499232i bk3: 24a 499242i bk4: 0a 499288i bk5: 0a 499288i bk6: 0a 499288i bk7: 0a 499288i bk8: 0a 499288i bk9: 0a 499288i bk10: 0a 499289i bk11: 0a 499290i bk12: 0a 499291i bk13: 0a 499292i bk14: 0a 499292i bk15: 0a 499292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000256 
total_CMD = 499290 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 499078 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 499290 
n_nop = 499223 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000352501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14792, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 12464, Miss = 32, Miss_rate = 0.003, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 14064, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 12484, Miss = 32, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 12000, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 14914, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 12000, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 14544, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14324, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 12548, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 13944, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 11936, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 160014
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0024
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 99104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35420
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=160014
icnt_total_pkts_simt_to_mem=140904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0201
	minimum = 5
	maximum = 6
Network latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest packet = 300858
Flit latency average = 5.0201
	minimum = 5
	maximum = 6
Slowest flit = 300858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 7)
Accepted packet rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 7)
Injected flit rate average = 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00290709 (at node 7)
Accepted flit rate average= 0.000278264
	minimum = 0 (at node 0)
	maximum = 0.00460603 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5617 (19 samples)
	minimum = 5 (19 samples)
	maximum = 132 (19 samples)
Network latency average = 10.288 (19 samples)
	minimum = 5 (19 samples)
	maximum = 117.316 (19 samples)
Flit latency average = 10.288 (19 samples)
	minimum = 5 (19 samples)
	maximum = 117.316 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0725936 (19 samples)
	minimum = 0.0414069 (19 samples)
	maximum = 0.125664 (19 samples)
Accepted packet rate average = 0.0725936 (19 samples)
	minimum = 0.0416956 (19 samples)
	maximum = 0.120174 (19 samples)
Injected flit rate average = 0.0725936 (19 samples)
	minimum = 0.0414069 (19 samples)
	maximum = 0.125664 (19 samples)
Accepted flit rate average = 0.0725936 (19 samples)
	minimum = 0.0416956 (19 samples)
	maximum = 0.120174 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 231963 (inst/sec)
gpgpu_simulation_rate = 3602 (cycle/sec)
gpgpu_silicon_slowdown = 194336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
Destroy streams for kernel 20: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 23293
gpu_sim_insn = 177120
gpu_ipc =       7.6040
gpu_tot_sim_cycle = 401555
gpu_tot_sim_insn = 24533295
gpu_tot_ipc =      61.0957
gpu_tot_issued_cta = 1046
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.4321% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0908
partiton_level_parallism_total  =       0.3562
partiton_level_parallism_util =       1.0925
partiton_level_parallism_util_total  =       2.7569
L2_BW  =       4.0332 GB/Sec
L2_BW_total  =       9.1600 GB/Sec
gpu_total_sim_rate=227160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 422150
	L1I_total_cache_misses = 18775
	L1I_total_cache_miss_rate = 0.0445
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7303
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23697
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 403375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18775
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7303
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23697
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 422150

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7303
ctas_completed 1046, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10398, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 26644320
gpgpu_n_tot_w_icount = 832635
gpgpu_n_stall_shd_mem = 135889
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 99968
gpgpu_n_mem_write_global = 35978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 8880104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 749904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:250656	W0_Idle:3453044	W0_Scoreboard:1226051	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:712788
single_issue_nums: WS0:477375	WS1:355260	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 799744 {8:99968,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1439120 {40:35978,}
traffic_breakdown_coretomem[INST_ACC_R] = 56464 {8:7058,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3998720 {40:99968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 287824 {8:35978,}
traffic_breakdown_memtocore[INST_ACC_R] = 1129280 {40:28232,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125366 	9827 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	57370 	42017 	15017 	10962 	7219 	3849 	6585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	114974 	16578 	3335 	1078 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       216       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       207       493       222       441       187       201       154         0         0         0         0
dram[2]:        341       460       273       598       202       544       206       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       207       486       210       514       184       452       154       203         0         0         0         0
dram[4]:        462       337       600       286       542       224       488       221       184       178       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       203       500       220       449       187       176       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529967 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000249
n_activity=414 dram_eff=0.3188
bk0: 2a 530023i bk1: 0a 530037i bk2: 32a 529979i bk3: 32a 529978i bk4: 0a 530035i bk5: 0a 530035i bk6: 0a 530035i bk7: 0a 530035i bk8: 0a 530035i bk9: 0a 530035i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530036i bk13: 0a 530037i bk14: 0a 530037i bk15: 0a 530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 530036 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 529819 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529967 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00028866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529970 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002415
n_activity=374 dram_eff=0.3422
bk0: 0a 530037i bk1: 0a 530038i bk2: 32a 529978i bk3: 32a 529978i bk4: 0a 530034i bk5: 0a 530035i bk6: 0a 530035i bk7: 0a 530035i bk8: 0a 530035i bk9: 0a 530035i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530036i bk13: 0a 530037i bk14: 0a 530037i bk15: 0a 530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 530036 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 529836 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529970 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00027168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529970 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002415
n_activity=374 dram_eff=0.3422
bk0: 0a 530037i bk1: 0a 530038i bk2: 32a 529981i bk3: 32a 529975i bk4: 0a 530034i bk5: 0a 530035i bk6: 0a 530035i bk7: 0a 530035i bk8: 0a 530035i bk9: 0a 530035i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530036i bk13: 0a 530037i bk14: 0a 530037i bk15: 0a 530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 530036 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 529836 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529970 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529970 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002415
n_activity=374 dram_eff=0.3422
bk0: 0a 530037i bk1: 0a 530038i bk2: 32a 529979i bk3: 32a 529977i bk4: 0a 530034i bk5: 0a 530035i bk6: 0a 530035i bk7: 0a 530035i bk8: 0a 530035i bk9: 0a 530035i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530036i bk13: 0a 530037i bk14: 0a 530037i bk15: 0a 530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000241 
total_CMD = 530036 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 529836 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529970 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000269793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529965 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002566
n_activity=414 dram_eff=0.3285
bk0: 0a 530038i bk1: 4a 530020i bk2: 32a 529978i bk3: 32a 529977i bk4: 0a 530034i bk5: 0a 530034i bk6: 0a 530035i bk7: 0a 530035i bk8: 0a 530035i bk9: 0a 530035i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530036i bk13: 0a 530037i bk14: 0a 530037i bk15: 0a 530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 530036 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 529813 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529965 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0003396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530036 n_nop=529969 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002415
n_activity=393 dram_eff=0.3257
bk0: 0a 530038i bk1: 8a 530014i bk2: 32a 529978i bk3: 24a 529988i bk4: 0a 530034i bk5: 0a 530034i bk6: 0a 530034i bk7: 0a 530034i bk8: 0a 530034i bk9: 0a 530034i bk10: 0a 530035i bk11: 0a 530036i bk12: 0a 530037i bk13: 0a 530038i bk14: 0a 530038i bk15: 0a 530038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000241 
total_CMD = 530036 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 529824 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 530036 
n_nop = 529969 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15044, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 12832, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 14602, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 12852, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 12304, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15130, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 12304, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 15062, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14540, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 12844, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 14462, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 12232, Miss = 32, Miss_rate = 0.003, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 164208
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0024
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 26872
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 99968
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 35978
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28232
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=164208
icnt_total_pkts_simt_to_mem=143019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.068
	minimum = 5
	maximum = 13
Network latency average = 5.068
	minimum = 5
	maximum = 13
Slowest packet = 300921
Flit latency average = 5.068
	minimum = 5
	maximum = 13
Slowest flit = 300921
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0100316
	minimum = 0 (at node 2)
	maximum = 0.0230971 (at node 17)
Accepted packet rate average = 0.0100316
	minimum = 0 (at node 2)
	maximum = 0.020006 (at node 0)
Injected flit rate average = 0.0100316
	minimum = 0 (at node 2)
	maximum = 0.0230971 (at node 17)
Accepted flit rate average= 0.0100316
	minimum = 0 (at node 2)
	maximum = 0.020006 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.287 (20 samples)
	minimum = 5 (20 samples)
	maximum = 126.05 (20 samples)
Network latency average = 10.027 (20 samples)
	minimum = 5 (20 samples)
	maximum = 112.1 (20 samples)
Flit latency average = 10.027 (20 samples)
	minimum = 5 (20 samples)
	maximum = 112.1 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0694655 (20 samples)
	minimum = 0.0393366 (20 samples)
	maximum = 0.120536 (20 samples)
Accepted packet rate average = 0.0694655 (20 samples)
	minimum = 0.0396108 (20 samples)
	maximum = 0.115166 (20 samples)
Injected flit rate average = 0.0694655 (20 samples)
	minimum = 0.0393366 (20 samples)
	maximum = 0.120536 (20 samples)
Accepted flit rate average = 0.0694655 (20 samples)
	minimum = 0.0396108 (20 samples)
	maximum = 0.115166 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 48 sec (108 sec)
gpgpu_simulation_rate = 227160 (inst/sec)
gpgpu_simulation_rate = 3718 (cycle/sec)
gpgpu_silicon_slowdown = 188273x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
Destroy streams for kernel 21: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 4254
gpu_sim_insn = 1928448
gpu_ipc =     453.3258
gpu_tot_sim_cycle = 405809
gpu_tot_sim_insn = 26461743
gpu_tot_ipc =      65.2074
gpu_tot_issued_cta = 1127
gpu_occupancy = 67.2735% 
gpu_tot_occupancy = 17.4130% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4516
partiton_level_parallism_total  =       0.3781
partiton_level_parallism_util =       3.1699
partiton_level_parallism_util_total  =       2.7815
L2_BW  =      55.8789 GB/Sec
L2_BW_total  =       9.6498 GB/Sec
gpu_total_sim_rate=234174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 452606
	L1I_total_cache_misses = 20235
	L1I_total_cache_miss_rate = 0.0447
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25641
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25596
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 432371
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20235
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25641
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 452606

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1127, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10491, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 28572768
gpgpu_n_tot_w_icount = 892899
gpgpu_n_stall_shd_mem = 144896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107744
gpgpu_n_mem_write_global = 38570
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 9585128
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273223	W0_Idle:3459297	W0_Scoreboard:1250361	W1:2198	W2:2058	W3:1918	W4:1778	W5:1638	W6:1498	W7:1358	W8:1218	W9:1078	W10:938	W11:798	W12:658	W13:518	W14:378	W15:217	W16:101598	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:507507	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 861952 {8:107744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1542800 {40:38570,}
traffic_breakdown_coretomem[INST_ACC_R] = 56952 {8:7119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4309760 {40:107744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308560 {8:38570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1139040 {40:28476,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134558 	11003 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60151 	44459 	16406 	12242 	8596 	4636 	6958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	122500 	19058 	3649 	1126 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	317 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       255       493       222       445       187       433       154         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       259       486       211       514       184       452       154       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       182       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       187       431       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535581 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002464
n_activity=414 dram_eff=0.3188
bk0: 2a 535637i bk1: 0a 535651i bk2: 32a 535593i bk3: 32a 535592i bk4: 0a 535649i bk5: 0a 535649i bk6: 0a 535649i bk7: 0a 535649i bk8: 0a 535649i bk9: 0a 535649i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535650i bk13: 0a 535651i bk14: 0a 535651i bk15: 0a 535651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 535650 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 535433 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535581 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000285634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535584 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000239
n_activity=374 dram_eff=0.3422
bk0: 0a 535651i bk1: 0a 535652i bk2: 32a 535592i bk3: 32a 535592i bk4: 0a 535648i bk5: 0a 535649i bk6: 0a 535649i bk7: 0a 535649i bk8: 0a 535649i bk9: 0a 535649i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535650i bk13: 0a 535651i bk14: 0a 535651i bk15: 0a 535651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 535650 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 535450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535584 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535584 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000239
n_activity=374 dram_eff=0.3422
bk0: 0a 535651i bk1: 0a 535652i bk2: 32a 535595i bk3: 32a 535589i bk4: 0a 535648i bk5: 0a 535649i bk6: 0a 535649i bk7: 0a 535649i bk8: 0a 535649i bk9: 0a 535649i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535650i bk13: 0a 535651i bk14: 0a 535651i bk15: 0a 535651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 535650 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 535450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535584 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535584 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000239
n_activity=374 dram_eff=0.3422
bk0: 0a 535651i bk1: 0a 535652i bk2: 32a 535593i bk3: 32a 535591i bk4: 0a 535648i bk5: 0a 535649i bk6: 0a 535649i bk7: 0a 535649i bk8: 0a 535649i bk9: 0a 535649i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535650i bk13: 0a 535651i bk14: 0a 535651i bk15: 0a 535651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 535650 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 535450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535584 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000266965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535579 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002539
n_activity=414 dram_eff=0.3285
bk0: 0a 535652i bk1: 4a 535634i bk2: 32a 535592i bk3: 32a 535591i bk4: 0a 535648i bk5: 0a 535648i bk6: 0a 535649i bk7: 0a 535649i bk8: 0a 535649i bk9: 0a 535649i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535650i bk13: 0a 535651i bk14: 0a 535651i bk15: 0a 535651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 535650 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 535427 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535579 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00033604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=535650 n_nop=535583 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000239
n_activity=393 dram_eff=0.3257
bk0: 0a 535652i bk1: 8a 535628i bk2: 32a 535592i bk3: 24a 535602i bk4: 0a 535648i bk5: 0a 535648i bk6: 0a 535648i bk7: 0a 535648i bk8: 0a 535648i bk9: 0a 535648i bk10: 0a 535649i bk11: 0a 535650i bk12: 0a 535651i bk13: 0a 535652i bk14: 0a 535652i bk15: 0a 535652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000239 
total_CMD = 535650 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 535438 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 535650 
n_nop = 535583 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000328573

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15044, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 13960, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 15766, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 13984, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 13504, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15210, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 13504, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 16288, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14540, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 14052, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 15608, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 13360, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 174820
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107744
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28476
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=174820
icnt_total_pkts_simt_to_mem=153448
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.5384
	minimum = 5
	maximum = 318
Network latency average = 25.6335
	minimum = 5
	maximum = 287
Slowest packet = 313706
Flit latency average = 25.6335
	minimum = 5
	maximum = 287
Slowest flit = 314147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.183191
	minimum = 0 (at node 15)
	maximum = 0.288199 (at node 22)
Accepted packet rate average = 0.183191
	minimum = 0 (at node 15)
	maximum = 0.282087 (at node 19)
Injected flit rate average = 0.183191
	minimum = 0 (at node 15)
	maximum = 0.288199 (at node 22)
Accepted flit rate average= 0.183191
	minimum = 0 (at node 15)
	maximum = 0.282087 (at node 19)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0609 (21 samples)
	minimum = 5 (21 samples)
	maximum = 135.19 (21 samples)
Network latency average = 10.7702 (21 samples)
	minimum = 5 (21 samples)
	maximum = 120.429 (21 samples)
Flit latency average = 10.7702 (21 samples)
	minimum = 5 (21 samples)
	maximum = 120.429 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.074881 (21 samples)
	minimum = 0.0374634 (21 samples)
	maximum = 0.12852 (21 samples)
Accepted packet rate average = 0.074881 (21 samples)
	minimum = 0.0377246 (21 samples)
	maximum = 0.123115 (21 samples)
Injected flit rate average = 0.074881 (21 samples)
	minimum = 0.0374634 (21 samples)
	maximum = 0.12852 (21 samples)
Accepted flit rate average = 0.074881 (21 samples)
	minimum = 0.0377246 (21 samples)
	maximum = 0.123115 (21 samples)
Injected packet size average = 1 (21 samples)
Accepted packet size average = 1 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 234174 (inst/sec)
gpgpu_simulation_rate = 3591 (cycle/sec)
gpgpu_silicon_slowdown = 194931x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 22: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 432297
gpu_tot_sim_insn = 26482248
gpu_tot_ipc =      61.2594
gpu_tot_issued_cta = 1128
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 17.2761% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3551
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.7790
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       9.0648 GB/Sec
gpu_total_sim_rate=230280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 454296
	L1I_total_cache_misses = 20250
	L1I_total_cache_miss_rate = 0.0446
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25644
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25599
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 434046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20250
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25644
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 454296

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10491, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 28667904
gpgpu_n_tot_w_icount = 895872
gpgpu_n_stall_shd_mem = 145431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 107776
gpgpu_n_mem_write_global = 38600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 9589824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 812160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22848
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106340
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273223	W0_Idle:3489914	W0_Scoreboard:1269745	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:101964	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773052
single_issue_nums: WS0:510480	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 862208 {8:107776,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1544000 {40:38600,}
traffic_breakdown_coretomem[INST_ACC_R] = 57072 {8:7134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4311040 {40:107776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308800 {8:38600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1141440 {40:28536,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134620 	11003 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60228 	44459 	16406 	12242 	8596 	4636 	6958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	122559 	19061 	3649 	1126 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	327 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       255       493       222       445       187       433       154         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       259       486       211       514       184       452       154       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       182       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       187       431       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570544 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002313
n_activity=414 dram_eff=0.3188
bk0: 2a 570600i bk1: 0a 570614i bk2: 32a 570556i bk3: 32a 570555i bk4: 0a 570612i bk5: 0a 570612i bk6: 0a 570612i bk7: 0a 570612i bk8: 0a 570612i bk9: 0a 570612i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570613i bk13: 0a 570614i bk14: 0a 570614i bk15: 0a 570614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 570613 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 570396 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570544 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570547 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002243
n_activity=374 dram_eff=0.3422
bk0: 0a 570614i bk1: 0a 570615i bk2: 32a 570555i bk3: 32a 570555i bk4: 0a 570611i bk5: 0a 570612i bk6: 0a 570612i bk7: 0a 570612i bk8: 0a 570612i bk9: 0a 570612i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570613i bk13: 0a 570614i bk14: 0a 570614i bk15: 0a 570614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000224 
total_CMD = 570613 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 570413 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570547 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570547 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002243
n_activity=374 dram_eff=0.3422
bk0: 0a 570614i bk1: 0a 570615i bk2: 32a 570558i bk3: 32a 570552i bk4: 0a 570611i bk5: 0a 570612i bk6: 0a 570612i bk7: 0a 570612i bk8: 0a 570612i bk9: 0a 570612i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570613i bk13: 0a 570614i bk14: 0a 570614i bk15: 0a 570614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000224 
total_CMD = 570613 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 570413 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570547 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570547 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002243
n_activity=374 dram_eff=0.3422
bk0: 0a 570614i bk1: 0a 570615i bk2: 32a 570556i bk3: 32a 570554i bk4: 0a 570611i bk5: 0a 570612i bk6: 0a 570612i bk7: 0a 570612i bk8: 0a 570612i bk9: 0a 570612i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570613i bk13: 0a 570614i bk14: 0a 570614i bk15: 0a 570614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000224 
total_CMD = 570613 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 570413 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570547 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000250608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570542 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002383
n_activity=414 dram_eff=0.3285
bk0: 0a 570615i bk1: 4a 570597i bk2: 32a 570555i bk3: 32a 570554i bk4: 0a 570611i bk5: 0a 570611i bk6: 0a 570612i bk7: 0a 570612i bk8: 0a 570612i bk9: 0a 570612i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570613i bk13: 0a 570614i bk14: 0a 570614i bk15: 0a 570614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 570613 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 570390 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570542 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570613 n_nop=570546 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002243
n_activity=393 dram_eff=0.3257
bk0: 0a 570615i bk1: 8a 570591i bk2: 32a 570555i bk3: 24a 570565i bk4: 0a 570611i bk5: 0a 570611i bk6: 0a 570611i bk7: 0a 570611i bk8: 0a 570611i bk9: 0a 570611i bk10: 0a 570612i bk11: 0a 570613i bk12: 0a 570614i bk13: 0a 570615i bk14: 0a 570615i bk15: 0a 570615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000224 
total_CMD = 570613 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 570401 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570613 
n_nop = 570546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15052, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 13960, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 15794, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 13984, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 13512, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15210, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 13512, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 16308, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14548, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 14056, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 15638, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 13368, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 174942
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107776
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=174942
icnt_total_pkts_simt_to_mem=153525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 328406
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 328406
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 4)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 4)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 4)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7868 (22 samples)
	minimum = 5 (22 samples)
	maximum = 129.318 (22 samples)
Network latency average = 10.5093 (22 samples)
	minimum = 5 (22 samples)
	maximum = 115.227 (22 samples)
Flit latency average = 10.5093 (22 samples)
	minimum = 5 (22 samples)
	maximum = 115.227 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0714899 (22 samples)
	minimum = 0.0357605 (22 samples)
	maximum = 0.12281 (22 samples)
Accepted packet rate average = 0.0714899 (22 samples)
	minimum = 0.0360098 (22 samples)
	maximum = 0.117728 (22 samples)
Injected flit rate average = 0.0714899 (22 samples)
	minimum = 0.0357605 (22 samples)
	maximum = 0.12281 (22 samples)
Accepted flit rate average = 0.0714899 (22 samples)
	minimum = 0.0360098 (22 samples)
	maximum = 0.117728 (22 samples)
Injected packet size average = 1 (22 samples)
Accepted packet size average = 1 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 230280 (inst/sec)
gpgpu_simulation_rate = 3759 (cycle/sec)
gpgpu_silicon_slowdown = 186219x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
Destroy streams for kernel 23: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 23287
gpu_sim_insn = 157440
gpu_ipc =       6.7609
gpu_tot_sim_cycle = 455584
gpu_tot_sim_insn = 26639688
gpu_tot_ipc =      58.4737
gpu_tot_issued_cta = 1136
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.3785% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0807
partiton_level_parallism_total  =       0.3411
partiton_level_parallism_util =       1.0867
partiton_level_parallism_util_total  =       2.7276
L2_BW  =       3.5860 GB/Sec
L2_BW_total  =       8.7848 GB/Sec
gpu_total_sim_rate=223862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 459176
	L1I_total_cache_misses = 20866
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25716
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25671
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 20866
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25716
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 459176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10491, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1209, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 1023, 
gpgpu_n_tot_thrd_icount = 28976640
gpgpu_n_tot_w_icount = 905520
gpgpu_n_stall_shd_mem = 147855
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 108544
gpgpu_n_mem_write_global = 39096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 9640768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 813696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 106972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273599	W0_Idle:3767954	W0_Scoreboard:1353921	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:773268
single_issue_nums: WS0:520128	WS1:385392	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 868352 {8:108544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1563840 {40:39096,}
traffic_breakdown_coretomem[INST_ACC_R] = 62000 {8:7750,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4341760 {40:108544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 312768 {8:39096,}
traffic_breakdown_memtocore[INST_ACC_R] = 1240000 {40:31000,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135884 	11003 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62100 	44467 	16406 	12242 	8596 	4636 	6958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123771 	19113 	3649 	1126 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	350 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       180       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       255       493       222       445       187       433       154         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       180       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       259       486       211       514       184       452       154       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       182       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       187       431       154         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601282 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002195
n_activity=414 dram_eff=0.3188
bk0: 2a 601338i bk1: 0a 601352i bk2: 32a 601294i bk3: 32a 601293i bk4: 0a 601350i bk5: 0a 601350i bk6: 0a 601350i bk7: 0a 601350i bk8: 0a 601350i bk9: 0a 601350i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601351i bk13: 0a 601352i bk14: 0a 601352i bk15: 0a 601352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 601351 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 601134 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601282 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254427
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002129
n_activity=374 dram_eff=0.3422
bk0: 0a 601352i bk1: 0a 601353i bk2: 32a 601293i bk3: 32a 601293i bk4: 0a 601349i bk5: 0a 601350i bk6: 0a 601350i bk7: 0a 601350i bk8: 0a 601350i bk9: 0a 601350i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601351i bk13: 0a 601352i bk14: 0a 601352i bk15: 0a 601352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 601351 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 601151 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000239461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002129
n_activity=374 dram_eff=0.3422
bk0: 0a 601352i bk1: 0a 601353i bk2: 32a 601296i bk3: 32a 601290i bk4: 0a 601349i bk5: 0a 601350i bk6: 0a 601350i bk7: 0a 601350i bk8: 0a 601350i bk9: 0a 601350i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601351i bk13: 0a 601352i bk14: 0a 601352i bk15: 0a 601352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 601351 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 601151 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000234472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601285 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002129
n_activity=374 dram_eff=0.3422
bk0: 0a 601352i bk1: 0a 601353i bk2: 32a 601294i bk3: 32a 601292i bk4: 0a 601349i bk5: 0a 601350i bk6: 0a 601350i bk7: 0a 601350i bk8: 0a 601350i bk9: 0a 601350i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601351i bk13: 0a 601352i bk14: 0a 601352i bk15: 0a 601352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 601351 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 601151 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601280 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002262
n_activity=414 dram_eff=0.3285
bk0: 0a 601353i bk1: 4a 601335i bk2: 32a 601293i bk3: 32a 601292i bk4: 0a 601349i bk5: 0a 601349i bk6: 0a 601350i bk7: 0a 601350i bk8: 0a 601350i bk9: 0a 601350i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601351i bk13: 0a 601352i bk14: 0a 601352i bk15: 0a 601352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000226 
total_CMD = 601351 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 601128 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601280 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601351 n_nop=601284 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002129
n_activity=393 dram_eff=0.3257
bk0: 0a 601353i bk1: 8a 601329i bk2: 32a 601293i bk3: 24a 601303i bk4: 0a 601349i bk5: 0a 601349i bk6: 0a 601349i bk7: 0a 601349i bk8: 0a 601349i bk9: 0a 601349i bk10: 0a 601350i bk11: 0a 601351i bk12: 0a 601352i bk13: 0a 601353i bk14: 0a 601353i bk15: 0a 601353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000213 
total_CMD = 601351 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 601139 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 601351 
n_nop = 601284 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000292674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15276, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 14304, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 16238, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 14328, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 13784, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15402, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 13784, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 16752, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14740, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 14328, Miss = 36, Miss_rate = 0.003, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16094, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 13640, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 178670
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0022
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 39096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=178670
icnt_total_pkts_simt_to_mem=155405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06723
	minimum = 5
	maximum = 12
Network latency average = 5.06723
	minimum = 5
	maximum = 12
Slowest packet = 328469
Flit latency average = 5.06723
	minimum = 5
	maximum = 12
Slowest flit = 328469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0089193
	minimum = 0 (at node 0)
	maximum = 0.0195817 (at node 25)
Accepted packet rate average = 0.0089193
	minimum = 0 (at node 0)
	maximum = 0.0200112 (at node 5)
Injected flit rate average = 0.0089193
	minimum = 0 (at node 0)
	maximum = 0.0195817 (at node 25)
Accepted flit rate average= 0.0089193
	minimum = 0 (at node 0)
	maximum = 0.0200112 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5381 (23 samples)
	minimum = 5 (23 samples)
	maximum = 124.217 (23 samples)
Network latency average = 10.2727 (23 samples)
	minimum = 5 (23 samples)
	maximum = 110.739 (23 samples)
Flit latency average = 10.2727 (23 samples)
	minimum = 5 (23 samples)
	maximum = 110.739 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0687695 (23 samples)
	minimum = 0.0342057 (23 samples)
	maximum = 0.118322 (23 samples)
Accepted packet rate average = 0.0687695 (23 samples)
	minimum = 0.0344442 (23 samples)
	maximum = 0.113479 (23 samples)
Injected flit rate average = 0.0687695 (23 samples)
	minimum = 0.0342057 (23 samples)
	maximum = 0.118322 (23 samples)
Accepted flit rate average = 0.0687695 (23 samples)
	minimum = 0.0344442 (23 samples)
	maximum = 0.113479 (23 samples)
Injected packet size average = 1 (23 samples)
Accepted packet size average = 1 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 223862 (inst/sec)
gpgpu_simulation_rate = 3828 (cycle/sec)
gpgpu_silicon_slowdown = 182863x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
Destroy streams for kernel 24: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 3262
gpu_sim_insn = 1523712
gpu_ipc =     467.1097
gpu_tot_sim_cycle = 458846
gpu_tot_sim_insn = 28163400
gpu_tot_ipc =      61.3788
gpu_tot_issued_cta = 1200
gpu_occupancy = 59.2366% 
gpu_tot_occupancy = 17.0047% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5282
partiton_level_parallism_total  =       0.3567
partiton_level_parallism_util =       3.1227
partiton_level_parallism_util_total  =       2.7451
L2_BW  =      57.7648 GB/Sec
L2_BW_total  =       9.1330 GB/Sec
gpu_total_sim_rate=230847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 483240
	L1I_total_cache_misses = 22105
	L1I_total_cache_miss_rate = 0.0457
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27252
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27207
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461135
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22105
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27252
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 483240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10584, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30500352
gpgpu_n_tot_w_icount = 953136
gpgpu_n_stall_shd_mem = 154432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114688
gpgpu_n_mem_write_global = 41144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 10197824
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24640
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289307	W0_Idle:3774254	W0_Scoreboard:1377747	W1:2512	W2:2352	W3:2192	W4:2032	W5:1872	W6:1712	W7:1552	W8:1392	W9:1232	W10:1072	W11:912	W12:752	W13:592	W14:432	W15:248	W16:111396	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:543936	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 917504 {8:114688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1645760 {40:41144,}
traffic_breakdown_coretomem[INST_ACC_R] = 62440 {8:7805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4587520 {40:114688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329152 {8:41144,}
traffic_breakdown_memtocore[INST_ACC_R] = 1248800 {40:31220,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143366 	11713 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	63803 	46684 	17556 	13607 	9709 	5327 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129761 	20871 	4092 	1127 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	356 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       209       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       261       493       223       445       221       433       161         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       193       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       264       486       221       514       222       452       166       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       210       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       222       431       160         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605587 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002179
n_activity=414 dram_eff=0.3188
bk0: 2a 605643i bk1: 0a 605657i bk2: 32a 605599i bk3: 32a 605598i bk4: 0a 605655i bk5: 0a 605655i bk6: 0a 605655i bk7: 0a 605655i bk8: 0a 605655i bk9: 0a 605655i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605656i bk13: 0a 605657i bk14: 0a 605657i bk15: 0a 605657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 605656 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 605439 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605587 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252619
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605590 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002113
n_activity=374 dram_eff=0.3422
bk0: 0a 605657i bk1: 0a 605658i bk2: 32a 605598i bk3: 32a 605598i bk4: 0a 605654i bk5: 0a 605655i bk6: 0a 605655i bk7: 0a 605655i bk8: 0a 605655i bk9: 0a 605655i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605656i bk13: 0a 605657i bk14: 0a 605657i bk15: 0a 605657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 605656 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 605456 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605590 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605590 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002113
n_activity=374 dram_eff=0.3422
bk0: 0a 605657i bk1: 0a 605658i bk2: 32a 605601i bk3: 32a 605595i bk4: 0a 605654i bk5: 0a 605655i bk6: 0a 605655i bk7: 0a 605655i bk8: 0a 605655i bk9: 0a 605655i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605656i bk13: 0a 605657i bk14: 0a 605657i bk15: 0a 605657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 605656 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 605456 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605590 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000232805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605590 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002113
n_activity=374 dram_eff=0.3422
bk0: 0a 605657i bk1: 0a 605658i bk2: 32a 605599i bk3: 32a 605597i bk4: 0a 605654i bk5: 0a 605655i bk6: 0a 605655i bk7: 0a 605655i bk8: 0a 605655i bk9: 0a 605655i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605656i bk13: 0a 605657i bk14: 0a 605657i bk15: 0a 605657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 605656 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 605456 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605590 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000236108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605585 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002245
n_activity=414 dram_eff=0.3285
bk0: 0a 605658i bk1: 4a 605640i bk2: 32a 605598i bk3: 32a 605597i bk4: 0a 605654i bk5: 0a 605654i bk6: 0a 605655i bk7: 0a 605655i bk8: 0a 605655i bk9: 0a 605655i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605656i bk13: 0a 605657i bk14: 0a 605657i bk15: 0a 605657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000225 
total_CMD = 605656 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 605433 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605585 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000297198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=605656 n_nop=605589 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002113
n_activity=393 dram_eff=0.3257
bk0: 0a 605658i bk1: 8a 605634i bk2: 32a 605598i bk3: 24a 605608i bk4: 0a 605654i bk5: 0a 605654i bk6: 0a 605654i bk7: 0a 605654i bk8: 0a 605654i bk9: 0a 605654i bk10: 0a 605655i bk11: 0a 605656i bk12: 0a 605657i bk13: 0a 605658i bk14: 0a 605658i bk15: 0a 605658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000211 
total_CMD = 605656 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 605444 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 605656 
n_nop = 605589 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15276, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 15360, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 16926, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 15388, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 14792, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15474, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 14792, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17512, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14740, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 15408, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16766, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 14648, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 187082
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0021
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29860
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=187082
icnt_total_pkts_simt_to_mem=163652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.3369
	minimum = 5
	maximum = 263
Network latency average = 22.9095
	minimum = 5
	maximum = 224
Slowest packet = 339952
Flit latency average = 22.9095
	minimum = 5
	maximum = 224
Slowest flit = 339952
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.189148
	minimum = 0 (at node 15)
	maximum = 0.331085 (at node 24)
Accepted packet rate average = 0.189148
	minimum = 0 (at node 15)
	maximum = 0.324034 (at node 18)
Injected flit rate average = 0.189148
	minimum = 0 (at node 15)
	maximum = 0.331085 (at node 24)
Accepted flit rate average= 0.189148
	minimum = 0 (at node 15)
	maximum = 0.324034 (at node 18)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0714 (24 samples)
	minimum = 5 (24 samples)
	maximum = 130 (24 samples)
Network latency average = 10.7992 (24 samples)
	minimum = 5 (24 samples)
	maximum = 115.458 (24 samples)
Flit latency average = 10.7992 (24 samples)
	minimum = 5 (24 samples)
	maximum = 115.458 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0737852 (24 samples)
	minimum = 0.0327805 (24 samples)
	maximum = 0.127187 (24 samples)
Accepted packet rate average = 0.0737852 (24 samples)
	minimum = 0.033009 (24 samples)
	maximum = 0.122252 (24 samples)
Injected flit rate average = 0.0737852 (24 samples)
	minimum = 0.0327805 (24 samples)
	maximum = 0.127187 (24 samples)
Accepted flit rate average = 0.0737852 (24 samples)
	minimum = 0.033009 (24 samples)
	maximum = 0.122252 (24 samples)
Injected packet size average = 1 (24 samples)
Accepted packet size average = 1 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 230847 (inst/sec)
gpgpu_simulation_rate = 3761 (cycle/sec)
gpgpu_silicon_slowdown = 186120x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 25: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 485334
gpu_tot_sim_insn = 28183905
gpu_tot_ipc =      58.0712
gpu_tot_issued_cta = 1201
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.8821% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3374
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.7429
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       8.6402 GB/Sec
gpu_total_sim_rate=225471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 484930
	L1I_total_cache_misses = 22120
	L1I_total_cache_miss_rate = 0.0456
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27255
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27210
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 462810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22120
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27255
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 484930

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10584, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30595488
gpgpu_n_tot_w_icount = 956109
gpgpu_n_stall_shd_mem = 154967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114720
gpgpu_n_mem_write_global = 41174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 10202520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 862896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25144
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113147
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289307	W0_Idle:3804871	W0_Scoreboard:1397131	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:111762	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:820884
single_issue_nums: WS0:546909	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 917760 {8:114720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1646960 {40:41174,}
traffic_breakdown_coretomem[INST_ACC_R] = 62560 {8:7820,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4588800 {40:114720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 329392 {8:41174,}
traffic_breakdown_memtocore[INST_ACC_R] = 1251200 {40:31280,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143428 	11713 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	63880 	46684 	17556 	13607 	9709 	5327 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129820 	20874 	4092 	1127 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	366 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       209       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       261       493       223       445       221       433       161         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       193       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       264       486       221       514       222       452       166       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       210       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       222       431       160         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640550 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002061
n_activity=414 dram_eff=0.3188
bk0: 2a 640606i bk1: 0a 640620i bk2: 32a 640562i bk3: 32a 640561i bk4: 0a 640618i bk5: 0a 640618i bk6: 0a 640618i bk7: 0a 640618i bk8: 0a 640618i bk9: 0a 640618i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640619i bk13: 0a 640620i bk14: 0a 640620i bk15: 0a 640620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000206 
total_CMD = 640619 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 640402 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640550 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000238832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640553 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001998
n_activity=374 dram_eff=0.3422
bk0: 0a 640620i bk1: 0a 640621i bk2: 32a 640561i bk3: 32a 640561i bk4: 0a 640617i bk5: 0a 640618i bk6: 0a 640618i bk7: 0a 640618i bk8: 0a 640618i bk9: 0a 640618i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640619i bk13: 0a 640620i bk14: 0a 640620i bk15: 0a 640620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 640619 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 640419 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640553 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000224783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640553 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001998
n_activity=374 dram_eff=0.3422
bk0: 0a 640620i bk1: 0a 640621i bk2: 32a 640564i bk3: 32a 640558i bk4: 0a 640617i bk5: 0a 640618i bk6: 0a 640618i bk7: 0a 640618i bk8: 0a 640618i bk9: 0a 640618i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640619i bk13: 0a 640620i bk14: 0a 640620i bk15: 0a 640620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 640619 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 640419 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640553 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640553 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001998
n_activity=374 dram_eff=0.3422
bk0: 0a 640620i bk1: 0a 640621i bk2: 32a 640562i bk3: 32a 640560i bk4: 0a 640617i bk5: 0a 640618i bk6: 0a 640618i bk7: 0a 640618i bk8: 0a 640618i bk9: 0a 640618i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640619i bk13: 0a 640620i bk14: 0a 640620i bk15: 0a 640620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 640619 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 640419 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640553 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000223222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640548 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002123
n_activity=414 dram_eff=0.3285
bk0: 0a 640621i bk1: 4a 640603i bk2: 32a 640561i bk3: 32a 640560i bk4: 0a 640617i bk5: 0a 640617i bk6: 0a 640618i bk7: 0a 640618i bk8: 0a 640618i bk9: 0a 640618i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640619i bk13: 0a 640620i bk14: 0a 640620i bk15: 0a 640620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 640619 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 640396 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640548 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000280978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=640619 n_nop=640552 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001998
n_activity=393 dram_eff=0.3257
bk0: 0a 640621i bk1: 8a 640597i bk2: 32a 640561i bk3: 24a 640571i bk4: 0a 640617i bk5: 0a 640617i bk6: 0a 640617i bk7: 0a 640617i bk8: 0a 640617i bk9: 0a 640617i bk10: 0a 640618i bk11: 0a 640619i bk12: 0a 640620i bk13: 0a 640621i bk14: 0a 640621i bk15: 0a 640621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000200 
total_CMD = 640619 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 640407 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 640619 
n_nop = 640552 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000274734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15284, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 15380, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 16934, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 15388, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 14820, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15474, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 14800, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17512, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14748, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 15434, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16774, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 14656, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 187204
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0021
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29920
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114720
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=187204
icnt_total_pkts_simt_to_mem=163729
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 350872
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 350872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8297 (25 samples)
	minimum = 5 (25 samples)
	maximum = 125.04 (25 samples)
Network latency average = 10.5685 (25 samples)
	minimum = 5 (25 samples)
	maximum = 111.08 (25 samples)
Flit latency average = 10.5685 (25 samples)
	minimum = 5 (25 samples)
	maximum = 111.08 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.070845 (25 samples)
	minimum = 0.0314693 (25 samples)
	maximum = 0.122216 (25 samples)
Accepted packet rate average = 0.070845 (25 samples)
	minimum = 0.0316887 (25 samples)
	maximum = 0.117547 (25 samples)
Injected flit rate average = 0.070845 (25 samples)
	minimum = 0.0314693 (25 samples)
	maximum = 0.122216 (25 samples)
Accepted flit rate average = 0.070845 (25 samples)
	minimum = 0.0316887 (25 samples)
	maximum = 0.117547 (25 samples)
Injected packet size average = 1 (25 samples)
Accepted packet size average = 1 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 225471 (inst/sec)
gpgpu_simulation_rate = 3882 (cycle/sec)
gpgpu_silicon_slowdown = 180319x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
Destroy streams for kernel 26: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 23285
gpu_sim_insn = 137760
gpu_ipc =       5.9163
gpu_tot_sim_cycle = 508619
gpu_tot_sim_insn = 28321665
gpu_tot_ipc =      55.6835
gpu_tot_issued_cta = 1208
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.1704% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0706
partiton_level_parallism_total  =       0.3251
partiton_level_parallism_util =       1.0675
partiton_level_parallism_util_total  =       2.7007
L2_BW  =       3.1380 GB/Sec
L2_BW_total  =       8.3883 GB/Sec
gpu_total_sim_rate=221263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 489200
	L1I_total_cache_misses = 22659
	L1I_total_cache_miss_rate = 0.0463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27318
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27273
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 466541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22659
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 27318
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 489200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10584, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1488, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 30865632
gpgpu_n_tot_w_icount = 964551
gpgpu_n_stall_shd_mem = 157088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115392
gpgpu_n_mem_write_global = 41608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 10247096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 864240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:289636	W0_Idle:4048139	W0_Scoreboard:1470816	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:821073
single_issue_nums: WS0:555351	WS1:409200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 923136 {8:115392,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1664320 {40:41608,}
traffic_breakdown_coretomem[INST_ACC_R] = 66872 {8:8359,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4615680 {40:115392,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 332864 {8:41608,}
traffic_breakdown_memtocore[INST_ACC_R] = 1337440 {40:33436,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144534 	11713 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	65507 	46702 	17556 	13607 	9709 	5327 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130884 	20916 	4092 	1127 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557 GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
        0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       272       496       221       264       209       153       152         0         0         0         0
dram[1]:        315       315       276       276       474       261       493       223       445       221       433       161         0         0         0         0
dram[2]:        341       460       273       598       279       544       231       486       193       181       154       153         0         0         0         0
dram[3]:        315       308       264       290       264       486       221       514       222       452       166       436         0         0         0         0
dram[4]:        462       337       600       286       542       272       488       233       184       210       151       154         0         0         0         0
dram[5]:        312       314       299       277       476       263       500       220       449       222       431       160         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671285 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001966
n_activity=414 dram_eff=0.3188
bk0: 2a 671341i bk1: 0a 671355i bk2: 32a 671297i bk3: 32a 671296i bk4: 0a 671353i bk5: 0a 671353i bk6: 0a 671353i bk7: 0a 671353i bk8: 0a 671353i bk9: 0a 671353i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671354i bk13: 0a 671355i bk14: 0a 671355i bk15: 0a 671355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 671354 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 671137 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671285 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000227898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671288 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=374 dram_eff=0.3422
bk0: 0a 671355i bk1: 0a 671356i bk2: 32a 671296i bk3: 32a 671296i bk4: 0a 671352i bk5: 0a 671353i bk6: 0a 671353i bk7: 0a 671353i bk8: 0a 671353i bk9: 0a 671353i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671354i bk13: 0a 671355i bk14: 0a 671355i bk15: 0a 671355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 671354 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 671154 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671288 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000214492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671288 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=374 dram_eff=0.3422
bk0: 0a 671355i bk1: 0a 671356i bk2: 32a 671299i bk3: 32a 671293i bk4: 0a 671352i bk5: 0a 671353i bk6: 0a 671353i bk7: 0a 671353i bk8: 0a 671353i bk9: 0a 671353i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671354i bk13: 0a 671355i bk14: 0a 671355i bk15: 0a 671355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 671354 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 671154 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671288 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671288 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=374 dram_eff=0.3422
bk0: 0a 671355i bk1: 0a 671356i bk2: 32a 671297i bk3: 32a 671295i bk4: 0a 671352i bk5: 0a 671353i bk6: 0a 671353i bk7: 0a 671353i bk8: 0a 671353i bk9: 0a 671353i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671354i bk13: 0a 671355i bk14: 0a 671355i bk15: 0a 671355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 671354 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 671154 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671288 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671283 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002026
n_activity=414 dram_eff=0.3285
bk0: 0a 671356i bk1: 4a 671338i bk2: 32a 671296i bk3: 32a 671295i bk4: 0a 671352i bk5: 0a 671352i bk6: 0a 671353i bk7: 0a 671353i bk8: 0a 671353i bk9: 0a 671353i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671354i bk13: 0a 671355i bk14: 0a 671355i bk15: 0a 671355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000203 
total_CMD = 671354 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 671131 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671283 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=671354 n_nop=671287 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=393 dram_eff=0.3257
bk0: 0a 671356i bk1: 8a 671332i bk2: 32a 671296i bk3: 24a 671306i bk4: 0a 671352i bk5: 0a 671352i bk6: 0a 671352i bk7: 0a 671352i bk8: 0a 671352i bk9: 0a 671352i bk10: 0a 671353i bk11: 0a 671354i bk12: 0a 671355i bk13: 0a 671356i bk14: 0a 671356i bk15: 0a 671356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000191 
total_CMD = 671354 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 671142 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 671354 
n_nop = 671287 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15480, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 15882, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17102, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 15692, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 15270, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15642, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 15048, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17680, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14916, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 15900, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16942, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 14912, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 190466
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32076
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115392
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33436
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=190466
icnt_total_pkts_simt_to_mem=165374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02507
	minimum = 5
	maximum = 11
Network latency average = 5.02507
	minimum = 5
	maximum = 11
Slowest packet = 350939
Flit latency average = 5.02507
	minimum = 5
	maximum = 11
Slowest flit = 350939
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00780506
	minimum = 0 (at node 0)
	maximum = 0.0215589 (at node 16)
Accepted packet rate average = 0.00780506
	minimum = 0 (at node 0)
	maximum = 0.0200129 (at node 3)
Injected flit rate average = 0.00780506
	minimum = 0 (at node 0)
	maximum = 0.0215589 (at node 16)
Accepted flit rate average= 0.00780506
	minimum = 0 (at node 0)
	maximum = 0.0200129 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6065 (26 samples)
	minimum = 5 (26 samples)
	maximum = 120.654 (26 samples)
Network latency average = 10.3552 (26 samples)
	minimum = 5 (26 samples)
	maximum = 107.231 (26 samples)
Flit latency average = 10.3552 (26 samples)
	minimum = 5 (26 samples)
	maximum = 107.231 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0684204 (26 samples)
	minimum = 0.0302589 (26 samples)
	maximum = 0.118344 (26 samples)
Accepted packet rate average = 0.0684204 (26 samples)
	minimum = 0.0304699 (26 samples)
	maximum = 0.113795 (26 samples)
Injected flit rate average = 0.0684204 (26 samples)
	minimum = 0.0302589 (26 samples)
	maximum = 0.118344 (26 samples)
Accepted flit rate average = 0.0684204 (26 samples)
	minimum = 0.0304699 (26 samples)
	maximum = 0.113795 (26 samples)
Injected packet size average = 1 (26 samples)
Accepted packet size average = 1 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 221263 (inst/sec)
gpgpu_simulation_rate = 3973 (cycle/sec)
gpgpu_silicon_slowdown = 176189x
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
Destroy streams for kernel 27: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 2879
gpu_sim_insn = 1166592
gpu_ipc =     405.2074
gpu_tot_sim_cycle = 511498
gpu_tot_sim_insn = 29488257
gpu_tot_ipc =      57.6508
gpu_tot_issued_cta = 1257
gpu_occupancy = 46.9812% 
gpu_tot_occupancy = 16.5320% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1956
partiton_level_parallism_total  =       0.3357
partiton_level_parallism_util =       2.8706
partiton_level_parallism_util_total  =       2.7066
L2_BW  =      50.3241 GB/Sec
L2_BW_total  =       8.6243 GB/Sec
gpu_total_sim_rate=225101

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 507624
	L1I_total_cache_misses = 23650
	L1I_total_cache_miss_rate = 0.0466
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28494
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28449
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 483974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23650
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28494
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 507624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1257, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10677, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32032224
gpgpu_n_tot_w_icount = 1001007
gpgpu_n_stall_shd_mem = 161809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 120096
gpgpu_n_mem_write_global = 43176
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 10673592
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300887	W0_Idle:4054813	W0_Scoreboard:1496905	W1:2826	W2:2646	W3:2466	W4:2286	W5:2106	W6:1926	W7:1746	W8:1566	W9:1386	W10:1206	W11:1026	W12:846	W13:666	W14:486	W15:279	W16:120015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:573579	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 960768 {8:120096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1727040 {40:43176,}
traffic_breakdown_coretomem[INST_ACC_R] = 67264 {8:8408,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4803840 {40:120096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345408 {8:43176,}
traffic_breakdown_memtocore[INST_ACC_R] = 1345280 {40:33632,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150180 	12339 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	66740 	48175 	18613 	14496 	10804 	5901 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136457 	21539 	4158 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	395 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       223       445       226       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       221       514       226       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       220       449       226       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675084 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001955
n_activity=414 dram_eff=0.3188
bk0: 2a 675140i bk1: 0a 675154i bk2: 32a 675096i bk3: 32a 675095i bk4: 0a 675152i bk5: 0a 675152i bk6: 0a 675152i bk7: 0a 675152i bk8: 0a 675152i bk9: 0a 675152i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675153i bk13: 0a 675154i bk14: 0a 675154i bk15: 0a 675154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 675153 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 674936 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675084 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675087 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001896
n_activity=374 dram_eff=0.3422
bk0: 0a 675154i bk1: 0a 675155i bk2: 32a 675095i bk3: 32a 675095i bk4: 0a 675151i bk5: 0a 675152i bk6: 0a 675152i bk7: 0a 675152i bk8: 0a 675152i bk9: 0a 675152i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675153i bk13: 0a 675154i bk14: 0a 675154i bk15: 0a 675154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 675153 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 674953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675087 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000213285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675087 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001896
n_activity=374 dram_eff=0.3422
bk0: 0a 675154i bk1: 0a 675155i bk2: 32a 675098i bk3: 32a 675092i bk4: 0a 675151i bk5: 0a 675152i bk6: 0a 675152i bk7: 0a 675152i bk8: 0a 675152i bk9: 0a 675152i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675153i bk13: 0a 675154i bk14: 0a 675154i bk15: 0a 675154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 675153 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 674953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675087 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000208842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675087 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001896
n_activity=374 dram_eff=0.3422
bk0: 0a 675154i bk1: 0a 675155i bk2: 32a 675096i bk3: 32a 675094i bk4: 0a 675151i bk5: 0a 675152i bk6: 0a 675152i bk7: 0a 675152i bk8: 0a 675152i bk9: 0a 675152i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675153i bk13: 0a 675154i bk14: 0a 675154i bk15: 0a 675154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 675153 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 674953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675087 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000211804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675082 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002014
n_activity=414 dram_eff=0.3285
bk0: 0a 675155i bk1: 4a 675137i bk2: 32a 675095i bk3: 32a 675094i bk4: 0a 675151i bk5: 0a 675151i bk6: 0a 675152i bk7: 0a 675152i bk8: 0a 675152i bk9: 0a 675152i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675153i bk13: 0a 675154i bk14: 0a 675154i bk15: 0a 675154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 675153 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 674930 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675082 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000266606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=675153 n_nop=675086 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001896
n_activity=393 dram_eff=0.3257
bk0: 0a 675155i bk1: 8a 675131i bk2: 32a 675095i bk3: 24a 675105i bk4: 0a 675151i bk5: 0a 675151i bk6: 0a 675151i bk7: 0a 675151i bk8: 0a 675151i bk9: 0a 675151i bk10: 0a 675152i bk11: 0a 675153i bk12: 0a 675154i bk13: 0a 675155i bk14: 0a 675155i bk15: 0a 675155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000190 
total_CMD = 675153 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 674941 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675153 
n_nop = 675086 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000260682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15480, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 17054, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17102, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 16568, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 16468, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15706, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 15936, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17744, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14916, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 17178, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16942, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 15840, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 196934
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43176
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33632
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=196934
icnt_total_pkts_simt_to_mem=171695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1447
	minimum = 5
	maximum = 187
Network latency average = 23.1024
	minimum = 5
	maximum = 187
Slowest packet = 358109
Flit latency average = 23.1024
	minimum = 5
	maximum = 187
Slowest flit = 358109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.164525
	minimum = 0 (at node 15)
	maximum = 0.443904 (at node 24)
Accepted packet rate average = 0.164525
	minimum = 0 (at node 15)
	maximum = 0.427232 (at node 24)
Injected flit rate average = 0.164525
	minimum = 0 (at node 15)
	maximum = 0.443904 (at node 24)
Accepted flit rate average= 0.164525
	minimum = 0 (at node 15)
	maximum = 0.427232 (at node 24)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0709 (27 samples)
	minimum = 5 (27 samples)
	maximum = 123.111 (27 samples)
Network latency average = 10.8274 (27 samples)
	minimum = 5 (27 samples)
	maximum = 110.185 (27 samples)
Flit latency average = 10.8274 (27 samples)
	minimum = 5 (27 samples)
	maximum = 110.185 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0719798 (27 samples)
	minimum = 0.0291382 (27 samples)
	maximum = 0.130402 (27 samples)
Accepted packet rate average = 0.0719798 (27 samples)
	minimum = 0.0293414 (27 samples)
	maximum = 0.125404 (27 samples)
Injected flit rate average = 0.0719798 (27 samples)
	minimum = 0.0291382 (27 samples)
	maximum = 0.130402 (27 samples)
Accepted flit rate average = 0.0719798 (27 samples)
	minimum = 0.0293414 (27 samples)
	maximum = 0.125404 (27 samples)
Injected packet size average = 1 (27 samples)
Accepted packet size average = 1 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 225101 (inst/sec)
gpgpu_simulation_rate = 3904 (cycle/sec)
gpgpu_silicon_slowdown = 179303x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 28: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 537986
gpu_tot_sim_insn = 29508762
gpu_tot_ipc =      54.8504
gpu_tot_issued_cta = 1258
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 16.4212% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3193
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.7046
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       8.2048 GB/Sec
gpu_total_sim_rate=220214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509314
	L1I_total_cache_misses = 23665
	L1I_total_cache_miss_rate = 0.0465
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28497
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 485649
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23665
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28497
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 509314

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1258, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
10677, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32127360
gpgpu_n_tot_w_icount = 1003980
gpgpu_n_stall_shd_mem = 162344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 120128
gpgpu_n_mem_write_global = 43206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 10678288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 901920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300887	W0_Idle:4085430	W0_Scoreboard:1516289	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:120381	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857529
single_issue_nums: WS0:576552	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 961024 {8:120128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1728240 {40:43206,}
traffic_breakdown_coretomem[INST_ACC_R] = 67384 {8:8423,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4805120 {40:120128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 345648 {8:43206,}
traffic_breakdown_memtocore[INST_ACC_R] = 1347680 {40:33692,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150242 	12339 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	66817 	48175 	18613 	14496 	10804 	5901 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136516 	21542 	4158 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       223       445       226       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       221       514       226       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       220       449       226       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710047 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001859
n_activity=414 dram_eff=0.3188
bk0: 2a 710103i bk1: 0a 710117i bk2: 32a 710059i bk3: 32a 710058i bk4: 0a 710115i bk5: 0a 710115i bk6: 0a 710115i bk7: 0a 710115i bk8: 0a 710115i bk9: 0a 710115i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710116i bk13: 0a 710117i bk14: 0a 710117i bk15: 0a 710117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000186 
total_CMD = 710116 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 709899 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710047 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000215458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710050 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001803
n_activity=374 dram_eff=0.3422
bk0: 0a 710117i bk1: 0a 710118i bk2: 32a 710058i bk3: 32a 710058i bk4: 0a 710114i bk5: 0a 710115i bk6: 0a 710115i bk7: 0a 710115i bk8: 0a 710115i bk9: 0a 710115i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710116i bk13: 0a 710117i bk14: 0a 710117i bk15: 0a 710117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 710116 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 709916 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710050 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202784
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710050 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001803
n_activity=374 dram_eff=0.3422
bk0: 0a 710117i bk1: 0a 710118i bk2: 32a 710061i bk3: 32a 710055i bk4: 0a 710114i bk5: 0a 710115i bk6: 0a 710115i bk7: 0a 710115i bk8: 0a 710115i bk9: 0a 710115i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710116i bk13: 0a 710117i bk14: 0a 710117i bk15: 0a 710117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 710116 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 709916 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710050 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198559
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710050 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001803
n_activity=374 dram_eff=0.3422
bk0: 0a 710117i bk1: 0a 710118i bk2: 32a 710059i bk3: 32a 710057i bk4: 0a 710114i bk5: 0a 710115i bk6: 0a 710115i bk7: 0a 710115i bk8: 0a 710115i bk9: 0a 710115i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710116i bk13: 0a 710117i bk14: 0a 710117i bk15: 0a 710117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 710116 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 709916 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710050 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000201376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710045 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001915
n_activity=414 dram_eff=0.3285
bk0: 0a 710118i bk1: 4a 710100i bk2: 32a 710058i bk3: 32a 710057i bk4: 0a 710114i bk5: 0a 710114i bk6: 0a 710115i bk7: 0a 710115i bk8: 0a 710115i bk9: 0a 710115i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710116i bk13: 0a 710117i bk14: 0a 710117i bk15: 0a 710117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 710116 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 709893 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710045 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00025348
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=710116 n_nop=710049 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001803
n_activity=393 dram_eff=0.3257
bk0: 0a 710118i bk1: 8a 710094i bk2: 32a 710058i bk3: 24a 710068i bk4: 0a 710114i bk5: 0a 710114i bk6: 0a 710114i bk7: 0a 710114i bk8: 0a 710114i bk9: 0a 710114i bk10: 0a 710115i bk11: 0a 710116i bk12: 0a 710117i bk13: 0a 710118i bk14: 0a 710118i bk15: 0a 710118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000180 
total_CMD = 710116 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 709904 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 710116 
n_nop = 710049 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15488, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 17074, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17110, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 16568, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 16498, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15706, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 15944, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17744, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 14924, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 17202, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 16950, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 15848, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 197056
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32332
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33692
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=197056
icnt_total_pkts_simt_to_mem=171772
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 368768
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 368768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 14)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 14)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 14)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8551 (28 samples)
	minimum = 5 (28 samples)
	maximum = 118.929 (28 samples)
Network latency average = 10.6203 (28 samples)
	minimum = 5 (28 samples)
	maximum = 106.464 (28 samples)
Flit latency average = 10.6203 (28 samples)
	minimum = 5 (28 samples)
	maximum = 106.464 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.069419 (28 samples)
	minimum = 0.0280976 (28 samples)
	maximum = 0.125849 (28 samples)
Accepted packet rate average = 0.069419 (28 samples)
	minimum = 0.0282935 (28 samples)
	maximum = 0.12109 (28 samples)
Injected flit rate average = 0.069419 (28 samples)
	minimum = 0.0280976 (28 samples)
	maximum = 0.125849 (28 samples)
Accepted flit rate average = 0.069419 (28 samples)
	minimum = 0.0282935 (28 samples)
	maximum = 0.12109 (28 samples)
Injected packet size average = 1 (28 samples)
Accepted packet size average = 1 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 220214 (inst/sec)
gpgpu_simulation_rate = 4014 (cycle/sec)
gpgpu_silicon_slowdown = 174389x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
Destroy streams for kernel 29: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 23275
gpu_sim_insn = 118080
gpu_ipc =       5.0733
gpu_tot_sim_cycle = 561261
gpu_tot_sim_insn = 29626842
gpu_tot_ipc =      52.7862
gpu_tot_issued_cta = 1264
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.8643% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0606
partiton_level_parallism_total  =       0.3086
partiton_level_parallism_util =       1.0690
partiton_level_parallism_util_total  =       2.6713
L2_BW  =       2.6909 GB/Sec
L2_BW_total  =       7.9761 GB/Sec
gpu_total_sim_rate=216254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 512974
	L1I_total_cache_misses = 24127
	L1I_total_cache_miss_rate = 0.0470
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28551
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28506
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 488847
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24127
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28551
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 512974

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11883, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 32358912
gpgpu_n_tot_w_icount = 1011216
gpgpu_n_stall_shd_mem = 164162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 120704
gpgpu_n_mem_write_global = 43578
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 10716496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 903072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118909
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:301169	W0_Idle:4293888	W0_Scoreboard:1579421	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:857691
single_issue_nums: WS0:583788	WS1:427428	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 965632 {8:120704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1743120 {40:43578,}
traffic_breakdown_coretomem[INST_ACC_R] = 71080 {8:8885,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4828160 {40:120704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348624 {8:43578,}
traffic_breakdown_memtocore[INST_ACC_R] = 1421600 {40:35540,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151190 	12339 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	68222 	48180 	18613 	14496 	10804 	5901 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137431 	21575 	4158 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	428 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       223       445       226       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       221       514       226       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       220       449       226       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740769 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001782
n_activity=414 dram_eff=0.3188
bk0: 2a 740825i bk1: 0a 740839i bk2: 32a 740781i bk3: 32a 740780i bk4: 0a 740837i bk5: 0a 740837i bk6: 0a 740837i bk7: 0a 740837i bk8: 0a 740837i bk9: 0a 740837i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740838i bk13: 0a 740839i bk14: 0a 740839i bk15: 0a 740839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 740838 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 740621 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740769 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000206523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740772 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=374 dram_eff=0.3422
bk0: 0a 740839i bk1: 0a 740840i bk2: 32a 740780i bk3: 32a 740780i bk4: 0a 740836i bk5: 0a 740837i bk6: 0a 740837i bk7: 0a 740837i bk8: 0a 740837i bk9: 0a 740837i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740838i bk13: 0a 740839i bk14: 0a 740839i bk15: 0a 740839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 740838 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 740638 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740772 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740772 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=374 dram_eff=0.3422
bk0: 0a 740839i bk1: 0a 740840i bk2: 32a 740783i bk3: 32a 740777i bk4: 0a 740836i bk5: 0a 740837i bk6: 0a 740837i bk7: 0a 740837i bk8: 0a 740837i bk9: 0a 740837i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740838i bk13: 0a 740839i bk14: 0a 740839i bk15: 0a 740839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 740838 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 740638 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740772 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000190325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740772 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=374 dram_eff=0.3422
bk0: 0a 740839i bk1: 0a 740840i bk2: 32a 740781i bk3: 32a 740779i bk4: 0a 740836i bk5: 0a 740837i bk6: 0a 740837i bk7: 0a 740837i bk8: 0a 740837i bk9: 0a 740837i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740838i bk13: 0a 740839i bk14: 0a 740839i bk15: 0a 740839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 740838 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 740638 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740772 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740767 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001836
n_activity=414 dram_eff=0.3285
bk0: 0a 740840i bk1: 4a 740822i bk2: 32a 740780i bk3: 32a 740779i bk4: 0a 740836i bk5: 0a 740836i bk6: 0a 740837i bk7: 0a 740837i bk8: 0a 740837i bk9: 0a 740837i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740838i bk13: 0a 740839i bk14: 0a 740839i bk15: 0a 740839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 740838 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 740615 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740767 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740838 n_nop=740771 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001728
n_activity=393 dram_eff=0.3257
bk0: 0a 740840i bk1: 8a 740816i bk2: 32a 740780i bk3: 24a 740790i bk4: 0a 740836i bk5: 0a 740836i bk6: 0a 740836i bk7: 0a 740836i bk8: 0a 740836i bk9: 0a 740836i bk10: 0a 740837i bk11: 0a 740838i bk12: 0a 740839i bk13: 0a 740840i bk14: 0a 740840i bk15: 0a 740840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000173 
total_CMD = 740838 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 740626 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740838 
n_nop = 740771 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15656, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 17494, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17254, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 16840, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 16886, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15850, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 16176, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17888, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15068, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 17574, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17094, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 16072, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 199852
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 120704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43578
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=199852
icnt_total_pkts_simt_to_mem=173182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.05064
	minimum = 5
	maximum = 10
Network latency average = 5.05064
	minimum = 5
	maximum = 10
Slowest packet = 368833
Flit latency average = 5.05064
	minimum = 5
	maximum = 10
Slowest flit = 368833
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00669292
	minimum = 0 (at node 6)
	maximum = 0.0180451 (at node 16)
Accepted packet rate average = 0.00669292
	minimum = 0 (at node 6)
	maximum = 0.0200215 (at node 0)
Injected flit rate average = 0.00669292
	minimum = 0 (at node 6)
	maximum = 0.0180451 (at node 16)
Accepted flit rate average= 0.00669292
	minimum = 0 (at node 6)
	maximum = 0.0200215 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.655 (29 samples)
	minimum = 5 (29 samples)
	maximum = 115.172 (29 samples)
Network latency average = 10.4283 (29 samples)
	minimum = 5 (29 samples)
	maximum = 103.138 (29 samples)
Flit latency average = 10.4283 (29 samples)
	minimum = 5 (29 samples)
	maximum = 103.138 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.067256 (29 samples)
	minimum = 0.0271287 (29 samples)
	maximum = 0.122131 (29 samples)
Accepted packet rate average = 0.067256 (29 samples)
	minimum = 0.0273178 (29 samples)
	maximum = 0.117605 (29 samples)
Injected flit rate average = 0.067256 (29 samples)
	minimum = 0.0271287 (29 samples)
	maximum = 0.122131 (29 samples)
Accepted flit rate average = 0.067256 (29 samples)
	minimum = 0.0273178 (29 samples)
	maximum = 0.117605 (29 samples)
Injected packet size average = 1 (29 samples)
Accepted packet size average = 1 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 17 sec (137 sec)
gpgpu_simulation_rate = 216254 (inst/sec)
gpgpu_simulation_rate = 4096 (cycle/sec)
gpgpu_silicon_slowdown = 170898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
Destroy streams for kernel 30: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 2489
gpu_sim_insn = 857088
gpu_ipc =     344.3503
gpu_tot_sim_cycle = 563750
gpu_tot_sim_insn = 30483930
gpu_tot_ipc =      54.0735
gpu_tot_issued_cta = 1300
gpu_occupancy = 35.6723% 
gpu_tot_occupancy = 16.0511% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8686
partiton_level_parallism_total  =       0.3154
partiton_level_parallism_util =       2.7135
partiton_level_parallism_util_total  =       2.6724
L2_BW  =      43.0181 GB/Sec
L2_BW_total  =       8.1308 GB/Sec
gpu_total_sim_rate=219308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 526510
	L1I_total_cache_misses = 24815
	L1I_total_cache_miss_rate = 0.0471
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29415
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 501695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24815
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 526510

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11976, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33216000
gpgpu_n_tot_w_icount = 1038000
gpgpu_n_stall_shd_mem = 167618
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 124160
gpgpu_n_mem_write_global = 44730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 11029840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 28560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122365
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:308035	W0_Idle:4305547	W0_Scoreboard:1602564	W1:3140	W2:2940	W3:2740	W4:2540	W5:2340	W6:2140	W7:1940	W8:1740	W9:1540	W10:1340	W11:1140	W12:940	W13:740	W14:540	W15:310	W16:127455	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:597180	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 993280 {8:124160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1789200 {40:44730,}
traffic_breakdown_coretomem[INST_ACC_R] = 71424 {8:8928,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4966400 {40:124160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 357840 {8:44730,}
traffic_breakdown_memtocore[INST_ACC_R] = 1428480 {40:35712,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155732 	12405 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	68964 	49380 	19551 	15382 	11628 	5962 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141367 	22225 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	433 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       230       445       252       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       232       514       249       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       232       449       257       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744054 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001774
n_activity=414 dram_eff=0.3188
bk0: 2a 744110i bk1: 0a 744124i bk2: 32a 744066i bk3: 32a 744065i bk4: 0a 744122i bk5: 0a 744122i bk6: 0a 744122i bk7: 0a 744122i bk8: 0a 744122i bk9: 0a 744122i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744123i bk13: 0a 744124i bk14: 0a 744124i bk15: 0a 744124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 744123 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 743906 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744054 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744057 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000172
n_activity=374 dram_eff=0.3422
bk0: 0a 744124i bk1: 0a 744125i bk2: 32a 744065i bk3: 32a 744065i bk4: 0a 744121i bk5: 0a 744122i bk6: 0a 744122i bk7: 0a 744122i bk8: 0a 744122i bk9: 0a 744122i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744123i bk13: 0a 744124i bk14: 0a 744124i bk15: 0a 744124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 744123 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 743923 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744057 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000193516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744057 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000172
n_activity=374 dram_eff=0.3422
bk0: 0a 744124i bk1: 0a 744125i bk2: 32a 744068i bk3: 32a 744062i bk4: 0a 744121i bk5: 0a 744122i bk6: 0a 744122i bk7: 0a 744122i bk8: 0a 744122i bk9: 0a 744122i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744123i bk13: 0a 744124i bk14: 0a 744124i bk15: 0a 744124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 744123 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 743923 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744057 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744057 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000172
n_activity=374 dram_eff=0.3422
bk0: 0a 744124i bk1: 0a 744125i bk2: 32a 744066i bk3: 32a 744064i bk4: 0a 744121i bk5: 0a 744122i bk6: 0a 744122i bk7: 0a 744122i bk8: 0a 744122i bk9: 0a 744122i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744123i bk13: 0a 744124i bk14: 0a 744124i bk15: 0a 744124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 744123 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 743923 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744057 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744052 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001828
n_activity=414 dram_eff=0.3285
bk0: 0a 744125i bk1: 4a 744107i bk2: 32a 744065i bk3: 32a 744064i bk4: 0a 744121i bk5: 0a 744121i bk6: 0a 744122i bk7: 0a 744122i bk8: 0a 744122i bk9: 0a 744122i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744123i bk13: 0a 744124i bk14: 0a 744124i bk15: 0a 744124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 744123 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 743900 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744052 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000241895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=744123 n_nop=744056 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000172
n_activity=393 dram_eff=0.3257
bk0: 0a 744125i bk1: 8a 744101i bk2: 32a 744065i bk3: 24a 744075i bk4: 0a 744121i bk5: 0a 744121i bk6: 0a 744121i bk7: 0a 744121i bk8: 0a 744121i bk9: 0a 744121i bk10: 0a 744122i bk11: 0a 744123i bk12: 0a 744124i bk13: 0a 744125i bk14: 0a 744125i bk15: 0a 744125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000172 
total_CMD = 744123 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 743911 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 744123 
n_nop = 744056 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
issued_two_Eff = 0.000000 
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00023652

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15656, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 18254, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17254, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 17596, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 17670, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15906, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 16976, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17944, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15068, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 18390, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17094, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 16824, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 204632
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 124160
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44730
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35712
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=204632
icnt_total_pkts_simt_to_mem=177833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8688
	minimum = 5
	maximum = 155
Network latency average = 18.8684
	minimum = 5
	maximum = 155
Slowest packet = 376866
Flit latency average = 18.8684
	minimum = 5
	maximum = 155
Slowest flit = 376866
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.140336
	minimum = 0 (at node 15)
	maximum = 0.327843 (at node 24)
Accepted packet rate average = 0.140336
	minimum = 0 (at node 15)
	maximum = 0.321414 (at node 21)
Injected flit rate average = 0.140336
	minimum = 0 (at node 15)
	maximum = 0.327843 (at node 24)
Accepted flit rate average= 0.140336
	minimum = 0 (at node 15)
	maximum = 0.321414 (at node 21)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9288 (30 samples)
	minimum = 5 (30 samples)
	maximum = 116.5 (30 samples)
Network latency average = 10.7096 (30 samples)
	minimum = 5 (30 samples)
	maximum = 104.867 (30 samples)
Flit latency average = 10.7096 (30 samples)
	minimum = 5 (30 samples)
	maximum = 104.867 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.069692 (30 samples)
	minimum = 0.0262244 (30 samples)
	maximum = 0.128988 (30 samples)
Accepted packet rate average = 0.069692 (30 samples)
	minimum = 0.0264072 (30 samples)
	maximum = 0.124398 (30 samples)
Injected flit rate average = 0.069692 (30 samples)
	minimum = 0.0262244 (30 samples)
	maximum = 0.128988 (30 samples)
Accepted flit rate average = 0.069692 (30 samples)
	minimum = 0.0264072 (30 samples)
	maximum = 0.124398 (30 samples)
Injected packet size average = 1 (30 samples)
Accepted packet size average = 1 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 219308 (inst/sec)
gpgpu_simulation_rate = 4055 (cycle/sec)
gpgpu_silicon_slowdown = 172626x
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 31: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 590238
gpu_tot_sim_insn = 30504435
gpu_tot_ipc =      51.6816
gpu_tot_issued_cta = 1301
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.9499% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.3014
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.6704
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       7.7706 GB/Sec
gpu_total_sim_rate=216343

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 528200
	L1I_total_cache_misses = 24830
	L1I_total_cache_miss_rate = 0.0470
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29418
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29373
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 503370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24830
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29418
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 528200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1301, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
11976, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33311136
gpgpu_n_tot_w_icount = 1040973
gpgpu_n_stall_shd_mem = 168153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 124192
gpgpu_n_mem_write_global = 44760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 11034536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 930768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 29064
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:308035	W0_Idle:4336164	W0_Scoreboard:1621948	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:127821	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884475
single_issue_nums: WS0:600153	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 993536 {8:124192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1790400 {40:44760,}
traffic_breakdown_coretomem[INST_ACC_R] = 71544 {8:8943,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4967680 {40:124192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358080 {8:44760,}
traffic_breakdown_memtocore[INST_ACC_R] = 1430880 {40:35772,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155794 	12405 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	69041 	49380 	19551 	15382 	11628 	5962 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141426 	22228 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	443 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       230       445       252       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       232       514       249       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       232       449       257       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779017 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001694
n_activity=414 dram_eff=0.3188
bk0: 2a 779073i bk1: 0a 779087i bk2: 32a 779029i bk3: 32a 779028i bk4: 0a 779085i bk5: 0a 779085i bk6: 0a 779085i bk7: 0a 779085i bk8: 0a 779085i bk9: 0a 779085i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779086i bk13: 0a 779087i bk14: 0a 779087i bk15: 0a 779087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 779086 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 778869 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779017 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000196384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779020 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=374 dram_eff=0.3422
bk0: 0a 779087i bk1: 0a 779088i bk2: 32a 779028i bk3: 32a 779028i bk4: 0a 779084i bk5: 0a 779085i bk6: 0a 779085i bk7: 0a 779085i bk8: 0a 779085i bk9: 0a 779085i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779086i bk13: 0a 779087i bk14: 0a 779087i bk15: 0a 779087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 779086 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 778886 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779020 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000184832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779020 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=374 dram_eff=0.3422
bk0: 0a 779087i bk1: 0a 779088i bk2: 32a 779031i bk3: 32a 779025i bk4: 0a 779084i bk5: 0a 779085i bk6: 0a 779085i bk7: 0a 779085i bk8: 0a 779085i bk9: 0a 779085i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779086i bk13: 0a 779087i bk14: 0a 779087i bk15: 0a 779087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 779086 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 778886 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779020 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180981
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779020 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=374 dram_eff=0.3422
bk0: 0a 779087i bk1: 0a 779088i bk2: 32a 779029i bk3: 32a 779027i bk4: 0a 779084i bk5: 0a 779085i bk6: 0a 779085i bk7: 0a 779085i bk8: 0a 779085i bk9: 0a 779085i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779086i bk13: 0a 779087i bk14: 0a 779087i bk15: 0a 779087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 779086 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 778886 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779020 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183548
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779015 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001746
n_activity=414 dram_eff=0.3285
bk0: 0a 779088i bk1: 4a 779070i bk2: 32a 779028i bk3: 32a 779027i bk4: 0a 779084i bk5: 0a 779084i bk6: 0a 779085i bk7: 0a 779085i bk8: 0a 779085i bk9: 0a 779085i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779086i bk13: 0a 779087i bk14: 0a 779087i bk15: 0a 779087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 779086 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 778863 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779015 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00023104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=779086 n_nop=779019 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=393 dram_eff=0.3257
bk0: 0a 779088i bk1: 8a 779064i bk2: 32a 779028i bk3: 24a 779038i bk4: 0a 779084i bk5: 0a 779084i bk6: 0a 779084i bk7: 0a 779084i bk8: 0a 779084i bk9: 0a 779084i bk10: 0a 779085i bk11: 0a 779086i bk12: 0a 779087i bk13: 0a 779088i bk14: 0a 779088i bk15: 0a 779088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000164 
total_CMD = 779086 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 778874 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 779086 
n_nop = 779019 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15664, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 18276, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17262, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 17596, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 17698, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 15906, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 16984, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 17944, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15076, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 18414, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17102, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 16832, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 204754
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34412
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 124192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35772
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=204754
icnt_total_pkts_simt_to_mem=177910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 382604
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 382604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7385 (31 samples)
	minimum = 5 (31 samples)
	maximum = 112.935 (31 samples)
Network latency average = 10.5264 (31 samples)
	minimum = 5 (31 samples)
	maximum = 101.677 (31 samples)
Flit latency average = 10.5264 (31 samples)
	minimum = 5 (31 samples)
	maximum = 101.677 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0674529 (31 samples)
	minimum = 0.0253784 (31 samples)
	maximum = 0.124921 (31 samples)
Accepted packet rate average = 0.0674529 (31 samples)
	minimum = 0.0255554 (31 samples)
	maximum = 0.120534 (31 samples)
Injected flit rate average = 0.0674529 (31 samples)
	minimum = 0.0253784 (31 samples)
	maximum = 0.124921 (31 samples)
Accepted flit rate average = 0.0674529 (31 samples)
	minimum = 0.0255554 (31 samples)
	maximum = 0.120534 (31 samples)
Injected packet size average = 1 (31 samples)
Accepted packet size average = 1 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 216343 (inst/sec)
gpgpu_simulation_rate = 4186 (cycle/sec)
gpgpu_silicon_slowdown = 167224x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
Destroy streams for kernel 32: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 23269
gpu_sim_insn = 98400
gpu_ipc =       4.2288
gpu_tot_sim_cycle = 613507
gpu_tot_sim_insn = 30602835
gpu_tot_ipc =      49.8818
gpu_tot_issued_cta = 1306
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.5221% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0505
partiton_level_parallism_total  =       0.2919
partiton_level_parallism_util =       1.0595
partiton_level_parallism_util_total  =       2.6441
L2_BW  =       2.2430 GB/Sec
L2_BW_total  =       7.5609 GB/Sec
gpu_total_sim_rate=211054

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 531250
	L1I_total_cache_misses = 25215
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29463
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29418
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 506035
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25215
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 29463
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 531250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13182, 1767, 1767, 1767, 1767, 1767, 1767, 1767, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 33504096
gpgpu_n_tot_w_icount = 1047003
gpgpu_n_stall_shd_mem = 169668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 124672
gpgpu_n_mem_write_global = 45070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 11066376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 931728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:308270	W0_Idle:4509849	W0_Scoreboard:1674558	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:884610
single_issue_nums: WS0:606183	WS1:440820	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 997376 {8:124672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1802800 {40:45070,}
traffic_breakdown_coretomem[INST_ACC_R] = 74624 {8:9328,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4986880 {40:124672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360560 {8:45070,}
traffic_breakdown_memtocore[INST_ACC_R] = 1492480 {40:37312,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 168 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156584 	12405 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	70212 	49384 	19551 	15382 	11628 	5962 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	142187 	22257 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	466 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       230       445       252       433       180         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       232       514       249       452       182       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       232       449       257       431       181         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809731 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000163
n_activity=414 dram_eff=0.3188
bk0: 2a 809787i bk1: 0a 809801i bk2: 32a 809743i bk3: 32a 809742i bk4: 0a 809799i bk5: 0a 809799i bk6: 0a 809799i bk7: 0a 809799i bk8: 0a 809799i bk9: 0a 809799i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809800i bk13: 0a 809801i bk14: 0a 809801i bk15: 0a 809801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 809800 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 809583 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809731 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000188936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=374 dram_eff=0.3422
bk0: 0a 809801i bk1: 0a 809802i bk2: 32a 809742i bk3: 32a 809742i bk4: 0a 809798i bk5: 0a 809799i bk6: 0a 809799i bk7: 0a 809799i bk8: 0a 809799i bk9: 0a 809799i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809800i bk13: 0a 809801i bk14: 0a 809801i bk15: 0a 809801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 809800 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 809600 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=374 dram_eff=0.3422
bk0: 0a 809801i bk1: 0a 809802i bk2: 32a 809745i bk3: 32a 809739i bk4: 0a 809798i bk5: 0a 809799i bk6: 0a 809799i bk7: 0a 809799i bk8: 0a 809799i bk9: 0a 809799i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809800i bk13: 0a 809801i bk14: 0a 809801i bk15: 0a 809801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 809800 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 809600 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809734 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=374 dram_eff=0.3422
bk0: 0a 809801i bk1: 0a 809802i bk2: 32a 809743i bk3: 32a 809741i bk4: 0a 809798i bk5: 0a 809799i bk6: 0a 809799i bk7: 0a 809799i bk8: 0a 809799i bk9: 0a 809799i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809800i bk13: 0a 809801i bk14: 0a 809801i bk15: 0a 809801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 809800 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 809600 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809734 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809729 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001679
n_activity=414 dram_eff=0.3285
bk0: 0a 809802i bk1: 4a 809784i bk2: 32a 809742i bk3: 32a 809741i bk4: 0a 809798i bk5: 0a 809798i bk6: 0a 809799i bk7: 0a 809799i bk8: 0a 809799i bk9: 0a 809799i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809800i bk13: 0a 809801i bk14: 0a 809801i bk15: 0a 809801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 809800 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 809577 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809729 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222277
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=809800 n_nop=809733 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001581
n_activity=393 dram_eff=0.3257
bk0: 0a 809802i bk1: 8a 809778i bk2: 32a 809742i bk3: 24a 809752i bk4: 0a 809798i bk5: 0a 809798i bk6: 0a 809798i bk7: 0a 809798i bk8: 0a 809798i bk9: 0a 809798i bk10: 0a 809799i bk11: 0a 809800i bk12: 0a 809801i bk13: 0a 809802i bk14: 0a 809802i bk15: 0a 809802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000158 
total_CMD = 809800 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 809588 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 809800 
n_nop = 809733 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15804, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 18622, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17382, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 17844, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 17996, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16026, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 17184, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18064, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15196, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 18712, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17222, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 17032, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 207084
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35952
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 124672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37312
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=207084
icnt_total_pkts_simt_to_mem=179085
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.04394
	minimum = 5
	maximum = 10
Network latency average = 5.04394
	minimum = 5
	maximum = 10
Slowest packet = 385397
Flit latency average = 5.04394
	minimum = 5
	maximum = 10
Slowest flit = 385397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00557887
	minimum = 0 (at node 3)
	maximum = 0.0148696 (at node 16)
Accepted packet rate average = 0.00557887
	minimum = 0 (at node 3)
	maximum = 0.0200266 (at node 0)
Injected flit rate average = 0.00557887
	minimum = 0 (at node 3)
	maximum = 0.0148696 (at node 16)
Accepted flit rate average= 0.00557887
	minimum = 0 (at node 3)
	maximum = 0.0200266 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5605 (32 samples)
	minimum = 5 (32 samples)
	maximum = 109.719 (32 samples)
Network latency average = 10.3551 (32 samples)
	minimum = 5 (32 samples)
	maximum = 98.8125 (32 samples)
Flit latency average = 10.3551 (32 samples)
	minimum = 5 (32 samples)
	maximum = 98.8125 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0655193 (32 samples)
	minimum = 0.0245854 (32 samples)
	maximum = 0.121482 (32 samples)
Accepted packet rate average = 0.0655193 (32 samples)
	minimum = 0.0247568 (32 samples)
	maximum = 0.117393 (32 samples)
Injected flit rate average = 0.0655193 (32 samples)
	minimum = 0.0245854 (32 samples)
	maximum = 0.121482 (32 samples)
Accepted flit rate average = 0.0655193 (32 samples)
	minimum = 0.0247568 (32 samples)
	maximum = 0.117393 (32 samples)
Injected packet size average = 1 (32 samples)
Accepted packet size average = 1 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 211054 (inst/sec)
gpgpu_simulation_rate = 4231 (cycle/sec)
gpgpu_silicon_slowdown = 165445x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
Destroy streams for kernel 33: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2350
gpu_sim_insn = 595200
gpu_ipc =     253.2766
gpu_tot_sim_cycle = 615857
gpu_tot_sim_insn = 31198035
gpu_tot_ipc =      50.6579
gpu_tot_issued_cta = 1331
gpu_occupancy = 25.8807% 
gpu_tot_occupancy = 15.6018% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3774
partiton_level_parallism_total  =       0.2960
partiton_level_parallism_util =       2.3542
partiton_level_parallism_util_total  =       2.6383
L2_BW  =      31.9129 GB/Sec
L2_BW_total  =       7.6538 GB/Sec
gpu_total_sim_rate=213685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 540650
	L1I_total_cache_misses = 25567
	L1I_total_cache_miss_rate = 0.0473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30063
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30018
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 515083
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25567
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30063
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 540650

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1331, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34099296
gpgpu_n_tot_w_icount = 1065603
gpgpu_n_stall_shd_mem = 172068
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 127072
gpgpu_n_mem_write_global = 45870
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 11283976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312059	W0_Idle:4522922	W0_Scoreboard:1697554	W1:3454	W2:3234	W3:3014	W4:2794	W5:2574	W6:2354	W7:2134	W8:1914	W9:1694	W10:1474	W11:1254	W12:1034	W13:814	W14:594	W15:341	W16:133716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:615483	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1016576 {8:127072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1834800 {40:45870,}
traffic_breakdown_coretomem[INST_ACC_R] = 74920 {8:9365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5082880 {40:127072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 366960 {8:45870,}
traffic_breakdown_memtocore[INST_ACC_R] = 1498400 {40:37460,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159782 	12407 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	70967 	50065 	20200 	16203 	11957 	5964 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	145352 	22292 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       257       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       258       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       255       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812832 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001624
n_activity=414 dram_eff=0.3188
bk0: 2a 812888i bk1: 0a 812902i bk2: 32a 812844i bk3: 32a 812843i bk4: 0a 812900i bk5: 0a 812900i bk6: 0a 812900i bk7: 0a 812900i bk8: 0a 812900i bk9: 0a 812900i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812901i bk13: 0a 812902i bk14: 0a 812902i bk15: 0a 812902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 812901 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 812684 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812832 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000188215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812835 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001575
n_activity=374 dram_eff=0.3422
bk0: 0a 812902i bk1: 0a 812903i bk2: 32a 812843i bk3: 32a 812843i bk4: 0a 812899i bk5: 0a 812900i bk6: 0a 812900i bk7: 0a 812900i bk8: 0a 812900i bk9: 0a 812900i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812901i bk13: 0a 812902i bk14: 0a 812902i bk15: 0a 812902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 812901 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 812701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812835 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812835 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001575
n_activity=374 dram_eff=0.3422
bk0: 0a 812902i bk1: 0a 812903i bk2: 32a 812846i bk3: 32a 812840i bk4: 0a 812899i bk5: 0a 812900i bk6: 0a 812900i bk7: 0a 812900i bk8: 0a 812900i bk9: 0a 812900i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812901i bk13: 0a 812902i bk14: 0a 812902i bk15: 0a 812902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 812901 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 812701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812835 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812835 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001575
n_activity=374 dram_eff=0.3422
bk0: 0a 812902i bk1: 0a 812903i bk2: 32a 812844i bk3: 32a 812842i bk4: 0a 812899i bk5: 0a 812900i bk6: 0a 812900i bk7: 0a 812900i bk8: 0a 812900i bk9: 0a 812900i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812901i bk13: 0a 812902i bk14: 0a 812902i bk15: 0a 812902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 812901 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 812701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812835 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812830 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001673
n_activity=414 dram_eff=0.3285
bk0: 0a 812903i bk1: 4a 812885i bk2: 32a 812843i bk3: 32a 812842i bk4: 0a 812899i bk5: 0a 812899i bk6: 0a 812900i bk7: 0a 812900i bk8: 0a 812900i bk9: 0a 812900i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812901i bk13: 0a 812902i bk14: 0a 812902i bk15: 0a 812902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000167 
total_CMD = 812901 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 812678 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812830 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812901 n_nop=812834 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001575
n_activity=393 dram_eff=0.3257
bk0: 0a 812903i bk1: 8a 812879i bk2: 32a 812843i bk3: 24a 812853i bk4: 0a 812899i bk5: 0a 812899i bk6: 0a 812899i bk7: 0a 812899i bk8: 0a 812899i bk9: 0a 812899i bk10: 0a 812900i bk11: 0a 812901i bk12: 0a 812902i bk13: 0a 812903i bk14: 0a 812903i bk15: 0a 812903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000157 
total_CMD = 812901 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 812689 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 812901 
n_nop = 812834 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000216509

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15804, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19046, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17382, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 18504, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18424, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16074, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 17816, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18112, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15196, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19188, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17222, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 17664, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 210432
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45870
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37460
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=210432
icnt_total_pkts_simt_to_mem=182322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6535
	minimum = 5
	maximum = 127
Network latency average = 15.6535
	minimum = 5
	maximum = 127
Slowest packet = 386733
Flit latency average = 15.6535
	minimum = 5
	maximum = 127
Slowest flit = 386733
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.103783
	minimum = 0 (at node 15)
	maximum = 0.280851 (at node 18)
Accepted packet rate average = 0.103783
	minimum = 0 (at node 15)
	maximum = 0.279574 (at node 18)
Injected flit rate average = 0.103783
	minimum = 0 (at node 15)
	maximum = 0.280851 (at node 18)
Accepted flit rate average= 0.103783
	minimum = 0 (at node 15)
	maximum = 0.279574 (at node 18)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7149 (33 samples)
	minimum = 5 (33 samples)
	maximum = 110.242 (33 samples)
Network latency average = 10.5156 (33 samples)
	minimum = 5 (33 samples)
	maximum = 99.6667 (33 samples)
Flit latency average = 10.5156 (33 samples)
	minimum = 5 (33 samples)
	maximum = 99.6667 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0666788 (33 samples)
	minimum = 0.0238404 (33 samples)
	maximum = 0.126311 (33 samples)
Accepted packet rate average = 0.0666788 (33 samples)
	minimum = 0.0240066 (33 samples)
	maximum = 0.122308 (33 samples)
Injected flit rate average = 0.0666788 (33 samples)
	minimum = 0.0238404 (33 samples)
	maximum = 0.126311 (33 samples)
Accepted flit rate average = 0.0666788 (33 samples)
	minimum = 0.0240066 (33 samples)
	maximum = 0.122308 (33 samples)
Injected packet size average = 1 (33 samples)
Accepted packet size average = 1 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 213685 (inst/sec)
gpgpu_simulation_rate = 4218 (cycle/sec)
gpgpu_silicon_slowdown = 165955x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 34: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 642345
gpu_tot_sim_insn = 31218540
gpu_tot_ipc =      48.6009
gpu_tot_issued_cta = 1332
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.5082% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.2840
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.6365
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       7.3425 GB/Sec
gpu_total_sim_rate=209520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 542340
	L1I_total_cache_misses = 25582
	L1I_total_cache_miss_rate = 0.0472
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30066
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 516758
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30066
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 542340

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1332, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
13275, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34194432
gpgpu_n_tot_w_icount = 1068576
gpgpu_n_stall_shd_mem = 172603
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 127104
gpgpu_n_mem_write_global = 45900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 11288672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 950976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30688
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312059	W0_Idle:4553539	W0_Scoreboard:1716938	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:134082	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903210
single_issue_nums: WS0:618456	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1016832 {8:127104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1836000 {40:45900,}
traffic_breakdown_coretomem[INST_ACC_R] = 75040 {8:9380,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5084160 {40:127104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 367200 {8:45900,}
traffic_breakdown_memtocore[INST_ACC_R] = 1500800 {40:37520,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	159844 	12407 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	71044 	50065 	20200 	16203 	11957 	5964 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	145411 	22295 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	481 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       257       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       258       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       255       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847795 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001557
n_activity=414 dram_eff=0.3188
bk0: 2a 847851i bk1: 0a 847865i bk2: 32a 847807i bk3: 32a 847806i bk4: 0a 847863i bk5: 0a 847863i bk6: 0a 847863i bk7: 0a 847863i bk8: 0a 847863i bk9: 0a 847863i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847864i bk13: 0a 847865i bk14: 0a 847865i bk15: 0a 847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000156 
total_CMD = 847864 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 847647 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847795 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847798 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000151
n_activity=374 dram_eff=0.3422
bk0: 0a 847865i bk1: 0a 847866i bk2: 32a 847806i bk3: 32a 847806i bk4: 0a 847862i bk5: 0a 847863i bk6: 0a 847863i bk7: 0a 847863i bk8: 0a 847863i bk9: 0a 847863i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847864i bk13: 0a 847865i bk14: 0a 847865i bk15: 0a 847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 847864 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 847664 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847798 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000169839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847798 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000151
n_activity=374 dram_eff=0.3422
bk0: 0a 847865i bk1: 0a 847866i bk2: 32a 847809i bk3: 32a 847803i bk4: 0a 847862i bk5: 0a 847863i bk6: 0a 847863i bk7: 0a 847863i bk8: 0a 847863i bk9: 0a 847863i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847864i bk13: 0a 847865i bk14: 0a 847865i bk15: 0a 847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 847864 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 847664 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847798 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847798 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000151
n_activity=374 dram_eff=0.3422
bk0: 0a 847865i bk1: 0a 847866i bk2: 32a 847807i bk3: 32a 847805i bk4: 0a 847862i bk5: 0a 847863i bk6: 0a 847863i bk7: 0a 847863i bk8: 0a 847863i bk9: 0a 847863i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847864i bk13: 0a 847865i bk14: 0a 847865i bk15: 0a 847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 847864 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 847664 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847798 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000168659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847793 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=414 dram_eff=0.3285
bk0: 0a 847866i bk1: 4a 847848i bk2: 32a 847806i bk3: 32a 847805i bk4: 0a 847862i bk5: 0a 847862i bk6: 0a 847863i bk7: 0a 847863i bk8: 0a 847863i bk9: 0a 847863i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847864i bk13: 0a 847865i bk14: 0a 847865i bk15: 0a 847865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 847864 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 847641 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847793 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=847864 n_nop=847797 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000151
n_activity=393 dram_eff=0.3257
bk0: 0a 847866i bk1: 8a 847842i bk2: 32a 847806i bk3: 24a 847816i bk4: 0a 847862i bk5: 0a 847862i bk6: 0a 847862i bk7: 0a 847862i bk8: 0a 847862i bk9: 0a 847862i bk10: 0a 847863i bk11: 0a 847864i bk12: 0a 847865i bk13: 0a 847866i bk14: 0a 847866i bk15: 0a 847866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000151 
total_CMD = 847864 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 847652 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 847864 
n_nop = 847797 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00020758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15812, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19066, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17390, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 18504, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18452, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16074, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 17824, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18112, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15204, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19214, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17230, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 17672, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 210554
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127104
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45900
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37520
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=210554
icnt_total_pkts_simt_to_mem=182399
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 392892
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 392892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 13)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 13)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 13)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5477 (34 samples)
	minimum = 5 (34 samples)
	maximum = 107.176 (34 samples)
Network latency average = 10.3543 (34 samples)
	minimum = 5 (34 samples)
	maximum = 96.9118 (34 samples)
Flit latency average = 10.3543 (34 samples)
	minimum = 5 (34 samples)
	maximum = 96.9118 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0647259 (34 samples)
	minimum = 0.0231392 (34 samples)
	maximum = 0.122682 (34 samples)
Accepted packet rate average = 0.0647259 (34 samples)
	minimum = 0.0233005 (34 samples)
	maximum = 0.118846 (34 samples)
Injected flit rate average = 0.0647259 (34 samples)
	minimum = 0.0231392 (34 samples)
	maximum = 0.122682 (34 samples)
Accepted flit rate average = 0.0647259 (34 samples)
	minimum = 0.0233005 (34 samples)
	maximum = 0.118846 (34 samples)
Injected packet size average = 1 (34 samples)
Accepted packet size average = 1 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 209520 (inst/sec)
gpgpu_simulation_rate = 4311 (cycle/sec)
gpgpu_silicon_slowdown = 162375x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
Destroy streams for kernel 35: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 23267
gpu_sim_insn = 78720
gpu_ipc =       3.3833
gpu_tot_sim_cycle = 665612
gpu_tot_sim_insn = 31297260
gpu_tot_ipc =      47.0203
gpu_tot_issued_cta = 1336
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.1895% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0404
partiton_level_parallism_total  =       0.2754
partiton_level_parallism_util =       1.0410
partiton_level_parallism_util_total  =       2.6159
L2_BW  =       1.7945 GB/Sec
L2_BW_total  =       7.1486 GB/Sec
gpu_total_sim_rate=204557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 544780
	L1I_total_cache_misses = 25890
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30102
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30057
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 518890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30102
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 544780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1336, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14481, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34348800
gpgpu_n_tot_w_icount = 1073400
gpgpu_n_stall_shd_mem = 173815
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 127488
gpgpu_n_mem_write_global = 46148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 11314144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 951744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312247	W0_Idle:4692479	W0_Scoreboard:1759042	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:903318
single_issue_nums: WS0:623280	WS1:450120	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1019904 {8:127488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1845920 {40:46148,}
traffic_breakdown_coretomem[INST_ACC_R] = 77504 {8:9688,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5099520 {40:127488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 369184 {8:46148,}
traffic_breakdown_memtocore[INST_ACC_R] = 1550080 {40:38752,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160476 	12407 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	71975 	50074 	20200 	16203 	11957 	5964 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146019 	22319 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	504 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       257       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       258       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       255       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878507 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001502
n_activity=414 dram_eff=0.3188
bk0: 2a 878563i bk1: 0a 878577i bk2: 32a 878519i bk3: 32a 878518i bk4: 0a 878575i bk5: 0a 878575i bk6: 0a 878575i bk7: 0a 878575i bk8: 0a 878575i bk9: 0a 878575i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878576i bk13: 0a 878577i bk14: 0a 878577i bk15: 0a 878577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 878576 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 878359 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878507 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174145
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878510 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=374 dram_eff=0.3422
bk0: 0a 878577i bk1: 0a 878578i bk2: 32a 878518i bk3: 32a 878518i bk4: 0a 878574i bk5: 0a 878575i bk6: 0a 878575i bk7: 0a 878575i bk8: 0a 878575i bk9: 0a 878575i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878576i bk13: 0a 878577i bk14: 0a 878577i bk15: 0a 878577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 878576 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 878376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878510 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878510 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=374 dram_eff=0.3422
bk0: 0a 878577i bk1: 0a 878578i bk2: 32a 878521i bk3: 32a 878515i bk4: 0a 878574i bk5: 0a 878575i bk6: 0a 878575i bk7: 0a 878575i bk8: 0a 878575i bk9: 0a 878575i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878576i bk13: 0a 878577i bk14: 0a 878577i bk15: 0a 878577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 878576 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 878376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878510 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878510 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=374 dram_eff=0.3422
bk0: 0a 878577i bk1: 0a 878578i bk2: 32a 878519i bk3: 32a 878517i bk4: 0a 878574i bk5: 0a 878575i bk6: 0a 878575i bk7: 0a 878575i bk8: 0a 878575i bk9: 0a 878575i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878576i bk13: 0a 878577i bk14: 0a 878577i bk15: 0a 878577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 878576 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 878376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878510 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878505 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=414 dram_eff=0.3285
bk0: 0a 878578i bk1: 4a 878560i bk2: 32a 878518i bk3: 32a 878517i bk4: 0a 878574i bk5: 0a 878574i bk6: 0a 878575i bk7: 0a 878575i bk8: 0a 878575i bk9: 0a 878575i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878576i bk13: 0a 878577i bk14: 0a 878577i bk15: 0a 878577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 878576 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 878353 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878505 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=878576 n_nop=878509 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=393 dram_eff=0.3257
bk0: 0a 878578i bk1: 8a 878554i bk2: 32a 878518i bk3: 24a 878528i bk4: 0a 878574i bk5: 0a 878574i bk6: 0a 878574i bk7: 0a 878574i bk8: 0a 878574i bk9: 0a 878574i bk10: 0a 878575i bk11: 0a 878576i bk12: 0a 878577i bk13: 0a 878578i bk14: 0a 878578i bk15: 0a 878578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000146 
total_CMD = 878576 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 878364 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 878576 
n_nop = 878509 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000200324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15924, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19318, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17486, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 18712, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18676, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16170, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 18000, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18208, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15300, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19442, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17326, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 17856, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 212418
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37392
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 127488
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46148
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38752
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=212418
icnt_total_pkts_simt_to_mem=183339
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02354
	minimum = 5
	maximum = 8
Network latency average = 5.02354
	minimum = 5
	maximum = 8
Slowest packet = 392955
Flit latency average = 5.02354
	minimum = 5
	maximum = 8
Slowest flit = 392955
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00446348
	minimum = 0 (at node 3)
	maximum = 0.0108308 (at node 16)
Accepted packet rate average = 0.00446348
	minimum = 0 (at node 3)
	maximum = 0.0200284 (at node 0)
Injected flit rate average = 0.00446348
	minimum = 0 (at node 3)
	maximum = 0.0108308 (at node 16)
Accepted flit rate average= 0.00446348
	minimum = 0 (at node 3)
	maximum = 0.0200284 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3898 (35 samples)
	minimum = 5 (35 samples)
	maximum = 104.343 (35 samples)
Network latency average = 10.202 (35 samples)
	minimum = 5 (35 samples)
	maximum = 94.3714 (35 samples)
Flit latency average = 10.202 (35 samples)
	minimum = 5 (35 samples)
	maximum = 94.3714 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0630041 (35 samples)
	minimum = 0.022478 (35 samples)
	maximum = 0.119486 (35 samples)
Accepted packet rate average = 0.0630041 (35 samples)
	minimum = 0.0226348 (35 samples)
	maximum = 0.116023 (35 samples)
Injected flit rate average = 0.0630041 (35 samples)
	minimum = 0.022478 (35 samples)
	maximum = 0.119486 (35 samples)
Accepted flit rate average = 0.0630041 (35 samples)
	minimum = 0.0226348 (35 samples)
	maximum = 0.116023 (35 samples)
Injected packet size average = 1 (35 samples)
Accepted packet size average = 1 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 204557 (inst/sec)
gpgpu_simulation_rate = 4350 (cycle/sec)
gpgpu_silicon_slowdown = 160919x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
Destroy streams for kernel 36: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2213
gpu_sim_insn = 380928
gpu_ipc =     172.1319
gpu_tot_sim_cycle = 667825
gpu_tot_sim_insn = 31678188
gpu_tot_ipc =      47.4349
gpu_tot_issued_cta = 1352
gpu_occupancy = 17.3551% 
gpu_tot_occupancy = 15.2043% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9394
partiton_level_parallism_total  =       0.2776
partiton_level_parallism_util =       1.8496
partiton_level_parallism_util_total  =       2.6038
L2_BW  =      21.9850 GB/Sec
L2_BW_total  =       7.1977 GB/Sec
gpu_total_sim_rate=205702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 550796
	L1I_total_cache_misses = 26138
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30486
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30441
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 524658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26138
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30486
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 550796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14574, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34729728
gpgpu_n_tot_w_icount = 1085304
gpgpu_n_stall_shd_mem = 175351
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 129024
gpgpu_n_mem_write_global = 46660
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 11453408
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127074
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313497	W0_Idle:4704727	W0_Scoreboard:1787560	W1:3768	W2:3528	W3:3288	W4:3048	W5:2808	W6:2568	W7:2328	W8:2088	W9:1848	W10:1608	W11:1368	W12:1128	W13:888	W14:648	W15:372	W16:138798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:629232	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1032192 {8:129024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1866400 {40:46660,}
traffic_breakdown_coretomem[INST_ACC_R] = 77752 {8:9719,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5160960 {40:129024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373280 {8:46660,}
traffic_breakdown_memtocore[INST_ACC_R] = 1555040 {40:38876,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162478 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72475 	50781 	20531 	16438 	12219 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148067 	22319 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	509 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881427 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001497
n_activity=414 dram_eff=0.3188
bk0: 2a 881483i bk1: 0a 881497i bk2: 32a 881439i bk3: 32a 881438i bk4: 0a 881495i bk5: 0a 881495i bk6: 0a 881495i bk7: 0a 881495i bk8: 0a 881495i bk9: 0a 881495i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881496i bk13: 0a 881497i bk14: 0a 881497i bk15: 0a 881497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 881496 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 881279 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881427 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173569
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881430 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=374 dram_eff=0.3422
bk0: 0a 881497i bk1: 0a 881498i bk2: 32a 881438i bk3: 32a 881438i bk4: 0a 881494i bk5: 0a 881495i bk6: 0a 881495i bk7: 0a 881495i bk8: 0a 881495i bk9: 0a 881495i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881496i bk13: 0a 881497i bk14: 0a 881497i bk15: 0a 881497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 881496 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 881296 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881430 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163359
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881430 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=374 dram_eff=0.3422
bk0: 0a 881497i bk1: 0a 881498i bk2: 32a 881441i bk3: 32a 881435i bk4: 0a 881494i bk5: 0a 881495i bk6: 0a 881495i bk7: 0a 881495i bk8: 0a 881495i bk9: 0a 881495i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881496i bk13: 0a 881497i bk14: 0a 881497i bk15: 0a 881497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 881496 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 881296 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881430 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000159955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881430 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=374 dram_eff=0.3422
bk0: 0a 881497i bk1: 0a 881498i bk2: 32a 881439i bk3: 32a 881437i bk4: 0a 881494i bk5: 0a 881495i bk6: 0a 881495i bk7: 0a 881495i bk8: 0a 881495i bk9: 0a 881495i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881496i bk13: 0a 881497i bk14: 0a 881497i bk15: 0a 881497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 881496 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 881296 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881430 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881425 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001543
n_activity=414 dram_eff=0.3285
bk0: 0a 881498i bk1: 4a 881480i bk2: 32a 881438i bk3: 32a 881437i bk4: 0a 881494i bk5: 0a 881494i bk6: 0a 881495i bk7: 0a 881495i bk8: 0a 881495i bk9: 0a 881495i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881496i bk13: 0a 881497i bk14: 0a 881497i bk15: 0a 881497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 881496 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 881273 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881425 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=881496 n_nop=881429 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001452
n_activity=393 dram_eff=0.3257
bk0: 0a 881498i bk1: 8a 881474i bk2: 32a 881438i bk3: 24a 881448i bk4: 0a 881494i bk5: 0a 881494i bk6: 0a 881494i bk7: 0a 881494i bk8: 0a 881494i bk9: 0a 881494i bk10: 0a 881495i bk11: 0a 881496i bk12: 0a 881497i bk13: 0a 881498i bk14: 0a 881498i bk15: 0a 881498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000145 
total_CMD = 881496 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 881284 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 881496 
n_nop = 881429 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000199661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15924, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19486, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17486, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 19212, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18852, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16210, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 18512, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18248, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15300, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19650, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17326, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 18384, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 214590
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37516
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46660
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38876
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=214590
icnt_total_pkts_simt_to_mem=185418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2837
	minimum = 5
	maximum = 150
Network latency average = 15.2837
	minimum = 5
	maximum = 150
Slowest packet = 396063
Flit latency average = 15.2837
	minimum = 5
	maximum = 150
Slowest flit = 396063
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0711453
	minimum = 0 (at node 15)
	maximum = 0.23859 (at node 26)
Accepted packet rate average = 0.0711453
	minimum = 0 (at node 15)
	maximum = 0.23859 (at node 26)
Injected flit rate average = 0.0711453
	minimum = 0 (at node 15)
	maximum = 0.23859 (at node 26)
Accepted flit rate average= 0.0711453
	minimum = 0 (at node 15)
	maximum = 0.23859 (at node 26)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5258 (36 samples)
	minimum = 5 (36 samples)
	maximum = 105.611 (36 samples)
Network latency average = 10.3431 (36 samples)
	minimum = 5 (36 samples)
	maximum = 95.9167 (36 samples)
Flit latency average = 10.3431 (36 samples)
	minimum = 5 (36 samples)
	maximum = 95.9167 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0632302 (36 samples)
	minimum = 0.0218537 (36 samples)
	maximum = 0.122795 (36 samples)
Accepted packet rate average = 0.0632302 (36 samples)
	minimum = 0.022006 (36 samples)
	maximum = 0.119427 (36 samples)
Injected flit rate average = 0.0632302 (36 samples)
	minimum = 0.0218537 (36 samples)
	maximum = 0.122795 (36 samples)
Accepted flit rate average = 0.0632302 (36 samples)
	minimum = 0.022006 (36 samples)
	maximum = 0.119427 (36 samples)
Injected packet size average = 1 (36 samples)
Accepted packet size average = 1 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 205702 (inst/sec)
gpgpu_simulation_rate = 4336 (cycle/sec)
gpgpu_silicon_slowdown = 161439x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 37: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 694313
gpu_tot_sim_insn = 31698693
gpu_tot_ipc =      45.6548
gpu_tot_issued_cta = 1353
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 15.1168% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.2672
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.6021
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       6.9271 GB/Sec
gpu_total_sim_rate=201902

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 552486
	L1I_total_cache_misses = 26153
	L1I_total_cache_miss_rate = 0.0473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30489
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30444
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 526333
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26153
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30489
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 552486

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1353, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14574, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34824864
gpgpu_n_tot_w_icount = 1088277
gpgpu_n_stall_shd_mem = 175886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 129056
gpgpu_n_mem_write_global = 46690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 11458104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313497	W0_Idle:4735344	W0_Scoreboard:1806944	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:139164	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915222
single_issue_nums: WS0:632205	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1032448 {8:129056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1867600 {40:46690,}
traffic_breakdown_coretomem[INST_ACC_R] = 77872 {8:9734,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5162240 {40:129056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373520 {8:46690,}
traffic_breakdown_memtocore[INST_ACC_R] = 1557440 {40:38936,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162540 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72552 	50781 	20531 	16438 	12219 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148126 	22322 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	519 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916390 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000144
n_activity=414 dram_eff=0.3188
bk0: 2a 916446i bk1: 0a 916460i bk2: 32a 916402i bk3: 32a 916401i bk4: 0a 916458i bk5: 0a 916458i bk6: 0a 916458i bk7: 0a 916458i bk8: 0a 916458i bk9: 0a 916458i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916459i bk13: 0a 916460i bk14: 0a 916460i bk15: 0a 916460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 916459 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 916242 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916390 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916393 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001397
n_activity=374 dram_eff=0.3422
bk0: 0a 916460i bk1: 0a 916461i bk2: 32a 916401i bk3: 32a 916401i bk4: 0a 916457i bk5: 0a 916458i bk6: 0a 916458i bk7: 0a 916458i bk8: 0a 916458i bk9: 0a 916458i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916459i bk13: 0a 916460i bk14: 0a 916460i bk15: 0a 916460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 916459 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 916259 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916393 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916393 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001397
n_activity=374 dram_eff=0.3422
bk0: 0a 916460i bk1: 0a 916461i bk2: 32a 916404i bk3: 32a 916398i bk4: 0a 916457i bk5: 0a 916458i bk6: 0a 916458i bk7: 0a 916458i bk8: 0a 916458i bk9: 0a 916458i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916459i bk13: 0a 916460i bk14: 0a 916460i bk15: 0a 916460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 916459 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 916259 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916393 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916393 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001397
n_activity=374 dram_eff=0.3422
bk0: 0a 916460i bk1: 0a 916461i bk2: 32a 916402i bk3: 32a 916400i bk4: 0a 916457i bk5: 0a 916458i bk6: 0a 916458i bk7: 0a 916458i bk8: 0a 916458i bk9: 0a 916458i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916459i bk13: 0a 916460i bk14: 0a 916460i bk15: 0a 916460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 916459 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 916259 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916393 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916388 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001484
n_activity=414 dram_eff=0.3285
bk0: 0a 916461i bk1: 4a 916443i bk2: 32a 916401i bk3: 32a 916400i bk4: 0a 916457i bk5: 0a 916457i bk6: 0a 916458i bk7: 0a 916458i bk8: 0a 916458i bk9: 0a 916458i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916459i bk13: 0a 916460i bk14: 0a 916460i bk15: 0a 916460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 916459 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 916236 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916388 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000196408
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=916459 n_nop=916392 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001397
n_activity=393 dram_eff=0.3257
bk0: 0a 916461i bk1: 8a 916437i bk2: 32a 916401i bk3: 24a 916411i bk4: 0a 916457i bk5: 0a 916457i bk6: 0a 916457i bk7: 0a 916457i bk8: 0a 916457i bk9: 0a 916457i bk10: 0a 916458i bk11: 0a 916459i bk12: 0a 916460i bk13: 0a 916461i bk14: 0a 916461i bk15: 0a 916461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000140 
total_CMD = 916459 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 916247 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 916459 
n_nop = 916392 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000192044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15932, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19486, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17494, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 19232, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18860, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16210, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 18542, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18248, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15308, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19654, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17334, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 18412, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 214712
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46690
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46690
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 38936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=214712
icnt_total_pkts_simt_to_mem=185495
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 400147
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 400147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 4)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 4)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 4)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3772 (37 samples)
	minimum = 5 (37 samples)
	maximum = 102.919 (37 samples)
Network latency average = 10.1995 (37 samples)
	minimum = 5 (37 samples)
	maximum = 93.4865 (37 samples)
Flit latency average = 10.1995 (37 samples)
	minimum = 5 (37 samples)
	maximum = 93.4865 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.0615288 (37 samples)
	minimum = 0.021263 (37 samples)
	maximum = 0.119554 (37 samples)
Accepted packet rate average = 0.0615288 (37 samples)
	minimum = 0.0214113 (37 samples)
	maximum = 0.116324 (37 samples)
Injected flit rate average = 0.0615288 (37 samples)
	minimum = 0.021263 (37 samples)
	maximum = 0.119554 (37 samples)
Accepted flit rate average = 0.0615288 (37 samples)
	minimum = 0.0214113 (37 samples)
	maximum = 0.116324 (37 samples)
Injected packet size average = 1 (37 samples)
Accepted packet size average = 1 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 37 sec (157 sec)
gpgpu_simulation_rate = 201902 (inst/sec)
gpgpu_simulation_rate = 4422 (cycle/sec)
gpgpu_silicon_slowdown = 158299x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
Destroy streams for kernel 38: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 23256
gpu_sim_insn = 59040
gpu_ipc =       2.5387
gpu_tot_sim_cycle = 717569
gpu_tot_sim_insn = 31757733
gpu_tot_ipc =      44.2574
gpu_tot_issued_cta = 1356
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.8919% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0303
partiton_level_parallism_total  =       0.2595
partiton_level_parallism_util =       1.0460
partiton_level_parallism_util_total  =       2.5875
L2_BW  =       1.3465 GB/Sec
L2_BW_total  =       6.7462 GB/Sec
gpu_total_sim_rate=198485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 554316
	L1I_total_cache_misses = 26384
	L1I_total_cache_miss_rate = 0.0476
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30516
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 527932
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30516
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 554316

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14574, 1953, 1953, 1953, 1953, 1953, 1953, 1953, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 34940640
gpgpu_n_tot_w_icount = 1091895
gpgpu_n_stall_shd_mem = 176795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 129344
gpgpu_n_mem_write_global = 46876
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 11477208
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 964656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 127342
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313638	W0_Idle:4839515	W0_Scoreboard:1838510	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:915303
single_issue_nums: WS0:635823	WS1:456072	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1034752 {8:129344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1875040 {40:46876,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5173760 {40:129344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 375008 {8:46876,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	163014 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73255 	50783 	20531 	16438 	12219 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148583 	22339 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	542 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       184       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947087 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001394
n_activity=414 dram_eff=0.3188
bk0: 2a 947143i bk1: 0a 947157i bk2: 32a 947099i bk3: 32a 947098i bk4: 0a 947155i bk5: 0a 947155i bk6: 0a 947155i bk7: 0a 947155i bk8: 0a 947155i bk9: 0a 947155i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947156i bk13: 0a 947157i bk14: 0a 947157i bk15: 0a 947157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 947156 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 946939 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947087 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947090 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001351
n_activity=374 dram_eff=0.3422
bk0: 0a 947157i bk1: 0a 947158i bk2: 32a 947098i bk3: 32a 947098i bk4: 0a 947154i bk5: 0a 947155i bk6: 0a 947155i bk7: 0a 947155i bk8: 0a 947155i bk9: 0a 947155i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947156i bk13: 0a 947157i bk14: 0a 947157i bk15: 0a 947157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 947156 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 946956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947090 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000152034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947090 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001351
n_activity=374 dram_eff=0.3422
bk0: 0a 947157i bk1: 0a 947158i bk2: 32a 947101i bk3: 32a 947095i bk4: 0a 947154i bk5: 0a 947155i bk6: 0a 947155i bk7: 0a 947155i bk8: 0a 947155i bk9: 0a 947155i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947156i bk13: 0a 947157i bk14: 0a 947157i bk15: 0a 947157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 947156 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 946956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947090 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947090 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001351
n_activity=374 dram_eff=0.3422
bk0: 0a 947157i bk1: 0a 947158i bk2: 32a 947099i bk3: 32a 947097i bk4: 0a 947154i bk5: 0a 947155i bk6: 0a 947155i bk7: 0a 947155i bk8: 0a 947155i bk9: 0a 947155i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947156i bk13: 0a 947157i bk14: 0a 947157i bk15: 0a 947157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 947156 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 946956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947090 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150978
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947085 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001436
n_activity=414 dram_eff=0.3285
bk0: 0a 947158i bk1: 4a 947140i bk2: 32a 947098i bk3: 32a 947097i bk4: 0a 947154i bk5: 0a 947154i bk6: 0a 947155i bk7: 0a 947155i bk8: 0a 947155i bk9: 0a 947155i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947156i bk13: 0a 947157i bk14: 0a 947157i bk15: 0a 947157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000144 
total_CMD = 947156 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 946933 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947085 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000190043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=947156 n_nop=947089 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001351
n_activity=393 dram_eff=0.3257
bk0: 0a 947158i bk1: 8a 947134i bk2: 32a 947098i bk3: 24a 947108i bk4: 0a 947154i bk5: 0a 947154i bk6: 0a 947154i bk7: 0a 947154i bk8: 0a 947154i bk9: 0a 947154i bk10: 0a 947155i bk11: 0a 947156i bk12: 0a 947157i bk13: 0a 947158i bk14: 0a 947158i bk15: 0a 947158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000135 
total_CMD = 947156 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 946944 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 947156 
n_nop = 947089 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16016, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19582, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17566, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 19482, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18932, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16282, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 18780, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18320, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15380, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19726, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17406, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 18638, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 216110
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 129344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 129344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46876
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=216110
icnt_total_pkts_simt_to_mem=186200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02806
	minimum = 5
	maximum = 10
Network latency average = 5.02806
	minimum = 5
	maximum = 10
Slowest packet = 401853
Flit latency average = 5.02806
	minimum = 5
	maximum = 10
Slowest flit = 401853
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0033492
	minimum = 0 (at node 0)
	maximum = 0.0107499 (at node 18)
Accepted packet rate average = 0.0033492
	minimum = 0 (at node 0)
	maximum = 0.0200378 (at node 5)
Injected flit rate average = 0.0033492
	minimum = 0 (at node 0)
	maximum = 0.0107499 (at node 18)
Accepted flit rate average= 0.0033492
	minimum = 0 (at node 0)
	maximum = 0.0200378 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2365 (38 samples)
	minimum = 5 (38 samples)
	maximum = 100.474 (38 samples)
Network latency average = 10.0635 (38 samples)
	minimum = 5 (38 samples)
	maximum = 91.2895 (38 samples)
Flit latency average = 10.0635 (38 samples)
	minimum = 5 (38 samples)
	maximum = 91.2895 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0599978 (38 samples)
	minimum = 0.0207035 (38 samples)
	maximum = 0.116691 (38 samples)
Accepted packet rate average = 0.0599978 (38 samples)
	minimum = 0.0208478 (38 samples)
	maximum = 0.11379 (38 samples)
Injected flit rate average = 0.0599978 (38 samples)
	minimum = 0.0207035 (38 samples)
	maximum = 0.116691 (38 samples)
Accepted flit rate average = 0.0599978 (38 samples)
	minimum = 0.0208478 (38 samples)
	maximum = 0.11379 (38 samples)
Injected packet size average = 1 (38 samples)
Accepted packet size average = 1 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 198485 (inst/sec)
gpgpu_simulation_rate = 4484 (cycle/sec)
gpgpu_silicon_slowdown = 156110x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
Destroy streams for kernel 39: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1589
gpu_sim_insn = 214272
gpu_ipc =     134.8471
gpu_tot_sim_cycle = 719158
gpu_tot_sim_insn = 31972005
gpu_tot_ipc =      44.4576
gpu_tot_issued_cta = 1365
gpu_occupancy = 16.2774% 
gpu_tot_occupancy = 14.8967% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7250
partiton_level_parallism_total  =       0.2605
partiton_level_parallism_util =       2.1943
partiton_level_parallism_util_total  =       2.5847
L2_BW  =      16.2396 GB/Sec
L2_BW_total  =       6.7672 GB/Sec
gpu_total_sim_rate=198583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 557700
	L1I_total_cache_misses = 26384
	L1I_total_cache_miss_rate = 0.0473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30732
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 531316
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26384
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30732
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 557700

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35154912
gpgpu_n_tot_w_icount = 1098591
gpgpu_n_stall_shd_mem = 177659
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130208
gpgpu_n_mem_write_global = 47164
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 11555544
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128206
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314034	W0_Idle:4842576	W0_Scoreboard:1856561	W1:4082	W2:3822	W3:3562	W4:3302	W5:3042	W6:2782	W7:2522	W8:2262	W9:2002	W10:1742	W11:1482	W12:1222	W13:962	W14:702	W15:403	W16:142701	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:639171	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1041664 {8:130208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1886560 {40:47164,}
traffic_breakdown_coretomem[INST_ACC_R] = 79720 {8:9965,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5208320 {40:130208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377312 {8:47164,}
traffic_breakdown_memtocore[INST_ACC_R] = 1594400 {40:39860,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164166 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73422 	51247 	20688 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149735 	22339 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	546 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949184 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001391
n_activity=414 dram_eff=0.3188
bk0: 2a 949240i bk1: 0a 949254i bk2: 32a 949196i bk3: 32a 949195i bk4: 0a 949252i bk5: 0a 949252i bk6: 0a 949252i bk7: 0a 949252i bk8: 0a 949252i bk9: 0a 949252i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949253i bk13: 0a 949254i bk14: 0a 949254i bk15: 0a 949254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000139 
total_CMD = 949253 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 949036 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949184 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949187 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001348
n_activity=374 dram_eff=0.3422
bk0: 0a 949254i bk1: 0a 949255i bk2: 32a 949195i bk3: 32a 949195i bk4: 0a 949251i bk5: 0a 949252i bk6: 0a 949252i bk7: 0a 949252i bk8: 0a 949252i bk9: 0a 949252i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949253i bk13: 0a 949254i bk14: 0a 949254i bk15: 0a 949254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 949253 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 949053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949187 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949187 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001348
n_activity=374 dram_eff=0.3422
bk0: 0a 949254i bk1: 0a 949255i bk2: 32a 949198i bk3: 32a 949192i bk4: 0a 949251i bk5: 0a 949252i bk6: 0a 949252i bk7: 0a 949252i bk8: 0a 949252i bk9: 0a 949252i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949253i bk13: 0a 949254i bk14: 0a 949254i bk15: 0a 949254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 949253 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 949053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949187 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000148538
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949187 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001348
n_activity=374 dram_eff=0.3422
bk0: 0a 949254i bk1: 0a 949255i bk2: 32a 949196i bk3: 32a 949194i bk4: 0a 949251i bk5: 0a 949252i bk6: 0a 949252i bk7: 0a 949252i bk8: 0a 949252i bk9: 0a 949252i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949253i bk13: 0a 949254i bk14: 0a 949254i bk15: 0a 949254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000135 
total_CMD = 949253 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 949053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949187 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949182 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001433
n_activity=414 dram_eff=0.3285
bk0: 0a 949255i bk1: 4a 949237i bk2: 32a 949195i bk3: 32a 949194i bk4: 0a 949251i bk5: 0a 949251i bk6: 0a 949252i bk7: 0a 949252i bk8: 0a 949252i bk9: 0a 949252i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949253i bk13: 0a 949254i bk14: 0a 949254i bk15: 0a 949254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 949253 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 949030 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949182 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000189623
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949253 n_nop=949186 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001348
n_activity=393 dram_eff=0.3257
bk0: 0a 949255i bk1: 8a 949231i bk2: 32a 949195i bk3: 24a 949205i bk4: 0a 949251i bk5: 0a 949251i bk6: 0a 949251i bk7: 0a 949251i bk8: 0a 949251i bk9: 0a 949251i bk10: 0a 949252i bk11: 0a 949253i bk12: 0a 949254i bk13: 0a 949255i bk14: 0a 949255i bk15: 0a 949255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000135 
total_CMD = 949253 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 949041 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 949253 
n_nop = 949186 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16016, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19582, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17566, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 19860, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18932, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16282, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19176, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18320, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15380, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19726, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17406, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19016, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 217262
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47164
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39860
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=217262
icnt_total_pkts_simt_to_mem=187352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3559
	minimum = 5
	maximum = 104
Network latency average = 15.3559
	minimum = 5
	maximum = 104
Slowest packet = 402573
Flit latency average = 15.3559
	minimum = 5
	maximum = 104
Slowest flit = 402573
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537025
	minimum = 0 (at node 2)
	maximum = 0.249213 (at node 21)
Accepted packet rate average = 0.0537025
	minimum = 0 (at node 2)
	maximum = 0.249213 (at node 21)
Injected flit rate average = 0.0537025
	minimum = 0 (at node 2)
	maximum = 0.249213 (at node 21)
Accepted flit rate average= 0.0537025
	minimum = 0 (at node 2)
	maximum = 0.249213 (at node 21)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3677 (39 samples)
	minimum = 5 (39 samples)
	maximum = 100.564 (39 samples)
Network latency average = 10.1992 (39 samples)
	minimum = 5 (39 samples)
	maximum = 91.6154 (39 samples)
Flit latency average = 10.1992 (39 samples)
	minimum = 5 (39 samples)
	maximum = 91.6154 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0598364 (39 samples)
	minimum = 0.0201726 (39 samples)
	maximum = 0.120089 (39 samples)
Accepted packet rate average = 0.0598364 (39 samples)
	minimum = 0.0203132 (39 samples)
	maximum = 0.117263 (39 samples)
Injected flit rate average = 0.0598364 (39 samples)
	minimum = 0.0201726 (39 samples)
	maximum = 0.120089 (39 samples)
Accepted flit rate average = 0.0598364 (39 samples)
	minimum = 0.0203132 (39 samples)
	maximum = 0.117263 (39 samples)
Injected packet size average = 1 (39 samples)
Accepted packet size average = 1 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 198583 (inst/sec)
gpgpu_simulation_rate = 4466 (cycle/sec)
gpgpu_silicon_slowdown = 156739x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 40: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 745646
gpu_tot_sim_insn = 31992510
gpu_tot_ipc =      42.9058
gpu_tot_issued_cta = 1366
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.8135% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.2514
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5830
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       6.5304 GB/Sec
gpu_total_sim_rate=195076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 559390
	L1I_total_cache_misses = 26399
	L1I_total_cache_miss_rate = 0.0472
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30735
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 532991
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26399
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30735
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 559390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35250048
gpgpu_n_tot_w_icount = 1101564
gpgpu_n_stall_shd_mem = 178194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130240
gpgpu_n_mem_write_global = 47194
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 11560240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128237
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314034	W0_Idle:4873193	W0_Scoreboard:1875945	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:143067	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921999
single_issue_nums: WS0:642144	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1041920 {8:130240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1887760 {40:47194,}
traffic_breakdown_coretomem[INST_ACC_R] = 79840 {8:9980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5209600 {40:130240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377552 {8:47194,}
traffic_breakdown_memtocore[INST_ACC_R] = 1596800 {40:39920,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164228 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73499 	51247 	20688 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149794 	22342 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	556 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984147 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001341
n_activity=414 dram_eff=0.3188
bk0: 2a 984203i bk1: 0a 984217i bk2: 32a 984159i bk3: 32a 984158i bk4: 0a 984215i bk5: 0a 984215i bk6: 0a 984215i bk7: 0a 984215i bk8: 0a 984215i bk9: 0a 984215i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984216i bk13: 0a 984217i bk14: 0a 984217i bk15: 0a 984217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 984216 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 983999 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984147 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984150 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001301
n_activity=374 dram_eff=0.3422
bk0: 0a 984217i bk1: 0a 984218i bk2: 32a 984158i bk3: 32a 984158i bk4: 0a 984214i bk5: 0a 984215i bk6: 0a 984215i bk7: 0a 984215i bk8: 0a 984215i bk9: 0a 984215i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984216i bk13: 0a 984217i bk14: 0a 984217i bk15: 0a 984217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 984216 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 984016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984150 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984150 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001301
n_activity=374 dram_eff=0.3422
bk0: 0a 984217i bk1: 0a 984218i bk2: 32a 984161i bk3: 32a 984155i bk4: 0a 984214i bk5: 0a 984215i bk6: 0a 984215i bk7: 0a 984215i bk8: 0a 984215i bk9: 0a 984215i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984216i bk13: 0a 984217i bk14: 0a 984217i bk15: 0a 984217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 984216 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 984016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984150 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000143261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984150 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001301
n_activity=374 dram_eff=0.3422
bk0: 0a 984217i bk1: 0a 984218i bk2: 32a 984159i bk3: 32a 984157i bk4: 0a 984214i bk5: 0a 984215i bk6: 0a 984215i bk7: 0a 984215i bk8: 0a 984215i bk9: 0a 984215i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984216i bk13: 0a 984217i bk14: 0a 984217i bk15: 0a 984217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 984216 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 984016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984150 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984145 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001382
n_activity=414 dram_eff=0.3285
bk0: 0a 984218i bk1: 4a 984200i bk2: 32a 984158i bk3: 32a 984157i bk4: 0a 984214i bk5: 0a 984214i bk6: 0a 984215i bk7: 0a 984215i bk8: 0a 984215i bk9: 0a 984215i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984216i bk13: 0a 984217i bk14: 0a 984217i bk15: 0a 984217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 984216 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 983993 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984145 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000182887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=984216 n_nop=984149 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001301
n_activity=393 dram_eff=0.3257
bk0: 0a 984218i bk1: 8a 984194i bk2: 32a 984158i bk3: 24a 984168i bk4: 0a 984214i bk5: 0a 984214i bk6: 0a 984214i bk7: 0a 984214i bk8: 0a 984214i bk9: 0a 984214i bk10: 0a 984215i bk11: 0a 984216i bk12: 0a 984217i bk13: 0a 984218i bk14: 0a 984218i bk15: 0a 984218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000130 
total_CMD = 984216 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 984004 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 984216 
n_nop = 984149 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000178823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16024, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19582, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17574, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 19882, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18940, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16282, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19204, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18320, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15388, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19730, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17414, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19044, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 217384
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47194
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47194
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 39920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=217384
icnt_total_pkts_simt_to_mem=187429
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 404753
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 404753
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 2)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2343 (40 samples)
	minimum = 5 (40 samples)
	maximum = 98.2 (40 samples)
Network latency average = 10.0699 (40 samples)
	minimum = 5 (40 samples)
	maximum = 89.475 (40 samples)
Flit latency average = 10.0699 (40 samples)
	minimum = 5 (40 samples)
	maximum = 89.475 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.0583474 (40 samples)
	minimum = 0.0196683 (40 samples)
	maximum = 0.11716 (40 samples)
Accepted packet rate average = 0.0583474 (40 samples)
	minimum = 0.0198054 (40 samples)
	maximum = 0.114446 (40 samples)
Injected flit rate average = 0.0583474 (40 samples)
	minimum = 0.0196683 (40 samples)
	maximum = 0.11716 (40 samples)
Accepted flit rate average = 0.0583474 (40 samples)
	minimum = 0.0198054 (40 samples)
	maximum = 0.114446 (40 samples)
Injected packet size average = 1 (40 samples)
Accepted packet size average = 1 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 195076 (inst/sec)
gpgpu_simulation_rate = 4546 (cycle/sec)
gpgpu_silicon_slowdown = 153981x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
Destroy streams for kernel 41: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 23254
gpu_sim_insn = 39360
gpu_ipc =       1.6926
gpu_tot_sim_cycle = 768900
gpu_tot_sim_insn = 32031870
gpu_tot_ipc =      41.6593
gpu_tot_issued_cta = 1368
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.6702% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0202
partiton_level_parallism_total  =       0.2444
partiton_level_parallism_util =       1.0108
partiton_level_parallism_util_total  =       2.5730
L2_BW  =       0.8978 GB/Sec
L2_BW_total  =       6.3601 GB/Sec
gpu_total_sim_rate=192963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560610
	L1I_total_cache_misses = 26553
	L1I_total_cache_miss_rate = 0.0474
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30753
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30708
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 534057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26553
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30753
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 560610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35327232
gpgpu_n_tot_w_icount = 1103976
gpgpu_n_stall_shd_mem = 178800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130432
gpgpu_n_mem_write_global = 47318
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 11572976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314128	W0_Idle:4942639	W0_Scoreboard:1896995	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:922053
single_issue_nums: WS0:644556	WS1:459420	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1043456 {8:130432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1892720 {40:47318,}
traffic_breakdown_coretomem[INST_ACC_R] = 81072 {8:10134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5217280 {40:130432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 378544 {8:47318,}
traffic_breakdown_memtocore[INST_ACC_R] = 1621440 {40:40536,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164544 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73966 	51250 	20688 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150099 	22353 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	579 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014841 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001301
n_activity=414 dram_eff=0.3188
bk0: 2a 1014897i bk1: 0a 1014911i bk2: 32a 1014853i bk3: 32a 1014852i bk4: 0a 1014909i bk5: 0a 1014909i bk6: 0a 1014909i bk7: 0a 1014909i bk8: 0a 1014909i bk9: 0a 1014909i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014910i bk13: 0a 1014911i bk14: 0a 1014911i bk15: 0a 1014911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 1014910 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1014693 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014841 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150752
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014844 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=374 dram_eff=0.3422
bk0: 0a 1014911i bk1: 0a 1014912i bk2: 32a 1014852i bk3: 32a 1014852i bk4: 0a 1014908i bk5: 0a 1014909i bk6: 0a 1014909i bk7: 0a 1014909i bk8: 0a 1014909i bk9: 0a 1014909i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014910i bk13: 0a 1014911i bk14: 0a 1014911i bk15: 0a 1014911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1014910 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1014710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014844 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014844 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=374 dram_eff=0.3422
bk0: 0a 1014911i bk1: 0a 1014912i bk2: 32a 1014855i bk3: 32a 1014849i bk4: 0a 1014908i bk5: 0a 1014909i bk6: 0a 1014909i bk7: 0a 1014909i bk8: 0a 1014909i bk9: 0a 1014909i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014910i bk13: 0a 1014911i bk14: 0a 1014911i bk15: 0a 1014911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1014910 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1014710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014844 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014844 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=374 dram_eff=0.3422
bk0: 0a 1014911i bk1: 0a 1014912i bk2: 32a 1014853i bk3: 32a 1014851i bk4: 0a 1014908i bk5: 0a 1014909i bk6: 0a 1014909i bk7: 0a 1014909i bk8: 0a 1014909i bk9: 0a 1014909i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014910i bk13: 0a 1014911i bk14: 0a 1014911i bk15: 0a 1014911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1014910 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1014710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014844 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014839 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000134
n_activity=414 dram_eff=0.3285
bk0: 0a 1014912i bk1: 4a 1014894i bk2: 32a 1014852i bk3: 32a 1014851i bk4: 0a 1014908i bk5: 0a 1014908i bk6: 0a 1014909i bk7: 0a 1014909i bk8: 0a 1014909i bk9: 0a 1014909i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014910i bk13: 0a 1014911i bk14: 0a 1014911i bk15: 0a 1014911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 1014910 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1014687 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014839 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1014910 n_nop=1014843 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001261
n_activity=393 dram_eff=0.3257
bk0: 0a 1014912i bk1: 8a 1014888i bk2: 32a 1014852i bk3: 24a 1014862i bk4: 0a 1014908i bk5: 0a 1014908i bk6: 0a 1014908i bk7: 0a 1014908i bk8: 0a 1014908i bk9: 0a 1014908i bk10: 0a 1014909i bk11: 0a 1014910i bk12: 0a 1014911i bk13: 0a 1014912i bk14: 0a 1014912i bk15: 0a 1014912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000126 
total_CMD = 1014910 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1014698 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1014910 
n_nop = 1014843 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000173414

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16080, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19646, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17622, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20054, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18988, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16330, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19356, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18368, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15436, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19778, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17462, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19196, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 218316
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130432
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47318
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40536
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=218316
icnt_total_pkts_simt_to_mem=187899
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.02211
	minimum = 5
	maximum = 8
Network latency average = 5.02211
	minimum = 5
	maximum = 8
Slowest packet = 405911
Flit latency average = 5.02211
	minimum = 5
	maximum = 8
Slowest flit = 405911
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223299
	minimum = 0 (at node 0)
	maximum = 0.0101058 (at node 3)
Accepted packet rate average = 0.00223299
	minimum = 0 (at node 0)
	maximum = 0.0200396 (at node 3)
Injected flit rate average = 0.00223299
	minimum = 0 (at node 0)
	maximum = 0.0101058 (at node 3)
Accepted flit rate average= 0.00223299
	minimum = 0 (at node 0)
	maximum = 0.0200396 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1072 (41 samples)
	minimum = 5 (41 samples)
	maximum = 96 (41 samples)
Network latency average = 9.94681 (41 samples)
	minimum = 5 (41 samples)
	maximum = 87.4878 (41 samples)
Flit latency average = 9.94681 (41 samples)
	minimum = 5 (41 samples)
	maximum = 87.4878 (41 samples)
Fragmentation average = 0 (41 samples)
	minimum = 0 (41 samples)
	maximum = 0 (41 samples)
Injected packet rate average = 0.0569788 (41 samples)
	minimum = 0.0191886 (41 samples)
	maximum = 0.114549 (41 samples)
Accepted packet rate average = 0.0569788 (41 samples)
	minimum = 0.0193224 (41 samples)
	maximum = 0.112143 (41 samples)
Injected flit rate average = 0.0569788 (41 samples)
	minimum = 0.0191886 (41 samples)
	maximum = 0.114549 (41 samples)
Accepted flit rate average = 0.0569788 (41 samples)
	minimum = 0.0193224 (41 samples)
	maximum = 0.112143 (41 samples)
Injected packet size average = 1 (41 samples)
Accepted packet size average = 1 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 192963 (inst/sec)
gpgpu_simulation_rate = 4631 (cycle/sec)
gpgpu_silicon_slowdown = 151155x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
Destroy streams for kernel 42: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 2120
gpu_sim_insn = 95232
gpu_ipc =      44.9208
gpu_tot_sim_cycle = 771020
gpu_tot_sim_insn = 32127102
gpu_tot_ipc =      41.6683
gpu_tot_issued_cta = 1372
gpu_occupancy = 16.4992% 
gpu_tot_occupancy = 14.6736% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2500
partiton_level_parallism_total  =       0.2444
partiton_level_parallism_util =       1.3486
partiton_level_parallism_util_total  =       2.5664
L2_BW  =       6.1706 GB/Sec
L2_BW_total  =       6.3596 GB/Sec
gpu_total_sim_rate=192377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 562114
	L1I_total_cache_misses = 26697
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30849
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 535417
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26697
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30849
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 562114

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1372, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35422464
gpgpu_n_tot_w_icount = 1106952
gpgpu_n_stall_shd_mem = 179184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130816
gpgpu_n_mem_write_global = 47446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 11607792
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 33712
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128779
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314497	W0_Idle:4948237	W0_Scoreboard:1903558	W1:4396	W2:4116	W3:3836	W4:3556	W5:3276	W6:2996	W7:2716	W8:2436	W9:2156	W10:1876	W11:1596	W12:1316	W13:1036	W14:756	W15:434	W16:145425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:646044	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1046528 {8:130816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1897840 {40:47446,}
traffic_breakdown_coretomem[INST_ACC_R] = 81216 {8:10152,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5232640 {40:130816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379568 {8:47446,}
traffic_breakdown_memtocore[INST_ACC_R] = 1624320 {40:40608,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165056 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74201 	51442 	20791 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150611 	22353 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	584 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017639 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001297
n_activity=414 dram_eff=0.3188
bk0: 2a 1017695i bk1: 0a 1017709i bk2: 32a 1017651i bk3: 32a 1017650i bk4: 0a 1017707i bk5: 0a 1017707i bk6: 0a 1017707i bk7: 0a 1017707i bk8: 0a 1017707i bk9: 0a 1017707i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017708i bk13: 0a 1017709i bk14: 0a 1017709i bk15: 0a 1017709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 1017708 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1017491 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017639 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001258
n_activity=374 dram_eff=0.3422
bk0: 0a 1017709i bk1: 0a 1017710i bk2: 32a 1017650i bk3: 32a 1017650i bk4: 0a 1017706i bk5: 0a 1017707i bk6: 0a 1017707i bk7: 0a 1017707i bk8: 0a 1017707i bk9: 0a 1017707i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017708i bk13: 0a 1017709i bk14: 0a 1017709i bk15: 0a 1017709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1017708 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1017508 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001258
n_activity=374 dram_eff=0.3422
bk0: 0a 1017709i bk1: 0a 1017710i bk2: 32a 1017653i bk3: 32a 1017647i bk4: 0a 1017706i bk5: 0a 1017707i bk6: 0a 1017707i bk7: 0a 1017707i bk8: 0a 1017707i bk9: 0a 1017707i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017708i bk13: 0a 1017709i bk14: 0a 1017709i bk15: 0a 1017709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1017708 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1017508 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001258
n_activity=374 dram_eff=0.3422
bk0: 0a 1017709i bk1: 0a 1017710i bk2: 32a 1017651i bk3: 32a 1017649i bk4: 0a 1017706i bk5: 0a 1017707i bk6: 0a 1017707i bk7: 0a 1017707i bk8: 0a 1017707i bk9: 0a 1017707i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017708i bk13: 0a 1017709i bk14: 0a 1017709i bk15: 0a 1017709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1017708 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1017508 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017637 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001336
n_activity=414 dram_eff=0.3285
bk0: 0a 1017710i bk1: 4a 1017692i bk2: 32a 1017650i bk3: 32a 1017649i bk4: 0a 1017706i bk5: 0a 1017706i bk6: 0a 1017707i bk7: 0a 1017707i bk8: 0a 1017707i bk9: 0a 1017707i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017708i bk13: 0a 1017709i bk14: 0a 1017709i bk15: 0a 1017709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 1017708 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1017485 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017637 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017708 n_nop=1017641 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001258
n_activity=393 dram_eff=0.3257
bk0: 0a 1017710i bk1: 8a 1017686i bk2: 32a 1017650i bk3: 24a 1017660i bk4: 0a 1017706i bk5: 0a 1017706i bk6: 0a 1017706i bk7: 0a 1017706i bk8: 0a 1017706i bk9: 0a 1017706i bk10: 0a 1017707i bk11: 0a 1017708i bk12: 0a 1017709i bk13: 0a 1017710i bk14: 0a 1017710i bk15: 0a 1017710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000126 
total_CMD = 1017708 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1017496 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017708 
n_nop = 1017641 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000172938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16080, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19646, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17622, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20222, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18988, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16354, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19528, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18392, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15436, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19802, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17462, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19368, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 218900
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=218900
icnt_total_pkts_simt_to_mem=188429
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90395
	minimum = 5
	maximum = 26
Network latency average = 6.90395
	minimum = 5
	maximum = 26
Slowest packet = 406656
Flit latency average = 6.90395
	minimum = 5
	maximum = 26
Slowest flit = 406656
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0194619
	minimum = 0 (at node 0)
	maximum = 0.0811321 (at node 21)
Accepted packet rate average = 0.0194619
	minimum = 0 (at node 0)
	maximum = 0.0811321 (at node 21)
Injected flit rate average = 0.0194619
	minimum = 0 (at node 0)
	maximum = 0.0811321 (at node 21)
Accepted flit rate average= 0.0194619
	minimum = 0 (at node 0)
	maximum = 0.0811321 (at node 21)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0309 (42 samples)
	minimum = 5 (42 samples)
	maximum = 94.3333 (42 samples)
Network latency average = 9.87436 (42 samples)
	minimum = 5 (42 samples)
	maximum = 86.0238 (42 samples)
Flit latency average = 9.87436 (42 samples)
	minimum = 5 (42 samples)
	maximum = 86.0238 (42 samples)
Fragmentation average = 0 (42 samples)
	minimum = 0 (42 samples)
	maximum = 0 (42 samples)
Injected packet rate average = 0.0560855 (42 samples)
	minimum = 0.0187317 (42 samples)
	maximum = 0.113753 (42 samples)
Accepted packet rate average = 0.0560855 (42 samples)
	minimum = 0.0188623 (42 samples)
	maximum = 0.111405 (42 samples)
Injected flit rate average = 0.0560855 (42 samples)
	minimum = 0.0187317 (42 samples)
	maximum = 0.113753 (42 samples)
Accepted flit rate average = 0.0560855 (42 samples)
	minimum = 0.0188623 (42 samples)
	maximum = 0.111405 (42 samples)
Injected packet size average = 1 (42 samples)
Accepted packet size average = 1 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 192377 (inst/sec)
gpgpu_simulation_rate = 4616 (cycle/sec)
gpgpu_silicon_slowdown = 151646x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac20..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604aba0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 43: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 797508
gpu_tot_sim_insn = 32147607
gpu_tot_ipc =      40.3101
gpu_tot_issued_cta = 1373
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.5935% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.2364
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5648
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       6.1518 GB/Sec
gpu_total_sim_rate=189103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 563804
	L1I_total_cache_misses = 26712
	L1I_total_cache_miss_rate = 0.0474
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30852
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30807
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 537092
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26712
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30852
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 563804

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1373, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35517600
gpgpu_n_tot_w_icount = 1109925
gpgpu_n_stall_shd_mem = 179719
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130848
gpgpu_n_mem_write_global = 47476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 11612488
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128810
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314497	W0_Idle:4978854	W0_Scoreboard:1922942	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:145791	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925029
single_issue_nums: WS0:649017	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1046784 {8:130848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1899040 {40:47476,}
traffic_breakdown_coretomem[INST_ACC_R] = 81336 {8:10167,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5233920 {40:130848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 379808 {8:47476,}
traffic_breakdown_memtocore[INST_ACC_R] = 1626720 {40:40668,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165118 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74278 	51442 	20791 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150670 	22356 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	594 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052602 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001254
n_activity=414 dram_eff=0.3188
bk0: 2a 1052658i bk1: 0a 1052672i bk2: 32a 1052614i bk3: 32a 1052613i bk4: 0a 1052670i bk5: 0a 1052670i bk6: 0a 1052670i bk7: 0a 1052670i bk8: 0a 1052670i bk9: 0a 1052670i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052671i bk13: 0a 1052672i bk14: 0a 1052672i bk15: 0a 1052672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 1052671 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1052454 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052602 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052605 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=374 dram_eff=0.3422
bk0: 0a 1052672i bk1: 0a 1052673i bk2: 32a 1052613i bk3: 32a 1052613i bk4: 0a 1052669i bk5: 0a 1052670i bk6: 0a 1052670i bk7: 0a 1052670i bk8: 0a 1052670i bk9: 0a 1052670i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052671i bk13: 0a 1052672i bk14: 0a 1052672i bk15: 0a 1052672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1052671 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1052471 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052605 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000136795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052605 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=374 dram_eff=0.3422
bk0: 0a 1052672i bk1: 0a 1052673i bk2: 32a 1052616i bk3: 32a 1052610i bk4: 0a 1052669i bk5: 0a 1052670i bk6: 0a 1052670i bk7: 0a 1052670i bk8: 0a 1052670i bk9: 0a 1052670i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052671i bk13: 0a 1052672i bk14: 0a 1052672i bk15: 0a 1052672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1052671 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1052471 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052605 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052605 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=374 dram_eff=0.3422
bk0: 0a 1052672i bk1: 0a 1052673i bk2: 32a 1052614i bk3: 32a 1052612i bk4: 0a 1052669i bk5: 0a 1052670i bk6: 0a 1052670i bk7: 0a 1052670i bk8: 0a 1052670i bk9: 0a 1052670i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052671i bk13: 0a 1052672i bk14: 0a 1052672i bk15: 0a 1052672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1052671 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1052471 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052605 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000135845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052600 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001292
n_activity=414 dram_eff=0.3285
bk0: 0a 1052673i bk1: 4a 1052655i bk2: 32a 1052613i bk3: 32a 1052612i bk4: 0a 1052669i bk5: 0a 1052669i bk6: 0a 1052670i bk7: 0a 1052670i bk8: 0a 1052670i bk9: 0a 1052670i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052671i bk13: 0a 1052672i bk14: 0a 1052672i bk15: 0a 1052672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 1052671 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1052448 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052600 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000170994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052671 n_nop=1052604 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=393 dram_eff=0.3257
bk0: 0a 1052673i bk1: 8a 1052649i bk2: 32a 1052613i bk3: 24a 1052623i bk4: 0a 1052669i bk5: 0a 1052669i bk6: 0a 1052669i bk7: 0a 1052669i bk8: 0a 1052669i bk9: 0a 1052669i bk10: 0a 1052670i bk11: 0a 1052671i bk12: 0a 1052672i bk13: 0a 1052673i bk14: 0a 1052673i bk15: 0a 1052673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000122 
total_CMD = 1052671 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1052459 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1052671 
n_nop = 1052604 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000167194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16088, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19646, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17630, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20242, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 18996, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16354, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19556, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18392, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15444, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19806, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17470, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19398, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 219022
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39308
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130848
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47476
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40668
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=219022
icnt_total_pkts_simt_to_mem=188506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 407467
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 407467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 9)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 9)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 9)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91461 (43 samples)
	minimum = 5 (43 samples)
	maximum = 92.2791 (43 samples)
Network latency average = 9.76171 (43 samples)
	minimum = 5 (43 samples)
	maximum = 84.1628 (43 samples)
Flit latency average = 9.76171 (43 samples)
	minimum = 5 (43 samples)
	maximum = 84.1628 (43 samples)
Fragmentation average = 0 (43 samples)
	minimum = 0 (43 samples)
	maximum = 0 (43 samples)
Injected packet rate average = 0.0547877 (43 samples)
	minimum = 0.0182961 (43 samples)
	maximum = 0.111175 (43 samples)
Accepted packet rate average = 0.0547877 (43 samples)
	minimum = 0.0184236 (43 samples)
	maximum = 0.108921 (43 samples)
Injected flit rate average = 0.0547877 (43 samples)
	minimum = 0.0182961 (43 samples)
	maximum = 0.111175 (43 samples)
Accepted flit rate average = 0.0547877 (43 samples)
	minimum = 0.0184236 (43 samples)
	maximum = 0.108921 (43 samples)
Injected packet size average = 1 (43 samples)
Accepted packet size average = 1 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 189103 (inst/sec)
gpgpu_simulation_rate = 4691 (cycle/sec)
gpgpu_silicon_slowdown = 149221x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abc0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abd0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401d70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 44: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 23244
gpu_sim_insn = 19680
gpu_ipc =       0.8467
gpu_tot_sim_cycle = 820752
gpu_tot_sim_insn = 32167287
gpu_tot_ipc =      39.1925
gpu_tot_issued_cta = 1374
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.5240% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0101
partiton_level_parallism_total  =       0.2300
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5598
L2_BW  =       0.4491 GB/Sec
L2_BW_total  =       5.9903 GB/Sec
gpu_total_sim_rate=187019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564414
	L1I_total_cache_misses = 26789
	L1I_total_cache_miss_rate = 0.0475
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30861
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 537625
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26789
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30861
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564414

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1374, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35556192
gpgpu_n_tot_w_icount = 1111131
gpgpu_n_stall_shd_mem = 180022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130944
gpgpu_n_mem_write_global = 47538
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 11618856
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 975312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314544	W0_Idle:5013565	W0_Scoreboard:1933464	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925056
single_issue_nums: WS0:650223	WS1:460908	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1047552 {8:130944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1901520 {40:47538,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5237760 {40:130944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380304 {8:47538,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165276 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74513 	51442 	20791 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150823 	22361 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	617 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083283 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=414 dram_eff=0.3188
bk0: 2a 1083339i bk1: 0a 1083353i bk2: 32a 1083295i bk3: 32a 1083294i bk4: 0a 1083351i bk5: 0a 1083351i bk6: 0a 1083351i bk7: 0a 1083351i bk8: 0a 1083351i bk9: 0a 1083351i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083352i bk13: 0a 1083353i bk14: 0a 1083353i bk15: 0a 1083353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1083352 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1083135 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083283 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000141228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083286 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=374 dram_eff=0.3422
bk0: 0a 1083353i bk1: 0a 1083354i bk2: 32a 1083294i bk3: 32a 1083294i bk4: 0a 1083350i bk5: 0a 1083351i bk6: 0a 1083351i bk7: 0a 1083351i bk8: 0a 1083351i bk9: 0a 1083351i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083352i bk13: 0a 1083353i bk14: 0a 1083353i bk15: 0a 1083353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1083352 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1083152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083286 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083286 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=374 dram_eff=0.3422
bk0: 0a 1083353i bk1: 0a 1083354i bk2: 32a 1083297i bk3: 32a 1083291i bk4: 0a 1083350i bk5: 0a 1083351i bk6: 0a 1083351i bk7: 0a 1083351i bk8: 0a 1083351i bk9: 0a 1083351i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083352i bk13: 0a 1083353i bk14: 0a 1083353i bk15: 0a 1083353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1083352 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1083152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083286 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000130152
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083286 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=374 dram_eff=0.3422
bk0: 0a 1083353i bk1: 0a 1083354i bk2: 32a 1083295i bk3: 32a 1083293i bk4: 0a 1083350i bk5: 0a 1083351i bk6: 0a 1083351i bk7: 0a 1083351i bk8: 0a 1083351i bk9: 0a 1083351i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083352i bk13: 0a 1083353i bk14: 0a 1083353i bk15: 0a 1083353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1083352 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1083152 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083286 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000131998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083281 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001255
n_activity=414 dram_eff=0.3285
bk0: 0a 1083354i bk1: 4a 1083336i bk2: 32a 1083294i bk3: 32a 1083293i bk4: 0a 1083350i bk5: 0a 1083350i bk6: 0a 1083351i bk7: 0a 1083351i bk8: 0a 1083351i bk9: 0a 1083351i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083352i bk13: 0a 1083353i bk14: 0a 1083353i bk15: 0a 1083353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000126 
total_CMD = 1083352 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1083129 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083281 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000166151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1083352 n_nop=1083285 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001182
n_activity=393 dram_eff=0.3257
bk0: 0a 1083354i bk1: 8a 1083330i bk2: 32a 1083294i bk3: 24a 1083304i bk4: 0a 1083350i bk5: 0a 1083350i bk6: 0a 1083350i bk7: 0a 1083350i bk8: 0a 1083350i bk9: 0a 1083350i bk10: 0a 1083351i bk11: 0a 1083352i bk12: 0a 1083353i bk13: 0a 1083354i bk14: 0a 1083354i bk15: 0a 1083354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000118 
total_CMD = 1083352 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1083140 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1083352 
n_nop = 1083285 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162459

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16116, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19678, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17654, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20324, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 19020, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16378, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19634, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18416, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15468, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19830, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17494, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19476, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 219488
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47538
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=219488
icnt_total_pkts_simt_to_mem=188741
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01427
	minimum = 5
	maximum = 6
Network latency average = 5.01427
	minimum = 5
	maximum = 6
Slowest packet = 408076
Flit latency average = 5.01427
	minimum = 5
	maximum = 6
Slowest flit = 408076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111697
	minimum = 0 (at node 0)
	maximum = 0.0101101 (at node 10)
Accepted packet rate average = 0.00111697
	minimum = 0 (at node 0)
	maximum = 0.0200482 (at node 10)
Injected flit rate average = 0.00111697
	minimum = 0 (at node 0)
	maximum = 0.0101101 (at node 10)
Accepted flit rate average= 0.00111697
	minimum = 0 (at node 0)
	maximum = 0.0200482 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.80324 (44 samples)
	minimum = 5 (44 samples)
	maximum = 90.3182 (44 samples)
Network latency average = 9.65381 (44 samples)
	minimum = 5 (44 samples)
	maximum = 82.3864 (44 samples)
Flit latency average = 9.65381 (44 samples)
	minimum = 5 (44 samples)
	maximum = 82.3864 (44 samples)
Fragmentation average = 0 (44 samples)
	minimum = 0 (44 samples)
	maximum = 0 (44 samples)
Injected packet rate average = 0.0535679 (44 samples)
	minimum = 0.0178803 (44 samples)
	maximum = 0.108878 (44 samples)
Accepted packet rate average = 0.0535679 (44 samples)
	minimum = 0.0180049 (44 samples)
	maximum = 0.106902 (44 samples)
Injected flit rate average = 0.0535679 (44 samples)
	minimum = 0.0178803 (44 samples)
	maximum = 0.108878 (44 samples)
Accepted flit rate average = 0.0535679 (44 samples)
	minimum = 0.0180049 (44 samples)
	maximum = 0.106902 (44 samples)
Injected packet size average = 1 (44 samples)
Accepted packet size average = 1 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 187019 (inst/sec)
gpgpu_simulation_rate = 4771 (cycle/sec)
gpgpu_silicon_slowdown = 146719x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abe0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604abf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
Destroy streams for kernel 45: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1426
gpu_sim_insn = 23808
gpu_ipc =      16.6957
gpu_tot_sim_cycle = 822178
gpu_tot_sim_insn = 32191095
gpu_tot_ipc =      39.1534
gpu_tot_issued_cta = 1375
gpu_occupancy = 16.4882% 
gpu_tot_occupancy = 14.5247% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0898
partiton_level_parallism_total  =       0.2297
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5571
L2_BW  =       2.0107 GB/Sec
L2_BW_total  =       5.9834 GB/Sec
gpu_total_sim_rate=186075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 564790
	L1I_total_cache_misses = 26789
	L1I_total_cache_miss_rate = 0.0474
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30885
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 538001
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26789
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30885
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 564790

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1375, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35580000
gpgpu_n_tot_w_icount = 1111875
gpgpu_n_stall_shd_mem = 180118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 131040
gpgpu_n_mem_write_global = 47570
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 11627560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34440
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128985
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314580	W0_Idle:5013874	W0_Scoreboard:1935225	W1:4710	W2:4410	W3:4110	W4:3810	W5:3510	W6:3210	W7:2910	W8:2610	W9:2310	W10:2010	W11:1710	W12:1410	W13:1110	W14:810	W15:465	W16:146970	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:650595	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1048320 {8:131040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1902800 {40:47570,}
traffic_breakdown_coretomem[INST_ACC_R] = 81952 {8:10244,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5241600 {40:131040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380560 {8:47570,}
traffic_breakdown_memtocore[INST_ACC_R] = 1639040 {40:40976,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165404 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74641 	51442 	20791 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150951 	22361 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	619 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085164 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001216
n_activity=414 dram_eff=0.3188
bk0: 2a 1085220i bk1: 0a 1085234i bk2: 32a 1085176i bk3: 32a 1085175i bk4: 0a 1085232i bk5: 0a 1085232i bk6: 0a 1085232i bk7: 0a 1085232i bk8: 0a 1085232i bk9: 0a 1085232i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085233i bk13: 0a 1085234i bk14: 0a 1085234i bk15: 0a 1085234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000122 
total_CMD = 1085233 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1085016 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085164 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085167 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001179
n_activity=374 dram_eff=0.3422
bk0: 0a 1085234i bk1: 0a 1085235i bk2: 32a 1085175i bk3: 32a 1085175i bk4: 0a 1085231i bk5: 0a 1085232i bk6: 0a 1085232i bk7: 0a 1085232i bk8: 0a 1085232i bk9: 0a 1085232i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085233i bk13: 0a 1085234i bk14: 0a 1085234i bk15: 0a 1085234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1085233 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1085033 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085167 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00013269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085167 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001179
n_activity=374 dram_eff=0.3422
bk0: 0a 1085234i bk1: 0a 1085235i bk2: 32a 1085178i bk3: 32a 1085172i bk4: 0a 1085231i bk5: 0a 1085232i bk6: 0a 1085232i bk7: 0a 1085232i bk8: 0a 1085232i bk9: 0a 1085232i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085233i bk13: 0a 1085234i bk14: 0a 1085234i bk15: 0a 1085234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1085233 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1085033 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085167 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000129926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085167 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001179
n_activity=374 dram_eff=0.3422
bk0: 0a 1085234i bk1: 0a 1085235i bk2: 32a 1085176i bk3: 32a 1085174i bk4: 0a 1085231i bk5: 0a 1085232i bk6: 0a 1085232i bk7: 0a 1085232i bk8: 0a 1085232i bk9: 0a 1085232i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085233i bk13: 0a 1085234i bk14: 0a 1085234i bk15: 0a 1085234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1085233 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1085033 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085167 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000131769
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085162 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001253
n_activity=414 dram_eff=0.3285
bk0: 0a 1085235i bk1: 4a 1085217i bk2: 32a 1085175i bk3: 32a 1085174i bk4: 0a 1085231i bk5: 0a 1085231i bk6: 0a 1085232i bk7: 0a 1085232i bk8: 0a 1085232i bk9: 0a 1085232i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085233i bk13: 0a 1085234i bk14: 0a 1085234i bk15: 0a 1085234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 1085233 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1085010 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085162 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000165863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1085233 n_nop=1085166 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001179
n_activity=393 dram_eff=0.3257
bk0: 0a 1085235i bk1: 8a 1085211i bk2: 32a 1085175i bk3: 24a 1085185i bk4: 0a 1085231i bk5: 0a 1085231i bk6: 0a 1085231i bk7: 0a 1085231i bk8: 0a 1085231i bk9: 0a 1085231i bk10: 0a 1085232i bk11: 0a 1085233i bk12: 0a 1085234i bk13: 0a 1085235i bk14: 0a 1085235i bk15: 0a 1085235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000118 
total_CMD = 1085233 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1085021 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1085233 
n_nop = 1085166 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16116, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19678, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17654, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20364, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 19020, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16378, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19680, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18416, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15468, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19830, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17494, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19518, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 219616
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39616
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131040
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47570
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=219616
icnt_total_pkts_simt_to_mem=188869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5
	minimum = 5
	maximum = 5
Network latency average = 5
	minimum = 5
	maximum = 5
Slowest packet = 408229
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 408229
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00664901
	minimum = 0 (at node 0)
	maximum = 0.0897616 (at node 11)
Accepted packet rate average = 0.00664901
	minimum = 0 (at node 0)
	maximum = 0.0897616 (at node 11)
Injected flit rate average = 0.00664901
	minimum = 0 (at node 0)
	maximum = 0.0897616 (at node 11)
Accepted flit rate average= 0.00664901
	minimum = 0 (at node 0)
	maximum = 0.0897616 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.6965 (45 samples)
	minimum = 5 (45 samples)
	maximum = 88.4222 (45 samples)
Network latency average = 9.55039 (45 samples)
	minimum = 5 (45 samples)
	maximum = 80.6667 (45 samples)
Flit latency average = 9.55039 (45 samples)
	minimum = 5 (45 samples)
	maximum = 80.6667 (45 samples)
Fragmentation average = 0 (45 samples)
	minimum = 0 (45 samples)
	maximum = 0 (45 samples)
Injected packet rate average = 0.0525252 (45 samples)
	minimum = 0.0174829 (45 samples)
	maximum = 0.108453 (45 samples)
Accepted packet rate average = 0.0525252 (45 samples)
	minimum = 0.0176048 (45 samples)
	maximum = 0.106521 (45 samples)
Injected flit rate average = 0.0525252 (45 samples)
	minimum = 0.0174829 (45 samples)
	maximum = 0.108453 (45 samples)
Accepted flit rate average = 0.0525252 (45 samples)
	minimum = 0.0176048 (45 samples)
	maximum = 0.106521 (45 samples)
Injected packet size average = 1 (45 samples)
Accepted packet size average = 1 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 186075 (inst/sec)
gpgpu_simulation_rate = 4752 (cycle/sec)
gpgpu_silicon_slowdown = 147306x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2604ac50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604ac00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2604ac10..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 46: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 26488
gpu_sim_insn = 20505
gpu_ipc =       0.7741
gpu_tot_sim_cycle = 848666
gpu_tot_sim_insn = 32211600
gpu_tot_ipc =      37.9556
gpu_tot_issued_cta = 1376
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 14.4465% 
max_total_param_size = 0
gpu_stall_dramfull = 167
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0029
partiton_level_parallism_total  =       0.2226
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5555
L2_BW  =       0.1032 GB/Sec
L2_BW_total  =       5.7998 GB/Sec
gpu_total_sim_rate=183020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 566480
	L1I_total_cache_misses = 26804
	L1I_total_cache_miss_rate = 0.0473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7839
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30888
	L1C_total_cache_misses = 45
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 539676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26804
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7839
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 566480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7839
ctas_completed 1376, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
14667, 2046, 2046, 2046, 2046, 2046, 2046, 2046, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1674, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1581, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1302, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 1116, 
gpgpu_n_tot_thrd_icount = 35675136
gpgpu_n_tot_w_icount = 1114848
gpgpu_n_stall_shd_mem = 180653
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 131072
gpgpu_n_mem_write_global = 47600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 11632256
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 976128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 34944
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 129016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:314580	W0_Idle:5044491	W0_Scoreboard:1954609	W1:5024	W2:4704	W3:4384	W4:4064	W5:3744	W6:3424	W7:3104	W8:2784	W9:2464	W10:2144	W11:1824	W12:1504	W13:1184	W14:864	W15:496	W16:147336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:925800
single_issue_nums: WS0:653568	WS1:461280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1048576 {8:131072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1904000 {40:47600,}
traffic_breakdown_coretomem[INST_ACC_R] = 82072 {8:10259,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 380800 {8:47600,}
traffic_breakdown_memtocore[INST_ACC_R] = 1641440 {40:41036,}
maxmflatency = 603 
max_icnt2mem_latency = 474 
maxmrqlatency = 12 
max_icnt2sh_latency = 79 
averagemflatency = 167 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:201 	146 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165466 	12453 	783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74718 	51442 	20791 	16672 	12349 	6008 	6966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	151010 	22364 	4180 	1137 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	629 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2176       232         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3749      1191         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5019      2707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5693      4282         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0       232     27200      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0       766     27910      7557         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan  4.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan  8.000000 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/14 = 27.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        437       339       603       274       535       311       496       306       264       305       153       284         0         0         0         0
dram[1]:        315       315       276       276       474       306       493       267       445       252       433       193         0         0         0         0
dram[2]:        341       460       273       598       313       544       289       486       307       181       285       153         0         0         0         0
dram[3]:        315       308       264       290       308       486       274       514       249       452       188       436         0         0         0         0
dram[4]:        462       337       600       286       542       318       488       302       184       308       151       284         0         0         0         0
dram[5]:        312       314       299       277       476       310       500       281       449       257       431       193         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120127 n_act=3 n_pre=0 n_ref_event=35222992 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001178
n_activity=414 dram_eff=0.3188
bk0: 2a 1120183i bk1: 0a 1120197i bk2: 32a 1120139i bk3: 32a 1120138i bk4: 0a 1120195i bk5: 0a 1120195i bk6: 0a 1120195i bk7: 0a 1120195i bk8: 0a 1120195i bk9: 0a 1120195i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120196i bk13: 0a 1120197i bk14: 0a 1120197i bk15: 0a 1120197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 1120196 
util_bw = 132 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 1119979 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120127 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 35222992 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 66 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000136583
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120130 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001143
n_activity=374 dram_eff=0.3422
bk0: 0a 1120197i bk1: 0a 1120198i bk2: 32a 1120138i bk3: 32a 1120138i bk4: 0a 1120194i bk5: 0a 1120195i bk6: 0a 1120195i bk7: 0a 1120195i bk8: 0a 1120195i bk9: 0a 1120195i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120196i bk13: 0a 1120197i bk14: 0a 1120197i bk15: 0a 1120197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 1120196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1119996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120130 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001143
n_activity=374 dram_eff=0.3422
bk0: 0a 1120197i bk1: 0a 1120198i bk2: 32a 1120141i bk3: 32a 1120135i bk4: 0a 1120194i bk5: 0a 1120195i bk6: 0a 1120195i bk7: 0a 1120195i bk8: 0a 1120195i bk9: 0a 1120195i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120196i bk13: 0a 1120197i bk14: 0a 1120197i bk15: 0a 1120197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 1120196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1119996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000125871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120130 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001143
n_activity=374 dram_eff=0.3422
bk0: 0a 1120197i bk1: 0a 1120198i bk2: 32a 1120139i bk3: 32a 1120137i bk4: 0a 1120194i bk5: 0a 1120195i bk6: 0a 1120195i bk7: 0a 1120195i bk8: 0a 1120195i bk9: 0a 1120195i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120196i bk13: 0a 1120197i bk14: 0a 1120197i bk15: 0a 1120197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 1120196 
util_bw = 128 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 1119996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120130 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000127656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120125 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001214
n_activity=414 dram_eff=0.3285
bk0: 0a 1120198i bk1: 4a 1120180i bk2: 32a 1120138i bk3: 32a 1120137i bk4: 0a 1120194i bk5: 0a 1120194i bk6: 0a 1120195i bk7: 0a 1120195i bk8: 0a 1120195i bk9: 0a 1120195i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120196i bk13: 0a 1120197i bk14: 0a 1120197i bk15: 0a 1120197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 1120196 
util_bw = 136 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 1119973 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120125 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1120196 n_nop=1120129 n_act=3 n_pre=0 n_ref_event=4562280503665652019 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001143
n_activity=393 dram_eff=0.3257
bk0: 0a 1120198i bk1: 8a 1120174i bk2: 32a 1120138i bk3: 24a 1120148i bk4: 0a 1120194i bk5: 0a 1120194i bk6: 0a 1120194i bk7: 0a 1120194i bk8: 0a 1120194i bk9: 0a 1120194i bk10: 0a 1120195i bk11: 0a 1120196i bk12: 0a 1120197i bk13: 0a 1120198i bk14: 0a 1120198i bk15: 0a 1120198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953125
Row_Buffer_Locality_read = 0.953125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 105.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.384615 

BW Util details:
bwutil = 0.000114 
total_CMD = 1120196 
util_bw = 128 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 1119984 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1120196 
n_nop = 1120129 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 4562280503665652019 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 64 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16124, Miss = 34, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[1]: Access = 19678, Miss = 32, Miss_rate = 0.002, Pending_hits = 84, Reservation_fails = 683
L2_cache_bank[2]: Access = 17662, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[3]: Access = 20384, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 765
L2_cache_bank[4]: Access = 19028, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 575
L2_cache_bank[5]: Access = 16378, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 763
L2_cache_bank[6]: Access = 19710, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[7]: Access = 18416, Miss = 32, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 729
L2_cache_bank[8]: Access = 15476, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 577
L2_cache_bank[9]: Access = 19834, Miss = 36, Miss_rate = 0.002, Pending_hits = 96, Reservation_fails = 761
L2_cache_bank[10]: Access = 17502, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 574
L2_cache_bank[11]: Access = 19546, Miss = 32, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 584
L2_total_cache_accesses = 219738
L2_total_cache_misses = 390
L2_total_cache_miss_rate = 0.0018
L2_total_cache_pending_hits = 972
L2_total_cache_reservation_fails = 7739
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39676
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 972
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7739
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 291
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41036
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7739
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=219738
icnt_total_pkts_simt_to_mem=188946
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03015
	minimum = 5
	maximum = 6
Network latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest packet = 408624
Flit latency average = 5.03015
	minimum = 5
	maximum = 6
Slowest flit = 408624
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted packet rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected flit rate average = 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00290698 (at node 12)
Accepted flit rate average= 0.000278253
	minimum = 0 (at node 0)
	maximum = 0.00460586 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.59506 (46 samples)
	minimum = 5 (46 samples)
	maximum = 86.6304 (46 samples)
Network latency average = 9.45213 (46 samples)
	minimum = 5 (46 samples)
	maximum = 79.0435 (46 samples)
Flit latency average = 9.45213 (46 samples)
	minimum = 5 (46 samples)
	maximum = 79.0435 (46 samples)
Fragmentation average = 0 (46 samples)
	minimum = 0 (46 samples)
	maximum = 0 (46 samples)
Injected packet rate average = 0.0513894 (46 samples)
	minimum = 0.0171029 (46 samples)
	maximum = 0.106159 (46 samples)
Accepted packet rate average = 0.0513894 (46 samples)
	minimum = 0.0172221 (46 samples)
	maximum = 0.104305 (46 samples)
Injected flit rate average = 0.0513894 (46 samples)
	minimum = 0.0171029 (46 samples)
	maximum = 0.106159 (46 samples)
Accepted flit rate average = 0.0513894 (46 samples)
	minimum = 0.0172221 (46 samples)
	maximum = 0.104305 (46 samples)
Injected packet size average = 1 (46 samples)
Accepted packet size average = 1 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 56 sec (176 sec)
gpgpu_simulation_rate = 183020 (inst/sec)
gpgpu_simulation_rate = 4821 (cycle/sec)
gpgpu_silicon_slowdown = 145198x
Time consumed(ms): 175240.233000
After LUD
>>>Verify<<<<
GPGPU-Sim: *** exit detected ***
