vhdl xil_defaultlib  \
"../../../bd/top_level/ip/top_level_microblaze_0_1/sim/top_level_microblaze_0_1.vhd" \
"../../../bd/top_level/ip/top_level_dlmb_v10_1/sim/top_level_dlmb_v10_1.vhd" \
"../../../bd/top_level/ip/top_level_ilmb_v10_1/sim/top_level_ilmb_v10_1.vhd" \
"../../../bd/top_level/ip/top_level_dlmb_bram_if_cntlr_1/sim/top_level_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/top_level/ip/top_level_ilmb_bram_if_cntlr_1/sim/top_level_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/top_level/ip/top_level_mdm_1_1/sim/top_level_mdm_1_1.vhd" \
"../../../bd/top_level/ip/top_level_rst_clk_wiz_1_100M_1/sim/top_level_rst_clk_wiz_1_100M_1.vhd" \
"../../../bd/top_level/ip/top_level_axi_uartlite_0_1/sim/top_level_axi_uartlite_0_1.vhd" \
"../../../bd/top_level/ip/top_level_axi_gpio_0_1/sim/top_level_axi_gpio_0_1.vhd" \
"../../../bd/top_level/ip/top_level_rst_top_level_31M_1/sim/top_level_rst_top_level_31M_1.vhd" \

nosort
