axi4_switch_buffered_axi4_switch_custom_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axi4_switch_custom_0_0/sim/axi4_switch_buffered_axi4_switch_custom_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_axis_data_fifo_0_1.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axis_data_fifo_0_1/sim/axi4_switch_buffered_axis_data_fifo_0_1.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_axis_data_fifo_0_2.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_axis_data_fifo_0_2/sim/axi4_switch_buffered_axis_data_fifo_0_2.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_xlconstant_0_0/sim/axi4_switch_buffered_xlconstant_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_tkeep_byte_to_dword_0_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_tkeep_byte_to_dword_0_0/sim/axi4_switch_buffered_tkeep_byte_to_dword_0_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered_tkeep_byte_to_dword_1_0.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/ip/axi4_switch_buffered_tkeep_byte_to_dword_1_0/sim/axi4_switch_buffered_tkeep_byte_to_dword_1_0.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
axi4_switch_buffered.v,verilog,xil_defaultlib,../../../bd/axi4_switch_buffered/sim/axi4_switch_buffered.v,incdir="$ref_dir/../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"incdir="../../../../project_1.gen/sources_1/bd/axi4_switch_buffered/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
