Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan 25 13:28:44 2022
| Host         : DESKTOP-R9KAKAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  16          
TIMING-20  Warning   Non-clocked latch              146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (7107)
---------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[0]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[10]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[11]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[12]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[13]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[14]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[15]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[16]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[17]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[18]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[19]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[1]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[20]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[21]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[22]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[23]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[24]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[25]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[26]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[27]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[28]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[29]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[2]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[30]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[31]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[3]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[4]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[5]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[6]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[7]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[8]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: led1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.483        0.000                      0                  620        0.104        0.000                      0                  620        4.500        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.483        0.000                      0                  620        0.104        0.000                      0                  620        4.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 playerYint_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.619ns (25.303%)  route 4.780ns (74.697%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  playerYint_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  playerYint_reg[21]/Q
                         net (fo=7, routed)           1.592     7.132    playerYint_reg_n_0_[21]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  nexttargetYint[2]_i_27/O
                         net (fo=1, routed)           0.000     7.256    nexttargetYint[2]_i_27_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.632 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.632    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.861 f  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           1.028     8.889    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.310     9.199 r  nexttargetYint[31]_i_4/O
                         net (fo=29, routed)          2.160    11.359    nexttargetYint[31]_i_4_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.483 r  nexttargetYint[29]_i_1/O
                         net (fo=1, routed)           0.000    11.483    nexttargetYint[29]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[29]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.029    14.966    nexttargetYint_reg[29]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 playerYint_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.619ns (25.334%)  route 4.772ns (74.666%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  playerYint_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  playerYint_reg[21]/Q
                         net (fo=7, routed)           1.592     7.132    playerYint_reg_n_0_[21]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  nexttargetYint[2]_i_27/O
                         net (fo=1, routed)           0.000     7.256    nexttargetYint[2]_i_27_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.632 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.632    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.861 f  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           1.028     8.889    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.310     9.199 r  nexttargetYint[31]_i_4/O
                         net (fo=29, routed)          2.152    11.351    nexttargetYint[31]_i_4_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  nexttargetYint[30]_i_1/O
                         net (fo=1, routed)           0.000    11.475    nexttargetYint[30]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  nexttargetYint_reg[30]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDRE (Setup_fdre_C_D)        0.031    14.968    nexttargetYint_reg[30]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 playerYint_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.619ns (25.910%)  route 4.629ns (74.090%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  playerYint_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  playerYint_reg[21]/Q
                         net (fo=7, routed)           1.592     7.132    playerYint_reg_n_0_[21]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  nexttargetYint[2]_i_27/O
                         net (fo=1, routed)           0.000     7.256    nexttargetYint[2]_i_27_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.632 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.632    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.861 f  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           1.028     8.889    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.310     9.199 r  nexttargetYint[31]_i_4/O
                         net (fo=29, routed)          2.010    11.209    nexttargetYint[31]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.333 r  nexttargetYint[25]_i_1/O
                         net (fo=1, routed)           0.000    11.333    nexttargetYint[25]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  nexttargetYint_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nexttargetYint_reg[25]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.029    14.965    nexttargetYint_reg[25]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 playerYint_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.619ns (25.943%)  route 4.622ns (74.057%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  playerYint_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  playerYint_reg[21]/Q
                         net (fo=7, routed)           1.592     7.132    playerYint_reg_n_0_[21]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  nexttargetYint[2]_i_27/O
                         net (fo=1, routed)           0.000     7.256    nexttargetYint[2]_i_27_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.632 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.632    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.861 f  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           1.028     8.889    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.310     9.199 r  nexttargetYint[31]_i_4/O
                         net (fo=29, routed)          2.002    11.201    nexttargetYint[31]_i_4_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  nexttargetYint[26]_i_1/O
                         net (fo=1, routed)           0.000    11.325    nexttargetYint[26]_i_1_n_0
    SLICE_X32Y38         FDRE                                         r  nexttargetYint_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  nexttargetYint_reg[26]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031    14.967    nexttargetYint_reg[26]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.052ns (32.524%)  route 4.257ns (67.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  nexttargetXint_reg[2]/Q
                         net (fo=7, routed)           1.075     6.673    nexttargetXint_reg_n_0_[2]
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.797 r  nexttargetXint[31]_i_67/O
                         net (fo=1, routed)           0.000     6.797    nexttargetXint[31]_i_67_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.310 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.310    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.427    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.544    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.773 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.027     8.799    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.310     9.109 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          2.155    11.265    nexttargetXint[31]_i_7_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.389 r  nexttargetXint[5]_i_1/O
                         net (fo=1, routed)           0.000    11.389    nexttargetXint0_in[5]
    SLICE_X46Y34         FDRE                                         r  nexttargetXint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  nexttargetXint_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X46Y34         FDRE (Setup_fdre_C_D)        0.077    15.085    nexttargetXint_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 2.052ns (32.941%)  route 4.177ns (67.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  nexttargetXint_reg[2]/Q
                         net (fo=7, routed)           1.075     6.673    nexttargetXint_reg_n_0_[2]
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.797 r  nexttargetXint[31]_i_67/O
                         net (fo=1, routed)           0.000     6.797    nexttargetXint[31]_i_67_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.310 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.310    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.427    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.544    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.773 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.027     8.799    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.310     9.109 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          2.075    11.185    nexttargetXint[31]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.309 r  nexttargetXint[7]_i_1/O
                         net (fo=1, routed)           0.000    11.309    nexttargetXint0_in[7]
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.031    15.039    nexttargetXint_reg[7]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.052ns (33.067%)  route 4.154ns (66.933%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  nexttargetXint_reg[2]/Q
                         net (fo=7, routed)           1.075     6.673    nexttargetXint_reg_n_0_[2]
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.797 r  nexttargetXint[31]_i_67/O
                         net (fo=1, routed)           0.000     6.797    nexttargetXint[31]_i_67_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.310 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.310    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.427    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.544    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.773 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.027     8.799    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.310     9.109 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          2.051    11.161    nexttargetXint[31]_i_7_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.285 r  nexttargetXint[4]_i_1/O
                         net (fo=1, routed)           0.000    11.285    nexttargetXint0_in[4]
    SLICE_X45Y33         FDRE                                         r  nexttargetXint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  nexttargetXint_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.029    15.036    nexttargetXint_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -11.285    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 playerYint_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 1.619ns (26.540%)  route 4.481ns (73.460%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  playerYint_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  playerYint_reg[21]/Q
                         net (fo=7, routed)           1.592     7.132    playerYint_reg_n_0_[21]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  nexttargetYint[2]_i_27/O
                         net (fo=1, routed)           0.000     7.256    nexttargetYint[2]_i_27_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.632 r  nexttargetYint_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.632    nexttargetYint_reg[2]_i_13_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.861 f  nexttargetYint_reg[2]_i_4/CO[2]
                         net (fo=7, routed)           1.028     8.889    nexttargetYint_reg[2]_i_4_n_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.310     9.199 r  nexttargetYint[31]_i_4/O
                         net (fo=29, routed)          1.862    11.060    nexttargetYint[31]_i_4_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.184 r  nexttargetYint[23]_i_1/O
                         net (fo=1, routed)           0.000    11.184    nexttargetYint[23]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  nexttargetYint_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  nexttargetYint_reg[23]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.031    14.968    nexttargetYint_reg[23]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.199ns (36.035%)  route 3.903ns (63.965%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  nexttargetXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  nexttargetXint_reg[5]/Q
                         net (fo=8, routed)           1.304     6.903    nexttargetXint_reg_n_0_[5]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.027 r  nexttargetXint[31]_i_50/O
                         net (fo=1, routed)           0.000     7.027    nexttargetXint[31]_i_50_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nexttargetXint_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.577    nexttargetXint_reg[31]_i_34_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nexttargetXint_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.691    nexttargetXint_reg[31]_i_13_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.919 r  nexttargetXint_reg[31]_i_3/CO[2]
                         net (fo=8, routed)           1.005     8.924    nexttargetXint_reg[31]_i_3_n_1
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.337     9.261 r  nexttargetXint[31]_i_9/O
                         net (fo=29, routed)          1.594    10.856    nexttargetXint[31]_i_9_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I2_O)        0.328    11.184 r  nexttargetXint[26]_i_1/O
                         net (fo=1, routed)           0.000    11.184    nexttargetXint0_in[26]
    SLICE_X47Y40         FDRE                                         r  nexttargetXint_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  nexttargetXint_reg[26]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    15.055    nexttargetXint_reg[26]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.052ns (33.865%)  route 4.007ns (66.135%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  nexttargetXint_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  nexttargetXint_reg[2]/Q
                         net (fo=7, routed)           1.075     6.673    nexttargetXint_reg_n_0_[2]
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.797 r  nexttargetXint[31]_i_67/O
                         net (fo=1, routed)           0.000     6.797    nexttargetXint[31]_i_67_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.310 r  nexttargetXint_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.310    nexttargetXint_reg[31]_i_52_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  nexttargetXint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.427    nexttargetXint_reg[31]_i_39_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  nexttargetXint_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.544    nexttargetXint_reg[31]_i_17_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.773 f  nexttargetXint_reg[31]_i_4/CO[2]
                         net (fo=40, routed)          1.027     8.799    nexttargetXint_reg[31]_i_4_n_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.310     9.109 r  nexttargetXint[31]_i_7/O
                         net (fo=29, routed)          1.905    11.015    nexttargetXint[31]_i_7_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.139 r  nexttargetXint[6]_i_1/O
                         net (fo=1, routed)           0.000    11.139    nexttargetXint0_in[6]
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  nexttargetXint_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X47Y34         FDRE (Setup_fdre_C_D)        0.029    15.037    nexttargetXint_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gamestate_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamestate_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gamestate_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gamestate_reg[27]/Q
                         net (fo=6, routed)           0.120     1.708    gamestate_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  gamestate_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    gamestate_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  gamestate_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    gamestate_reg[28]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gamestate_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 gamestate_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamestate_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gamestate_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gamestate_reg[27]/Q
                         net (fo=6, routed)           0.120     1.708    gamestate_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  gamestate_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    gamestate_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  gamestate_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    gamestate_reg[28]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gamestate_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gamestate_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamestate_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gamestate_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gamestate_reg[27]/Q
                         net (fo=6, routed)           0.120     1.708    gamestate_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  gamestate_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    gamestate_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  gamestate_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    gamestate_reg[28]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gamestate_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gamestate_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamestate_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gamestate_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gamestate_reg[27]/Q
                         net (fo=6, routed)           0.120     1.708    gamestate_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  gamestate_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    gamestate_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  gamestate_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    gamestate_reg[28]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gamestate_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gamestate_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debounceL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerXint_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  debounceL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  debounceL_reg/Q
                         net (fo=8, routed)           0.153     1.736    debounceL
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.781 r  playerXint[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    playerXint[0]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  playerXint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  playerXint_reg[0]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.575    playerXint_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debounceDwn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.251ns (42.967%)  route 0.333ns (57.033%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  debounceDwn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  debounceDwn_reg/Q
                         net (fo=38, routed)          0.333     1.915    debounceDwn
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.960 r  playerYint[8]_i_4/O
                         net (fo=1, routed)           0.000     1.960    playerYint[8]_i_4_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.025 r  playerYint_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    playerYint_reg[8]_i_1_n_6
    SLICE_X36Y35         FDRE                                         r  playerYint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  playerYint_reg[6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.810    playerYint_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debounceDwn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.256ns (43.524%)  route 0.332ns (56.476%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  debounceDwn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  debounceDwn_reg/Q
                         net (fo=38, routed)          0.332     1.914    debounceDwn
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  playerYint[8]_i_5/O
                         net (fo=1, routed)           0.000     1.959    playerYint[8]_i_5_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.029 r  playerYint_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    playerYint_reg[8]_i_1_n_7
    SLICE_X36Y35         FDRE                                         r  playerYint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  playerYint_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.810    playerYint_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.135     1.723    counter_reg[0]
    SLICE_X36Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    plusOp[5]
    SLICE_X36Y45         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.538    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mytimer/lowseconds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/lowseconds_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.860%)  route 0.180ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.590     1.473    mytimer/CLK
    SLICE_X59Y13         FDCE                                         r  mytimer/lowseconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  mytimer/lowseconds_reg[3]/Q
                         net (fo=34, routed)          0.180     1.794    mytimer/lowseconds_reg_n_0_[3]
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  mytimer/lowseconds[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    mytimer/lowseconds[5]
    SLICE_X60Y14         FDCE                                         r  mytimer/lowseconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.859     1.986    mytimer/CLK
    SLICE_X60Y14         FDCE                                         r  mytimer/lowseconds_reg[5]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.120     1.608    mytimer/lowseconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debounceDwn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerYint_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.209%)  route 0.358ns (58.791%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  debounceDwn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  debounceDwn_reg/Q
                         net (fo=38, routed)          0.358     1.940    debounceDwn
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.985 r  playerYint[12]_i_4/O
                         net (fo=1, routed)           0.000     1.985    playerYint[12]_i_4_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.050 r  playerYint_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    playerYint_reg[12]_i_1_n_6
    SLICE_X36Y36         FDRE                                         r  playerYint_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  playerYint_reg[10]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.810    playerYint_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   debounceDwn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   counter_reg[4]/C



