{"Source Block": ["hdl/library/common/up_gt.v@379:389@HdlStmAssign", "  end\n\n  // up clock domain reset done\n\n  assign rx_rst_done_up  = up_rx_rst_done_s;\n  assign tx_rst_done_up  = up_tx_rst_done_s;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@378:388", "    end\n  end\n\n  // up clock domain reset done\n\n  assign rx_rst_done_up  = up_rx_rst_done_s;\n  assign tx_rst_done_up  = up_tx_rst_done_s;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"]], "Diff Content": {"Delete": [[384, "  assign tx_rst_done_up  = up_tx_rst_done_s;\n"]], "Add": [[384, "  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n"], [384, "  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n"]]}}