Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 84f1e022fd6749d19ce94a65f9b912eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLiteTest_behav xil_defaultlib.MIPSLiteTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 3. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 20. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 40. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 79. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 179. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 160. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 166. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 160. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 117. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 172. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 137. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 3. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 20. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 40. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 79. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 179. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 160. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 166. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 160. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 117. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 172. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 191. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/TEMP.PCLABS/Desktop/MIPSLite/MIPSLite.srcs/sources_1/new/mips.sv" Line 137. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLiteTest
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MIPSLiteTest_behav
