
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={9,rS,rT,SIMM}                                IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR.In                                        Premise(F6)
	S12= IR.In={9,rS,rT,SIMM}                                   Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F7)
	S14= CtrlPCInc=1                                            Premise(F8)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= PC[CIA]=addr                                           PC-Inc(S1,S13,S14)
	S17= CtrlIMem=0                                             Premise(F9)
	S18= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S2,S17)
	S19= CtrlASIDIn=0                                           Premise(F10)
	S20= CtrlCP0=0                                              Premise(F11)
	S21= CP0[ASID]=pid                                          CP0-Hold(S0,S20)
	S22= CtrlEPCIn=0                                            Premise(F12)
	S23= CtrlExCodeIn=0                                         Premise(F13)
	S24= CtrlIR=1                                               Premise(F14)
	S25= [IR]={9,rS,rT,SIMM}                                    IR-Write(S12,S24)
	S26= CtrlGPR=0                                              Premise(F15)
	S27= GPR[rS]=a                                              GPR-Hold(S3,S26)
	S28= CtrlA=0                                                Premise(F16)
	S29= CtrlB=0                                                Premise(F17)
	S30= CtrlALUOut=0                                           Premise(F18)

ID	S31= PC.Out=addr+4                                          PC-Out(S15)
	S32= PC.CIA=addr                                            PC-Out(S16)
	S33= PC.CIA31_28=addr[31:28]                                PC-Out(S16)
	S34= CP0.ASID=pid                                           CP0-Read-ASID(S21)
	S35= IR.Out={9,rS,rT,SIMM}                                  IR-Out(S25)
	S36= IR.Out31_26=9                                          IR-Out(S25)
	S37= IR.Out25_21=rS                                         IR-Out(S25)
	S38= IR.Out20_16=rT                                         IR-Out(S25)
	S39= IR.Out15_0=SIMM                                        IR-Out(S25)
	S40= IR.Out31_26=>CU.Op                                     Premise(F19)
	S41= CU.Op=9                                                Path(S36,S40)
	S42= IR.Out25_21=>GPR.RReg1                                 Premise(F20)
	S43= GPR.RReg1=rS                                           Path(S37,S42)
	S44= GPR.Rdata1=a                                           GPR-Read(S43,S27)
	S45= IR.Out15_0=>IMMEXT.In                                  Premise(F21)
	S46= IMMEXT.In=SIMM                                         Path(S39,S45)
	S47= IMMEXT.Out={16{SIMM[15]},SIMM}                         IMMEXT(S46)
	S48= GPR.Rdata1=>A.In                                       Premise(F22)
	S49= A.In=a                                                 Path(S44,S48)
	S50= IMMEXT.Out=>B.In                                       Premise(F23)
	S51= B.In={16{SIMM[15]},SIMM}                               Path(S47,S50)
	S52= CtrlPC=0                                               Premise(F24)
	S53= CtrlPCInc=0                                            Premise(F25)
	S54= PC[CIA]=addr                                           PC-Hold(S16,S53)
	S55= PC[Out]=addr+4                                         PC-Hold(S15,S52,S53)
	S56= CtrlIMem=0                                             Premise(F26)
	S57= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S18,S56)
	S58= CtrlASIDIn=0                                           Premise(F27)
	S59= CtrlCP0=0                                              Premise(F28)
	S60= CP0[ASID]=pid                                          CP0-Hold(S21,S59)
	S61= CtrlEPCIn=0                                            Premise(F29)
	S62= CtrlExCodeIn=0                                         Premise(F30)
	S63= CtrlIR=0                                               Premise(F31)
	S64= [IR]={9,rS,rT,SIMM}                                    IR-Hold(S25,S63)
	S65= CtrlGPR=0                                              Premise(F32)
	S66= GPR[rS]=a                                              GPR-Hold(S27,S65)
	S67= CtrlA=1                                                Premise(F33)
	S68= [A]=a                                                  A-Write(S49,S67)
	S69= CtrlB=1                                                Premise(F34)
	S70= [B]={16{SIMM[15]},SIMM}                                B-Write(S51,S69)
	S71= CtrlALUOut=0                                           Premise(F35)

EX	S72= PC.CIA=addr                                            PC-Out(S54)
	S73= PC.CIA31_28=addr[31:28]                                PC-Out(S54)
	S74= PC.Out=addr+4                                          PC-Out(S55)
	S75= CP0.ASID=pid                                           CP0-Read-ASID(S60)
	S76= IR.Out={9,rS,rT,SIMM}                                  IR-Out(S64)
	S77= IR.Out31_26=9                                          IR-Out(S64)
	S78= IR.Out25_21=rS                                         IR-Out(S64)
	S79= IR.Out20_16=rT                                         IR-Out(S64)
	S80= IR.Out15_0=SIMM                                        IR-Out(S64)
	S81= A.Out=a                                                A-Out(S68)
	S82= A.Out1_0={a}[1:0]                                      A-Out(S68)
	S83= A.Out4_0={a}[4:0]                                      A-Out(S68)
	S84= B.Out={16{SIMM[15]},SIMM}                              B-Out(S70)
	S85= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                    B-Out(S70)
	S86= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                    B-Out(S70)
	S87= A.Out=>ALU.A                                           Premise(F36)
	S88= ALU.A=a                                                Path(S81,S87)
	S89= B.Out=>ALU.B                                           Premise(F37)
	S90= ALU.B={16{SIMM[15]},SIMM}                              Path(S84,S89)
	S91= ALU.Func=6'b000010                                     Premise(F38)
	S92= ALU.Out=a+{16{SIMM[15]},SIMM}                          ALU(S88,S90)
	S93= ALU.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]                ALU(S88,S90)
	S94= ALU.CMP=Compare0(a+{16{SIMM[15]},SIMM})                ALU(S88,S90)
	S95= ALU.OV=OverFlow(a+{16{SIMM[15]},SIMM})                 ALU(S88,S90)
	S96= ALU.CA=Carry(a+{16{SIMM[15]},SIMM})                    ALU(S88,S90)
	S97= ALU.Out=>ALUOut.In                                     Premise(F39)
	S98= ALUOut.In=a+{16{SIMM[15]},SIMM}                        Path(S92,S97)
	S99= CtrlPC=0                                               Premise(F40)
	S100= CtrlPCInc=0                                           Premise(F41)
	S101= PC[CIA]=addr                                          PC-Hold(S54,S100)
	S102= PC[Out]=addr+4                                        PC-Hold(S55,S99,S100)
	S103= CtrlIMem=0                                            Premise(F42)
	S104= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S57,S103)
	S105= CtrlASIDIn=0                                          Premise(F43)
	S106= CtrlCP0=0                                             Premise(F44)
	S107= CP0[ASID]=pid                                         CP0-Hold(S60,S106)
	S108= CtrlEPCIn=0                                           Premise(F45)
	S109= CtrlExCodeIn=0                                        Premise(F46)
	S110= CtrlIR=0                                              Premise(F47)
	S111= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S64,S110)
	S112= CtrlGPR=0                                             Premise(F48)
	S113= GPR[rS]=a                                             GPR-Hold(S66,S112)
	S114= CtrlA=0                                               Premise(F49)
	S115= [A]=a                                                 A-Hold(S68,S114)
	S116= CtrlB=0                                               Premise(F50)
	S117= [B]={16{SIMM[15]},SIMM}                               B-Hold(S70,S116)
	S118= CtrlALUOut=1                                          Premise(F51)
	S119= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Write(S98,S118)

MEM	S120= PC.CIA=addr                                           PC-Out(S101)
	S121= PC.CIA31_28=addr[31:28]                               PC-Out(S101)
	S122= PC.Out=addr+4                                         PC-Out(S102)
	S123= CP0.ASID=pid                                          CP0-Read-ASID(S107)
	S124= IR.Out={9,rS,rT,SIMM}                                 IR-Out(S111)
	S125= IR.Out31_26=9                                         IR-Out(S111)
	S126= IR.Out25_21=rS                                        IR-Out(S111)
	S127= IR.Out20_16=rT                                        IR-Out(S111)
	S128= IR.Out15_0=SIMM                                       IR-Out(S111)
	S129= A.Out=a                                               A-Out(S115)
	S130= A.Out1_0={a}[1:0]                                     A-Out(S115)
	S131= A.Out4_0={a}[4:0]                                     A-Out(S115)
	S132= B.Out={16{SIMM[15]},SIMM}                             B-Out(S117)
	S133= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                   B-Out(S117)
	S134= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                   B-Out(S117)
	S135= ALUOut.Out=a+{16{SIMM[15]},SIMM}                      ALUOut-Out(S119)
	S136= ALUOut.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]            ALUOut-Out(S119)
	S137= ALUOut.Out4_0={a+{16{SIMM[15]},SIMM}}[4:0]            ALUOut-Out(S119)
	S138= CtrlPC=0                                              Premise(F52)
	S139= CtrlPCInc=0                                           Premise(F53)
	S140= PC[CIA]=addr                                          PC-Hold(S101,S139)
	S141= PC[Out]=addr+4                                        PC-Hold(S102,S138,S139)
	S142= CtrlIMem=0                                            Premise(F54)
	S143= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S104,S142)
	S144= CtrlASIDIn=0                                          Premise(F55)
	S145= CtrlCP0=0                                             Premise(F56)
	S146= CP0[ASID]=pid                                         CP0-Hold(S107,S145)
	S147= CtrlEPCIn=0                                           Premise(F57)
	S148= CtrlExCodeIn=0                                        Premise(F58)
	S149= CtrlIR=0                                              Premise(F59)
	S150= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S111,S149)
	S151= CtrlGPR=0                                             Premise(F60)
	S152= GPR[rS]=a                                             GPR-Hold(S113,S151)
	S153= CtrlA=0                                               Premise(F61)
	S154= [A]=a                                                 A-Hold(S115,S153)
	S155= CtrlB=0                                               Premise(F62)
	S156= [B]={16{SIMM[15]},SIMM}                               B-Hold(S117,S155)
	S157= CtrlALUOut=0                                          Premise(F63)
	S158= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S119,S157)

WB	S159= PC.CIA=addr                                           PC-Out(S140)
	S160= PC.CIA31_28=addr[31:28]                               PC-Out(S140)
	S161= PC.Out=addr+4                                         PC-Out(S141)
	S162= CP0.ASID=pid                                          CP0-Read-ASID(S146)
	S163= IR.Out={9,rS,rT,SIMM}                                 IR-Out(S150)
	S164= IR.Out31_26=9                                         IR-Out(S150)
	S165= IR.Out25_21=rS                                        IR-Out(S150)
	S166= IR.Out20_16=rT                                        IR-Out(S150)
	S167= IR.Out15_0=SIMM                                       IR-Out(S150)
	S168= A.Out=a                                               A-Out(S154)
	S169= A.Out1_0={a}[1:0]                                     A-Out(S154)
	S170= A.Out4_0={a}[4:0]                                     A-Out(S154)
	S171= B.Out={16{SIMM[15]},SIMM}                             B-Out(S156)
	S172= B.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                   B-Out(S156)
	S173= B.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                   B-Out(S156)
	S174= ALUOut.Out=a+{16{SIMM[15]},SIMM}                      ALUOut-Out(S158)
	S175= ALUOut.Out1_0={a+{16{SIMM[15]},SIMM}}[1:0]            ALUOut-Out(S158)
	S176= ALUOut.Out4_0={a+{16{SIMM[15]},SIMM}}[4:0]            ALUOut-Out(S158)
	S177= IR.Out20_16=>GPR.WReg                                 Premise(F64)
	S178= GPR.WReg=rT                                           Path(S166,S177)
	S179= ALUOut.Out=>GPR.WData                                 Premise(F65)
	S180= GPR.WData=a+{16{SIMM[15]},SIMM}                       Path(S174,S179)
	S181= CtrlPC=0                                              Premise(F66)
	S182= CtrlPCInc=0                                           Premise(F67)
	S183= PC[CIA]=addr                                          PC-Hold(S140,S182)
	S184= PC[Out]=addr+4                                        PC-Hold(S141,S181,S182)
	S185= CtrlIMem=0                                            Premise(F68)
	S186= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S143,S185)
	S187= CtrlASIDIn=0                                          Premise(F69)
	S188= CtrlCP0=0                                             Premise(F70)
	S189= CP0[ASID]=pid                                         CP0-Hold(S146,S188)
	S190= CtrlEPCIn=0                                           Premise(F71)
	S191= CtrlExCodeIn=0                                        Premise(F72)
	S192= CtrlIR=0                                              Premise(F73)
	S193= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S150,S192)
	S194= CtrlGPR=1                                             Premise(F74)
	S195= GPR[rT]=a+{16{SIMM[15]},SIMM}                         GPR-Write(S178,S180,S194)
	S196= CtrlA=0                                               Premise(F75)
	S197= [A]=a                                                 A-Hold(S154,S196)
	S198= CtrlB=0                                               Premise(F76)
	S199= [B]={16{SIMM[15]},SIMM}                               B-Hold(S156,S198)
	S200= CtrlALUOut=0                                          Premise(F77)
	S201= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S158,S200)

POST	S183= PC[CIA]=addr                                          PC-Hold(S140,S182)
	S184= PC[Out]=addr+4                                        PC-Hold(S141,S181,S182)
	S186= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S143,S185)
	S189= CP0[ASID]=pid                                         CP0-Hold(S146,S188)
	S193= [IR]={9,rS,rT,SIMM}                                   IR-Hold(S150,S192)
	S195= GPR[rT]=a+{16{SIMM[15]},SIMM}                         GPR-Write(S178,S180,S194)
	S197= [A]=a                                                 A-Hold(S154,S196)
	S199= [B]={16{SIMM[15]},SIMM}                               B-Hold(S156,S198)
	S201= [ALUOut]=a+{16{SIMM[15]},SIMM}                        ALUOut-Hold(S158,S200)

