# ğŸ—³ï¸ Electronic Voting Machine in Verilog

[![License: MIT](https://img.shields.io/badge/License-MIT-blue.svg)](LICENSE)
[![Language: Verilog](https://img.shields.io/badge/language-Verilog-orange.svg)]()
[![Platform: FPGA Zynq-7000](https://img.shields.io/badge/platform-Zynq--7000-blueviolet.svg)]()

This repository contains the RTL implementation of a **secure Electronic Voting Machine (EVM)** using **Verilog HDL**, designed on a **Zynq-7000 FPGA evaluation board**. The EVM system incorporates encrypted voter UID validation, OLED display interfacing, push-button input, and FSM-controlled password authentication to ensure robust and tamper-proof voting.

---


## ğŸ“Œ Project Features

- ğŸ” **Encrypted Voter UID Verification**
- ğŸ§  **FSM-Controlled Mode Switching & Password Authentication**
- ğŸ’¡ **LED Output Indicators**
- ğŸ§¾ **VVPAT-style vote confirmation**
- âŒ¨ï¸ **Push-Button Based Input with Debouncing**
- ğŸ§ª **Testbench-based Simulation with GTKWave**

---

## ğŸ§­ System Workflow

### ğŸ” Mode-Based Operation:
- `mode = 1`: Voting mode (enabled by polling officer)
- `mode = 0`: Result counting mode (requires password to decrypt and display)

### ğŸ‘¤ Voter Flow:
1. Voter inputs UID (via switch or manually in prototype)
2. Control unit verifies:
   - UID exists in encrypted database
   - Voter hasnâ€™t already voted
3. Vote is accepted, candidate count updated
4. VVPAT displays confirmation
5. Voter cannot re-vote

### ğŸ”“ Result Viewing:
- After voting ends, authorized personnel enters a **4-bit password** via push-buttons
- FSM verifies the password sequence
- Decrypted results are displayed via OLED or VIO

---

## ğŸ” EVM System Flowchart

The flowchart below illustrates the complete functional behavior of the Electronic Voting Machine (EVM), from voter validation to result display:

![EVM Flowchart](https://github.com/SayantanMandal2000/electronic-voting-machine-verilog/blob/main/sim/EVM_FlowChart.png)

### ğŸ§­ Flow Description

1. **System Start**  
   The EVM begins in either **voting mode** (`mode = 1`) or **result mode** (`mode = 0`), as set by the polling officer.

---

### ğŸ—³ï¸ Voting Mode (`mode = 1`)
- Voter is prompted to **enter their UID**.
- The system:
  - Verifies the **validity of the UID**.
  - Checks if the voter has **already voted**.
- If UID is **invalid**, the voter is rejected.
- If UID is **valid** and the voter hasn't voted:
  - Voter selects from **4 candidates**.
  - Corresponding vote bank is incremented.
  - Voter is marked as having **voted** (status flag = 1).

---

### ğŸ” Result Mode (`mode = 0`)
- Election officer is prompted to **enter a 4-bit password**.
- FSM verifies the password:
  - If incorrect â†’ retry prompt.
  - If correct â†’ **results are decrypted and displayed**.
- The officer can then **press candidate buttons** to see:
  - Total votes received by each candidate.
  - Final results including winner and total votes.

---

### ğŸ›¡ï¸ Security Measures
- **Encrypted UID validation**
- **One vote per UID enforcement**
- **FSM-controlled password-protected result access**

This ensures the voting process is **transparent**, **tamper-resistant**, and **secure**.

---

## ğŸ§  FSM: Password Pattern Recognition for Secure Access

The Finite State Machine (FSM) depicted below controls **password validation** for result access in the EVM system.

![EVM FSM](https://github.com/SayantanMandal2000/electronic-voting-machine-verilog/blob/main/sim/EVM_FSM.png)

### ğŸ”’ FSM Overview

This FSM is designed to validate a **4-bit binary password pattern** entered via **two push buttons** (B1 and B0):

- **B1** and **B0** represent individual binary bits (e.g., B1=1, B0=0).
- The system moves through states `S0` to `S4` in a predefined sequence, checking input values at each stage.
- Only the correct **input pattern** leads to **state S4**, where the result is unlocked.

---

### ğŸ§¾ FSM Behavior by States

| State | Description                              | Inputs (B1,B0) | Outputs (Open, Error) |
|-------|------------------------------------------|----------------|------------------------|
| S0    | Initial/Reset State                      | -              | Open=0, Error=0        |
| S1    | First correct input received             | B1=1, B0=0     | Open=0, Error=0        |
| S2    | Second correct input                     | B1=0, B0=1     | Open=0, Error=0        |
| S3    | Third correct input                      | B1=1, B0=1     | Open=0, Error=0        |
| S4    | Final correct input â€“ Password accepted  | B1=0, B0=0     | Open=1, Error=0        |
| E1-E4 | Error states triggered by wrong sequence | Various        | Open=0, Error=1 (in E4)|

---

### âŒ Error Detection Logic

- If at **any point** an incorrect bit combination is entered:
  - FSM transitions to one of the error states (`E1`, `E2`, `E3`, `E4`).
  - The system remains **locked** (`Open=0`) and triggers an error flag (`Error=1` in `E4`).
  - User must restart the password sequence.

---

### âœ… Correct Password Flow

- Correct sequence:  
  **S0 â†’ S1 â†’ S2 â†’ S3 â†’ S4** with inputs:  
  `B1B0 = 10 â†’ 01 â†’ 11 â†’ 00`

- At **S4**, output `Open = 1` unlocks the results.

This ensures **only authorized personnel** with knowledge of the binary password pattern can access and display election results securely.

---

## ğŸ“ˆ Functional Simulation Waveform

The following waveform shows the behavior of the EVM during simulation, captured using Vivado simulator:

![EVM Simulation Waveform](https://github.com/SayantanMandal2000/electronic-voting-machine-verilog/blob/main/sim/EVM_Waveform.png)

### ğŸ§ª Key Signal Descriptions

| Signal Name        | Description |
|--------------------|-------------|
| `clock`            | System clock signal driving all synchronous elements. |
| `reset`            | Active-high reset signal to initialize the system. |
| `c1`, `c2`, `c3`, `c4` | Candidate selection inputs, active high when a vote is cast. |
| `mode`             | Voting/Result mode selector (`1` = Voting mode, `0` = Result mode). |
| `enter`            | Voter confirmation button to submit UID or cast a vote. |
| `vUID[5:0]`        | Voterâ€™s entered UID in encrypted 6-bit format. |
| `voted_status`     | Flag indicating if the voter has already cast their vote. |
| `votecount1/2/3/4` | Vote counters for Candidate 1 to Candidate 4 respectively. |
| `Result`           | Final result based on majority vote after password is entered. |
| `total_votes`      | Cumulative count of all validated votes cast. |

---

### ğŸ§­ Simulation Behavior

1. **Clock & Reset**  
   - The system initializes with `reset = 1` briefly and returns to normal operation.

2. **Voting Mode Active (`mode = 1`)**  
   - Voters enter their `vUID` via switches.
   - After validation, they cast their vote using `c1` to `c4` inputs.
   - `enter` signal confirms the UID and candidate selection.

3. **Vote Count Update**  
   - As votes are cast, corresponding `votecount` values increment.
   - `voted_status` is set to prevent repeat voting.

4. **Result Mode (`mode = 0`)**  
   - After password is successfully validated via FSM, `Result` and `total_votes` are displayed.

---

### âœ… Observations

- Encrypted UIDs are accepted only once â€” indicating successful duplicate vote rejection.
- Vote counters increment correctly per candidate input.
- Result decoding logic works correctly based on majority count.
- Waveform timing shows FSM transitions and input synchronization clearly.

This simulation validates both the **functional correctness** and the **security constraints** of the EVM design.

---

## ğŸ—ï¸ RTL Schematic Overview

The Register-Transfer Level (RTL) schematic of the EVM implementation is shown below:

![EVM RTL Block Diagram]([images/EVM_RTL.png](https://github.com/SayantanMandal2000/electronic-voting-machine-verilog/blob/main/sim/EVM_RTL.png))

### ğŸ” Description

This RTL view is generated from the synthesized Verilog design in Vivado. It shows the interconnected modules that make up the **Electronic Voting Machine (EVM)** on FPGA.

---

### ğŸ§© Module Breakdown

| Module         | Description |
|----------------|-------------|
| **top**        | Top-level wrapper integrating all submodules and I/O connections. |
| **Control_unit (CU)** | Main FSM-based logic controller that handles mode switching, UID checking, vote validation, and password control. |
| **v1 (VIO)**   | Vivado Virtual I/O core used for monitoring and driving signals (e.g., internal registers, debug outputs) in real-time. |
| **OLED SPI**   | SPI driver module that controls the OLED display using a clocked serial interface (`oled_sck`, `oled_sda`, etc.). |
| **led[7:0]**   | Output LEDs to show current mode, result, or candidate vote confirmation. |

---

### ğŸ”— I/O and Signal Flow

- **Inputs:**
  - `UID[5:0]`: Voter UID input (manual in prototype)
  - `candidate1` to `candidate4`: Voting inputs
  - `enter`, `mode`: Control buttons
  - `B0`, `B1`: FSM password input (push buttons)
  - `clock`, `reset`: System control signals

- **Internal Connections:**
  - UID and candidate selection are routed to the `Control_unit`.
  - FSM output signals (`valid_uid`, `already_voted`, `vote_count`, etc.) are monitored via `VIO` and drive logic to display results or lock access.
  - OLED driver receives status data for display updates (via SPI).

- **Outputs:**
  - `led[7:0]`: Reflect current system status (e.g., error, result unlocked, candidate voted).
  - `OLED` SPI signals control the external display module.
  
---

### ğŸ” Security Path

- FSM logic inside `Control_unit` ensures:
  - Only unique and valid UIDs are accepted.
  - Password verification is handled through sequential FSM using B0, B1.
  - Result visibility is controlled based on mode and password validation.

This RTL diagram reflects a clean, modular hardware architecture built for **secure, real-time vote management on FPGA**.

---

## ğŸ§° Tools & Technologies

| Component          | Description                                   |
|--------------------|-----------------------------------------------|
| **FPGA Board**      | Zynq ZED board (Zynq-7000 series)             |
| **Language**        | Verilog HDL                                   |
| **Simulation**      | Vivado, GTKWave                               |
| **Debug**           | Virtual Input/Output (VIO)                    |
| **Security**        | UID encryption + push-button password (FSM)  |

---

## ğŸ“Š Synthesis Summary

| Parameter            | Value          |
| -------------------- | -------------- |
| Total On-Chip Power  | 0.108 W        |
| Thermal Margin       | 58.8 Â°C (4.9W) |
| Setup (WNS)          | 28.78 ns       |
| Hold (WHS)           | 28.78 ns       |
| Pulse Width Slack    | 15.25 ns       |
| LUT & FF Utilization | Optimized      |

---

## ğŸš§ Challenges & Resolutions

| Challenge                      | Description & Solution                                                                |
| ------------------------------ | ------------------------------------------------------------------------------------- |
| Garbage values on OLED         | Unused GDRAM areas showed garbage; solved by padding OLED string data with zero bytes |
| Multiple votes due to bouncing | Resolved using **debouncing circuit** and **clock division** on button input          |
| LED Clock Mismatch             | Zynq clock too fast for LED updates; added counter to reduce frequency                |

---

## ğŸ“ Educational Value

This project is an excellent case study for:

- ğŸ“˜ **Verilog RTL Design**: FSM control, voting logic, encryption/decryption  
- ğŸ’» **FPGA Programming**: Synthesis, real-time interfacing, I/O handling  
- ğŸ”„ **Hardware-Software Co-Design**: OLED, push-buttons
- ğŸ› ï¸ **Debugging & Simulation**: VIO observation, GTKWave waveform analysis  
- ğŸ” **Security-Driven Digital Logic**: Password protection & UID validation  
