Quartus Prime Archive log --	/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_tmp_archive.qarlog

Archive:	/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_tmp_archive.qar
Date:		Tue May 12 12:55:15 2020
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest.bdf
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest.qpf
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest.qsf
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios.qsys
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios.sopcinfo
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/ctest_nios.cmp
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/ctest_nios.debuginfo
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/ctest_nios.qip
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/ctest_nios.regmap
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/ctest_nios.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_avalon_sc_fifo.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_arbitrator.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_master_agent.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_master_translator.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_reorder_memory.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_slave_agent.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_slave_translator.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_reset_controller.sdc
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_reset_controller.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/altera_reset_synchronizer.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_irq_mapper.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_jtag_uart_0.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_leds.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_avalon_st_adapter.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_cmd_demux.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_cmd_demux_001.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_cmd_mux.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_cmd_mux_001.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_router.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_router_001.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_router_002.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_router_003.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_rsp_demux.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_rsp_demux_001.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_rsp_mux.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_mm_interconnect_0_rsp_mux_001.sv
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu.ocp
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu.sdc
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_bht_ram.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_dc_tag_ram.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_debug_slave_tck.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_ic_tag_ram.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_mult_cell.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_ociram_default_contents.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_rf_ram_a.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_rf_ram_b.mif
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_nios2_gen2_0_cpu_test_bench.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_onchip_memory2_0.hex
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_onchip_memory2_0.v
/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_nios/synthesis/submodules/ctest_nios_switches.v
/home/luuk/intelFPGA_lite/18.1/quartus/linux64/assignment_defaults.qdf
	======= Total: 60 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Tue May 12 12:55:17 2020
Source archive file:	/home/luuk/FPGA/QuartusTestProjects/ctest/ctest_tmp_archive.qar
Archive was extracted into	/home/luuk/FPGA/Barcodescanner/
		 - successfully.
