set_property SRC_FILE_INFO {cfile:/home/staff/yw777/Stratus_HLS/vv_add/bdw_work/modules/vv_add/VIVADO_DSP/fpga_work/top2.xdc rfile:../bdw_work/modules/vv_add/VIVADO_DSP/fpga_work/top2.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [all_inputs] -to [all_outputs] 9.213999999999999
