//TMRB
TMRB,40025000,0,4,4,4,40,4,44,4,48,4,4C,4,50,4,54,4,80,4,84,4,88,4,8C,4,90,4,94,4,9C,4,C0,4,C8,4,D0,4,100,4,104,4,108,4,10C,4,140,4,144,4,148,4,14C,4,

//TMRB_CNTER  Counter Value Register
TMRB_CNTER,0,16,rw,00000000,0000FFFF,
CNT,15,0,rw,$,

//TMRB_PERAR  Period Value Register
TMRB_PERAR,4,16,rw,0000FFFF,0000FFFF,
PER,15,0,rw,$,

//TMRB_CMPAR1  Compare Value Register 1
TMRB_CMPAR#1,40,16,rw,0000FFFF,0000FFFF,
CMP,15,0,rw,$,

//TMRB_CMPAR2  Compare Value Register 2
TMRB_CMPAR#2,44,16,rw,0000FFFF,0000FFFF,/dr,TMRB_CMPAR#1,

//TMRB_CMPAR3  Compare Value Register 3
TMRB_CMPAR#3,48,16,rw,0000FFFF,0000FFFF,/dr,TMRB_CMPAR#1,

//TMRB_CMPAR4  Compare Value Register 4
TMRB_CMPAR#4,4C,16,rw,0000FFFF,0000FFFF,/dr,TMRB_CMPAR#1,

//TMRB_CMPAR5  Compare Value Register 5
TMRB_CMPAR#5,50,16,rw,0000FFFF,0000FFFF,/dr,TMRB_CMPAR#1,

//TMRB_CMPAR6  Compare Value Register 6
TMRB_CMPAR#6,54,16,rw,0000FFFF,0000FFFF,/dr,TMRB_CMPAR#1,

//TMRB_BCSTR  Basic Control and Status Register
TMRB_BCSTR,80,16,rw,00000002,0000F1FF,
UDFF,15,15,rw,
OVFF,14,14,rw,
INENUDF,13,13,rw,
INENOVF,12,12,rw,
OVSTP,8,8,rw,
CKDIV,7,4,rw,
MODE,2,2,rw,
DIR,1,1,rw,
START,0,0,rw,$,

//TMRB_HCONR  Hardware Control Event Select Register
TMRB_HCONR,84,16,rw,00000000,0000C777,
HCLE6,15,15,rw,
HCLE5,14,14,rw,
HCLE2,10,10,rw,
HCLE1,9,9,rw,
HCLE0,8,8,rw,
HSTP2,6,6,rw,
HSTP1,5,5,rw,
HSTP0,4,4,rw,
HSTA2,2,2,rw,
HSTA1,1,1,rw,
HSTA0,0,0,rw,$,

//TMRB_HCUPR  Hardware Count Up Event Select Register
TMRB_HCUPR,88,16,rw,00000000,00000700,
HCUP10,10,10,rw,
HCUP9,9,9,rw,
HCUP8,8,8,rw,$,

//TMRB_HCDOR  Hardware Count Down Event Select Register
TMRB_HCDOR,8C,16,rw,00000000,00000700,
HCDO10,10,10,rw,
HCDO9,9,9,rw,
HCDO8,8,8,rw,$,

//TMRB_ICONR  Interrupt Enable Control Register
TMRB_ICONR,90,16,rw,00000000,0000003F,
ITEN6,5,5,rw,
ITEN5,4,4,rw,
ITEN4,3,3,rw,
ITEN3,2,2,rw,
ITEN2,1,1,rw,
ITEN1,0,0,rw,$,

//TMRB_ECONR  Event Enable Control Register
TMRB_ECONR,94,16,rw,00000000,0000003F,
ETEN6,5,5,rw,
ETEN5,4,4,rw,
ETEN4,3,3,rw,
ETEN3,2,2,rw,
ETEN2,1,1,rw,
ETEN1,0,0,rw,$,

//TMRB_STFLR  Status Register
TMRB_STFLR,9C,16,rw,00000000,0000003F,
CMPF6,5,5,rw,
CMPF5,4,4,rw,
CMPF4,3,3,rw,
CMPF3,2,2,rw,
CMPF2,1,1,rw,
CMPF1,0,0,rw,$,

//TMRB_BCONR1  Buffer Control Register 1
TMRB_BCONR#1,C0,16,rw,00000000,00000007,
BSE1,2,2,rw,
BSE0,1,1,rw,
BEN,0,0,rw,$,

//TMRB_BCONR2  Buffer Control Register 2
TMRB_BCONR#2,C8,16,rw,00000000,00000007,/dr,TMRB_BCONR#1,

//TMRB_BCONR3  Buffer Control Register 3
TMRB_BCONR#3,D0,16,rw,00000000,00000007,/dr,TMRB_BCONR#1,

//TMRB_CCONR1  Capture Control Register 1
TMRB_CCONR#1,100,16,rw,00000000,00007071,
NOFICKCP,14,13,rw,
NOFIENCP,12,12,rw,
HICP2,6,6,rw,
HICP1,5,5,rw,
HICP0,4,4,rw,
CAPMDA,0,0,rw,$,

//TMRB_CCONR2  Capture Control Register 2
TMRB_CCONR#2,104,16,rw,00000000,00007071,/dr,TMRB_CCONR#1,

//TMRB_CCONR3  Capture Control Register 3
TMRB_CCONR#3,108,16,rw,00000000,00007071,/dr,TMRB_CCONR#1,

//TMRB_CCONR4  Capture Control Register 4
TMRB_CCONR#4,10C,16,rw,00000000,00007071,/dr,TMRB_CCONR#1,

//TMRB_PCONR1  Port Control Register 1
TMRB_PCONR#1,140,16,rw,00000000,000013FF,
OUTEN,12,12,rw,
FORC,9,8,rw,
PERC,7,6,rw,
CMPC,5,4,rw,
STPC,3,2,rw,
STAC,1,0,rw,$,

//TMRB_PCONR2  Port Control Register 2
TMRB_PCONR#2,144,16,rw,00000000,000013FF,/dr,TMRB_PCONR#1,

//TMRB_PCONR3  Port Control Register 3
TMRB_PCONR#3,148,16,rw,00000000,000013FF,/dr,TMRB_PCONR#1,

//TMRB_PCONR4  Port Control Register 4
TMRB_PCONR#4,14C,16,rw,00000000,000013FF,/dr,TMRB_PCONR#1,
