// Seed: 827515161
`define pp_2 0
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2[1] = id_2;
  logic id_3;
endmodule
