{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425073544083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425073544083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:45:43 2015 " "Processing started: Fri Feb 27 15:45:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425073544083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425073544083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425073544083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1425073544551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "keypad_scanner.v(236) " "Verilog HDL warning at keypad_scanner.v(236): extended using \"x\" or \"z\"" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425073544660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_scanner.v 10 10 " "Found 10 design units, including 10 entities, in source file keypad_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_gen " "Found entity 2: clock_gen" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "3 key_scan " "Found entity 3: key_scan" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_2to4_ " "Found entity 4: decoder_2to4_" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_4_1 " "Found entity 5: mux_4_1" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "6 binary_counter_4 " "Found entity 6: binary_counter_4" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "7 debounce " "Found entity 7: debounce" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_reg_8 " "Found entity 8: shift_reg_8" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "9 jk_ff " "Found entity 9: jk_ff" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""} { "Info" "ISGN_ENTITY_NAME" "10 code_cnv " "Found entity 10: code_cnv" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_seven_shift.v(42) " "Verilog HDL warning at hex_seven_shift.v(42): extended using \"x\" or \"z\"" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/hex_seven_shift.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425073544660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven_shift " "Found entity 1: hex_seven_shift" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/hex_seven_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_en " "Found entity 1: clock_en" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "bin_to_ascii.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/bin_to_ascii.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarec.v 4 4 " "Found 4 design units, including 4 entities, in source file uarec.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarec " "Found entity 1: uarec" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""} { "Info" "ISGN_ENTITY_NAME" "2 cycle_count_16 " "Found entity 2: cycle_count_16" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""} { "Info" "ISGN_ENTITY_NAME" "3 rec_control_logic " "Found entity 3: rec_control_logic" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_8_en " "Found entity 4: shift_reg_8_en" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425073544676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425073544738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_scanner keypad_scanner:C0 " "Elaborating entity \"keypad_scanner\" for hierarchy \"keypad_scanner:C0\"" {  } { { "lab5.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen keypad_scanner:C0\|clock_gen:C0 " "Elaborating entity \"clock_gen\" for hierarchy \"keypad_scanner:C0\|clock_gen:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keypad_scanner.v(66) " "Verilog HDL assignment warning at keypad_scanner.v(66): truncated value with size 32 to match size of target (16)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544754 "|lab5|keypad_scanner:C0|clock_gen:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_clk keypad_scanner.v(61) " "Inferred latch for \"scan_clk\" at keypad_scanner.v(61)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425073544754 "|lab5|keypad_scanner:C0|clock_gen:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan keypad_scanner:C0\|key_scan:C1 " "Elaborating entity \"key_scan\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\"" {  } { { "keypad_scanner.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_ keypad_scanner:C0\|key_scan:C1\|decoder_2to4_:C0 " "Elaborating entity \"decoder_2to4_\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|decoder_2to4_:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 keypad_scanner:C0\|key_scan:C1\|mux_4_1:C1 " "Elaborating entity \"mux_4_1\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|mux_4_1:C1\"" {  } { { "keypad_scanner.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_4 keypad_scanner:C0\|key_scan:C1\|binary_counter_4:C2 " "Elaborating entity \"binary_counter_4\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|binary_counter_4:C2\"" {  } { { "keypad_scanner.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keypad_scanner.v(135) " "Verilog HDL assignment warning at keypad_scanner.v(135): truncated value with size 32 to match size of target (4)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544754 "|lab5|keypad_scanner:C0|key_scan:C1|binary_counter_4:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce keypad_scanner:C0\|debounce:C2 " "Elaborating entity \"debounce\" for hierarchy \"keypad_scanner:C0\|debounce:C2\"" {  } { { "keypad_scanner.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8 keypad_scanner:C0\|debounce:C2\|shift_reg_8:C0 " "Elaborating entity \"shift_reg_8\" for hierarchy \"keypad_scanner:C0\|debounce:C2\|shift_reg_8:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff keypad_scanner:C0\|debounce:C2\|jk_ff:FF0 " "Elaborating entity \"jk_ff\" for hierarchy \"keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\"" {  } { { "keypad_scanner.v" "FF0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_cnv keypad_scanner:C0\|code_cnv:C3 " "Elaborating entity \"code_cnv\" for hierarchy \"keypad_scanner:C0\|code_cnv:C3\"" {  } { { "keypad_scanner.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 keypad_scanner.v(236) " "Verilog HDL assignment warning at keypad_scanner.v(236): truncated value with size 7 to match size of target (4)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544769 "|lab5|keypad_scanner:C0|code_cnv:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_en clock_en:C1 " "Elaborating entity \"clock_en\" for hierarchy \"clock_en:C1\"" {  } { { "lab5.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_en.v(44) " "Verilog HDL assignment warning at clock_en.v(44): truncated value with size 32 to match size of target (4)" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544769 "|lab5|clock_en:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_en.v(49) " "Verilog HDL assignment warning at clock_en.v(49): truncated value with size 32 to match size of target (9)" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544769 "|lab5|clock_en:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "one_shot.v 1 1 " "Using design file one_shot.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/one_shot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1425073544785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:C2 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:C2\"" {  } { { "lab5.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii bin_to_ascii:C3 " "Elaborating entity \"bin_to_ascii\" for hierarchy \"bin_to_ascii:C3\"" {  } { { "lab5.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uasend.v 3 3 " "Using design file uasend.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uasend " "Found entity 1: uasend" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544801 ""} { "Info" "ISGN_ENTITY_NAME" "2 send_control_logic " "Found entity 2: send_control_logic" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544801 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg_10_l_en " "Found entity 3: shift_reg_10_l_en" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425073544801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1425073544801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uasend uasend:C4 " "Elaborating entity \"uasend\" for hierarchy \"uasend:C4\"" {  } { { "lab5.v" "C4" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_control_logic uasend:C4\|send_control_logic:C0 " "Elaborating entity \"send_control_logic\" for hierarchy \"uasend:C4\|send_control_logic:C0\"" {  } { { "uasend.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_10_l_en uasend:C4\|shift_reg_10_l_en:C1 " "Elaborating entity \"shift_reg_10_l_en\" for hierarchy \"uasend:C4\|shift_reg_10_l_en:C1\"" {  } { { "uasend.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven_shift hex_seven_shift:C5 " "Elaborating entity \"hex_seven_shift\" for hierarchy \"hex_seven_shift:C5\"" {  } { { "lab5.v" "C5" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarec uarec:C6 " "Elaborating entity \"uarec\" for hierarchy \"uarec:C6\"" {  } { { "lab5.v" "C6" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_count_16 uarec:C6\|cycle_count_16:C1 " "Elaborating entity \"cycle_count_16\" for hierarchy \"uarec:C6\|cycle_count_16:C1\"" {  } { { "uarec.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uarec.v(51) " "Verilog HDL assignment warning at uarec.v(51): truncated value with size 32 to match size of target (5)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544832 "|lab5|uarec:C6|cycle_count_16:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_control_logic uarec:C6\|rec_control_logic:C2 " "Elaborating entity \"rec_control_logic\" for hierarchy \"uarec:C6\|rec_control_logic:C2\"" {  } { { "uarec.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8_en uarec:C6\|shift_reg_8_en:C3 " "Elaborating entity \"shift_reg_8_en\" for hierarchy \"uarec:C6\|shift_reg_8_en:C3\"" {  } { { "uarec.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:C7 " "Elaborating entity \"lcd\" for hierarchy \"lcd:C7\"" {  } { { "lab5.v" "C7" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425073544894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lcd.v(285) " "Verilog HDL assignment warning at lcd.v(285): truncated value with size 32 to match size of target (21)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544894 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(259) " "Verilog HDL assignment warning at lcd.v(259): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544894 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd.v(160) " "Verilog HDL assignment warning at lcd.v(160): truncated value with size 32 to match size of target (5)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544894 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd.v(198) " "Verilog HDL assignment warning at lcd.v(198): truncated value with size 32 to match size of target (5)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425073544894 "|lab5|lcd:C7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425073546485 "|lab5|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425073546485 "|lab5|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425073546485 "|lab5|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425073546485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425073546735 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425073547484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425073547577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425073547749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425073547749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425073547874 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425073547874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425073547874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425073547874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425073547905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:45:47 2015 " "Processing ended: Fri Feb 27 15:45:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425073547905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425073547905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425073547905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425073547905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425073549668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425073549668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:45:48 2015 " "Processing started: Fri Feb 27 15:45:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425073549668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1425073549668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1425073549668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1425073549824 ""}
{ "Info" "0" "" "Project  = lab5" {  } {  } 0 0 "Project  = lab5" 0 0 "Fitter" 0 0 1425073549824 ""}
{ "Info" "0" "" "Revision = lab5" {  } {  } 0 0 "Revision = lab5" 0 0 "Fitter" 0 0 1425073549824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1425073549917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425073550198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425073550292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425073550307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425073550307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425073550526 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425073551228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425073551228 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425073551243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425073551243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425073551243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425073551243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425073551243 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425073551243 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425073551243 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1425073554972 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5.sdc " "Reading SDC File: 'lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1425073554972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|count\[11\] " "Node: keypad_scanner:C0\|clock_gen:C0\|count\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1425073554972 "|lab5|keypad_scanner:C0|clock_gen:C0|count[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Node: keypad_scanner:C0\|clock_gen:C0\|scan_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1425073554987 "|lab5|keypad_scanner:C0|clock_gen:C0|scan_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " "Node: keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1425073554987 "|lab5|keypad_scanner:C0|debounce:C2|jk_ff:FF0|q"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425073554987 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1425073554987 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1425073554987 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425073554987 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425073554987 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1425073554987 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1425073554987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|clock_gen:C0\|count\[11\] " "Destination node keypad_scanner:C0\|clock_gen:C0\|count\[11\]" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 84 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425073555019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q  " "Automatically promoted node keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~1 " "Destination node keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~1" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|debounce:C2|jk_ff:FF0|q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~2 " "Destination node keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~2" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|debounce:C2|jk_ff:FF0|q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~3 " "Destination node keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q~3" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|debounce:C2|jk_ff:FF0|q~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "one_shot:C2\|o~1 " "Destination node one_shot:C2\|o~1" {  } { { "one_shot.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/one_shot.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { one_shot:C2|o~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "one_shot:C2\|state.1~0 " "Destination node one_shot:C2\|state.1~0" {  } { { "one_shot.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/one_shot.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { one_shot:C2|state.1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Destination node keypad_scanner:C0\|clock_gen:C0\|scan_clk" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|debounce:C2|jk_ff:FF0|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425073555019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_scanner:C0\|clock_gen:C0\|count\[11\]  " "Automatically promoted node keypad_scanner:C0\|clock_gen:C0\|count\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|clock_gen:C0\|count\[11\]~35 " "Destination node keypad_scanner:C0\|clock_gen:C0\|count\[11\]~35" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|count[11]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 717 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " "Destination node keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 197 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|debounce:C2|jk_ff:FF0|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425073555019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_scanner:C0\|clock_gen:C0\|scan_clk  " "Automatically promoted node keypad_scanner:C0\|clock_gen:C0\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Destination node keypad_scanner:C0\|clock_gen:C0\|scan_clk" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1425073555019 ""}  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad_scanner:C0|clock_gen:C0|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425073555019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425073555627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425073555627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425073555627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425073555627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425073555643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1425073555643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1425073555643 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425073555643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425073555674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1425073555674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425073555674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425073555752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425073561555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425073562007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425073562023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425073563599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425073563599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425073564285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425073568185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425073568185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425073568856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1425073568871 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1425073568871 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1425073568871 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425073568918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425073568996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425073569698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425073569776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425073570494 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425073571633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425073574487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425073575049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:46:15 2015 " "Processing ended: Fri Feb 27 15:46:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425073575049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425073575049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425073575049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425073575049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1425073576983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425073576983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:46:16 2015 " "Processing started: Fri Feb 27 15:46:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425073576983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1425073576983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1425073576983 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1425073582599 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1425073582787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425073584924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:46:24 2015 " "Processing ended: Fri Feb 27 15:46:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425073584924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425073584924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425073584924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1425073584924 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1425073585563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1425073587123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425073587123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:46:26 2015 " "Processing started: Fri Feb 27 15:46:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425073587123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425073587123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425073587123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1425073587279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1425073587529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425073587529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425073587638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425073587638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1425073588059 ""}
{ "Info" "ISTA_SDC_FOUND" "lab5.sdc " "Reading SDC File: 'lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1425073588153 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|count\[11\] " "Node: keypad_scanner:C0\|clock_gen:C0\|count\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073588169 "|lab5|keypad_scanner:C0|clock_gen:C0|count[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Node: keypad_scanner:C0\|clock_gen:C0\|scan_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073588169 "|lab5|keypad_scanner:C0|clock_gen:C0|scan_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " "Node: keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073588169 "|lab5|keypad_scanner:C0|debounce:C2|jk_ff:FF0|q"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425073588699 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1425073588699 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1425073588699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1425073588746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.087 " "Worst-case setup slack is 7.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.087         0.000 CLOCK_50  " "    7.087         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073588777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218         0.000 CLOCK_50  " "    0.218         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073588793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073588793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.705 " "Worst-case minimum pulse width slack is 9.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.705         0.000 CLOCK_50  " "    9.705         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073588793 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425073588917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1425073588964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1425073589822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|count\[11\] " "Node: keypad_scanner:C0\|clock_gen:C0\|count\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073589900 "|lab5|keypad_scanner:C0|clock_gen:C0|count[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Node: keypad_scanner:C0\|clock_gen:C0\|scan_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073589900 "|lab5|keypad_scanner:C0|clock_gen:C0|scan_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " "Node: keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073589900 "|lab5|keypad_scanner:C0|debounce:C2|jk_ff:FF0|q"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425073589900 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1425073589900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.598 " "Worst-case setup slack is 7.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.598         0.000 CLOCK_50  " "    7.598         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 CLOCK_50  " "    0.173         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073590056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073590056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.777 " "Worst-case minimum pulse width slack is 9.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777         0.000 CLOCK_50  " "    9.777         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590072 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425073590197 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|count\[11\] " "Node: keypad_scanner:C0\|clock_gen:C0\|count\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073590477 "|lab5|keypad_scanner:C0|clock_gen:C0|count[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|clock_gen:C0\|scan_clk " "Node: keypad_scanner:C0\|clock_gen:C0\|scan_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073590477 "|lab5|keypad_scanner:C0|clock_gen:C0|scan_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q " "Node: keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\|q was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1425073590477 "|lab5|keypad_scanner:C0|debounce:C2|jk_ff:FF0|q"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1425073590477 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1425073590477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.634 " "Worst-case setup slack is 8.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.634         0.000 CLOCK_50  " "    8.634         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 CLOCK_50  " "    0.015         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073590509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425073590524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.438 " "Worst-case minimum pulse width slack is 9.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438         0.000 CLOCK_50  " "    9.438         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425073590540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425073590540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425073591273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425073591273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425073591413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:46:31 2015 " "Processing ended: Fri Feb 27 15:46:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425073591413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425073591413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425073591413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425073591413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425073593145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425073593145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 15:46:32 2015 " "Processing started: Fri Feb 27 15:46:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425073593145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425073593145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425073593145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_7_1200mv_85c_slow.vo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_7_1200mv_85c_slow.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073593925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_7_1200mv_0c_slow.vo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_7_1200mv_0c_slow.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594050 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_min_1200mv_0c_fast.vo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_min_1200mv_0c_fast.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5.vo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594284 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_7_1200mv_85c_v_slow.sdo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_7_1200mv_0c_v_slow.sdo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_min_1200mv_0c_v_fast.sdo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab5_v.sdo C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/ simulation " "Generated file lab5_v.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425073594658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425073594908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 15:46:34 2015 " "Processing ended: Fri Feb 27 15:46:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425073594908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425073594908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425073594908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425073594908 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425073595547 ""}
