// Seed: 2187803984
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    inout supply0 id_3,
    input tri id_4,
    input tri0 id_5
    , id_8,
    input tri0 id_6
);
  logic [7:0] id_9;
  module_0();
  wire id_10;
  assign id_9[1] = id_0;
  xnor (id_1, id_2, id_3, id_4, id_5, id_6, id_8, id_9);
endmodule
