# do lab3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ec2021-fra/ra198932/lab3/extra_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:40 on Mar 15,2023
# vcom -reportprogress 300 -93 -work work /home/ec2021-fra/ra198932/lab3/extra_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extra_logic
# -- Compiling architecture rtl of extra_logic
# End time: 16:25:40 on Mar 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.extra_logic
# vsim work.extra_logic 
# Start time: 16:25:51 on Mar 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.extra_logic(rtl)
add wave -position insertpoint  \
sim:/extra_logic/w0
wave create -driver freeze -pattern clock -initialvalue U -period 5ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w0
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue U -period 10ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w0
wave create -driver freeze -pattern clock -initialvalue U -period 20ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/y0
wave create -driver freeze -pattern clock -initialvalue U -period 20ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w0
add wave -position insertpoint  \
sim:/extra_logic/y0
wave create -driver freeze -pattern clock -initialvalue U -period 30ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/y0
wave create -driver freeze -pattern clock -initialvalue U -period 45ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w1
wave create -driver freeze -pattern clock -initialvalue U -period 67ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/y1
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w2
wave create -driver freeze -pattern clock -initialvalue U -period 150ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/y2
wave create -driver freeze -pattern clock -initialvalue U -period 225ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/w3
wave create -driver freeze -pattern clock -initialvalue U -period 340ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/extra_logic/y3
add wave -position end  sim:/extra_logic/f
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libnss_systemd.so.2 : module was loaded at an absolute address.
# End time: 16:35:49 on Mar 15,2023, Elapsed time: 0:09:58
# Errors: 0, Warnings: 8
