
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'hao' on host 'hao-Lenovo-Rescuer-15ISK' (Linux_x86_64 version 5.8.0-36-generic) on Mon Jan 11 08:55:46 CST 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/hao/wrk/my_vitis/my_insar/prj_02'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj_insar.prj 
INFO: [HLS 200-10] Creating and opening project '/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj'.
INFO: [HLS 200-1510] Running: add_files src/fft_top.cpp 
INFO: [HLS 200-10] Adding design file 'src/fft_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/main_2d_fft_test.cpp  
INFO: [HLS 200-10] Adding test bench file 'src/main_2d_fft_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top mdsp 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo -fifo_depth 1 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/main_2d_fft_test.cpp in debug mode
   Compiling ../../../../src/fft_top.cpp in debug mode
   Generating csim.exe
In file included from ../../../../src/main_2d_fft_test.cpp:29:0:
/tools/Xilinx/Vitis_HLS/2020.2/include/hls_linear_algebra.h:46:2: 警告： #warning HLS Linear Algebra Library is deprecated in Vitis HLS, and will be removed in Release 2021.1. For matrix decomposition please consider the Vitis Solver Library (https: [-Wcpp]
 #warning HLS Linear Algebra Library is deprecated in Vitis HLS, and will be removed in Release 2021.1. For matrix decomposition please consider the Vitis Solver Library (https://github.com/Xilinx/Vitis_Libraries).
  ^~~~~~~
In file included from /tools/Xilinx/Vitis_HLS/2020.2/include/utils/x_hls_traits.h:40:0,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/utils/std_complex_utils.h:39,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls/linear_algebra/utils/x_hls_matrix_utils.h:37,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls/linear_algebra/hls_matrix_multiply.h:69,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls_linear_algebra.h:50,
                 from ../../../../src/main_2d_fft_test.cpp:29:
/tools/Xilinx/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: 警告： ‘hls_preserve’属性指定被忽略 [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
In file included from ../../../../src/fft_top.cpp:95:0:
/tools/Xilinx/Vitis_HLS/2020.2/include/hls_linear_algebra.h:46:2: 警告： #warning HLS Linear Algebra Library is deprecated in Vitis HLS, and will be removed in Release 2021.1. For matrix decomposition please consider the Vitis Solver Library (https: [-Wcpp]
 #warning HLS Linear Algebra Library is deprecated in Vitis HLS, and will be removed in Release 2021.1. For matrix decomposition please consider the Vitis Solver Library (https://github.com/Xilinx/Vitis_Libraries).
  ^~~~~~~
In file included from /tools/Xilinx/Vitis_HLS/2020.2/include/utils/x_hls_traits.h:40:0,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/utils/std_complex_utils.h:39,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls/linear_algebra/utils/x_hls_matrix_utils.h:37,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls/linear_algebra/hls_matrix_multiply.h:69,
                 from /tools/Xilinx/Vitis_HLS/2020.2/include/hls_linear_algebra.h:50,
                 from ../../../../src/fft_top.cpp:95:
/tools/Xilinx/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: 警告： ‘hls_preserve’属性指定被忽略 [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
/tools/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin/ld: warning: libgmp.so.11, needed by /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/fft_v9_1/libIp_xfft_v9_1_bitacc_cmodel.so, may conflict with libgmp.so.7
---------------------FFT 2D start 
======OUTPUT : row is  -255 col is 255
================================================================
---------------------Impulse test Passed Successfully.
================================================================
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 30.36 seconds. CPU system time: 0.85 seconds. Elapsed time: 38.02 seconds; current allocated memory: 206.013 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 190.228 MINFO: [HLS 200-10] Analyzing design file 'src/fft_top.cpp' ... 
WARNING: [HLS 207-943] HLS Linear Algebra Library is deprecated in Vitis HLS, and will be removed in Release 2021.1. For matrix decomposition please consider the Vitis Solver Library (https://github.com/Xilinx/Vitis_Libraries).: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39/hls_linear_algebra.h:46:2
WARWARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:174:20
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:175:21
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:183:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:184:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:185:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:186:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:187:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:188:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/fft_top.cpp:198:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:621:20
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:622:20
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:623:20
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:624:20
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:626:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:627:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.htWARWARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:628:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.htWARWARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: src/fft_top.cpp:629:13
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-111.htWARWARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/fft_top.cpp:631:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.htWARWARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:862:20
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.htWARWARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:868:5
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.htWARWARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:868:15
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-113.htWARWARNING: [HLS 200-471] Dataflow form checks found 21 issue(s) in file src/fft_top.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.htWARNING: [HLS 207-5301] unused parameter 'data_type': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:146:77
WARNING: [HLS 207-5301] unused parameter 'has_nfft': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:171:65
WARNING: [HLS 207-5301] unused parameter 'cp_len_enable': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:184:66
WARNING: [HLS 207-5301] unused parameter 'scaling_opt': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:197:68
WARNING: [HLS 207-5301] unused parameter 'scaling_opt': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:361:71
WARNING: [HLS 207-5301] unused parameter 'has_ovflo': /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:374:66
WARNING: [HLS 207-5498] the 'complete/partial/region' option to 'Unroll' pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft.h:498:28
WARNING: [HLS 207-5498] the 'complete/partial/region' option to 'Unroll' pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:143:28
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:566:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:568:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:569:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:715:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:722:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:723:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:719:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:720:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:718:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:717:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:787:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:885:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:892:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:893:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:889:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:890:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:888:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:887:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:920:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:927:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:928:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:924:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:925:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:923:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:922:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:958:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:964:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:965:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:966:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:962:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:963:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:961:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:960:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: src/fft_top.cpp:138:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: src/fft_top.cpp:139:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:135:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:137:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:137:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:137:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:137:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:136:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:136:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:164:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:163:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:268:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:267:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:337:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:426:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:427:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:428:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:424:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:425:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:517:9
WARNING: [HLS 207-5515] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type: src/fft_top.cpp:519:29
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': src/fft_top.cpp:564:62
WARNING: [HLS 207-5527] unexpected pragma parameter 'bundle': src/fft_top.cpp:565:62
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:616:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:617:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:666:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:667:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: src/fft_top.cpp:668:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setDir(bool, unsigned int)' into 'dummy_proc_fe(bool, hls::ip_fft::config_t<config1>*, std::complex<float>*, std::complex<float>*)' (src/fft_top.cpp:106:13)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::setSch(unsigned int, unsigned int)' into 'dummy_proc_fe(bool, hls::ip_fft::config_t<config1>*, std::complex<float>*, std::complex<float>*)' (src/fft_top.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::ip_fft::config_t<config1>, 0>::read(hls::ip_fft::config_t<config1>&)' into 'hls::stream<hls::ip_fft::config_t<config1>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::ip_fft::config_t<config1>, 0>::read()' into 'void hls::fft_syn<config1, (char)32, (char)32, 512, (char)1, (hls::ip_fft::type)1>(unsigned long*, unsigned long*, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:817:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::ip_fft::status_t<config1>, 0>::write(hls::ip_fft::status_t<config1> const&)' into 'void hls::fft_syn<config1, (char)32, (char)32, 512, (char)1, (hls::ip_fft::type)1>(unsigned long*, unsigned long*, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:828:19)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getDir(unsigned int)' into 'void hls::fft_syn<config1, (char)32, (char)32, 512, (char)1, (hls::ip_fft::type)1>(unsigned long*, unsigned long*, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:827:34)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getDir(unsigned int)' into 'void hls::fft_syn<config1, (char)32, (char)32, 512, (char)1, (hls::ip_fft::type)1>(unsigned long*, unsigned long*, hls::stream<hls::ip_fft::status_t<config1>, 0>&, hls::stream<hls::ip_fft::config_t<config1>, 0>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_fft_x_complex.h:819:37)
INFO: [HLS 214-131] Inlining function 'hls::ip_fft::config_t<config1>::getSch(unsigned int)' into 'void hls::fft_syn<config1, (char)32, (char)32, 512, (char)1, (hls::ip_fft::type)1>(unsignINFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_579_1_VITIS_LOOP_582_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'VITIS_LOOP_579_1_VITIS_LOOP_582_2'
WARNING: [HLS 200-871] Estimated clock period (3.647ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'strm_max_abs' consists of the following:	'fcmp' operation ('tmp_2', src/fft_top.cpp:596) [54]  (1.65 ns)
	'and' operation ('and_ln596_1', src/fft_top.cpp:596) [55]  (0.122 ns)
	'select' operation ('max_abs_matrix', src/fft_top.cpp:596) [56]  (0.227 ns)
	'phi' operation ('max_abs_matrix') with incoming values : ('max_abs_matrix', src/fft_top.cpp:596) [18]  (0 ns)
	'fcmp' operation ('tmp_2', src/fft_top.cpp:596) [54]  (1.65 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 225.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 225.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'strm_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'strm_max_abs/strm_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'strm_max_abs/shift_row' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'strm_max_abs/shift_col' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'strm_max_abs' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'strm_max_abs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.592 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 234.018 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for strm_max_abs.
INFO: [VLOG 209-307] Generating Verilog RTL for strm_max_abs.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.82 seconds. CPU system time: 1.54 seconds. Elapsed time: 45.78 seconds; current allocated memory: 234.117 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl verilog -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_strm_max_abs.cpp
   Compiling apatb_strm_max_abs_util.cpp
   Compiling main_2d_fft_test.cpp_pre.cpp.tb.cpp
   Compiling fft_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_strm_max_abs_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
---------------------FFT 2D start 
======OUTPUT : row is  -255 col is 255
================================================================
---------------------Impulse test Passed Successfully.
================================================================
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2202.918 ; gain = 0.023 ; free physical = 14690 ; free virtual = 21803
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'strm_max_abs_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2245.934 ; gain = 43.016 ; free physical = 14572 ; free virtual = 21745
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'strm_max_abs_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'strm_max_abs_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'strm_max_abs_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'strm_max_abs_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'strm_max_abs_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'strm_max_abs_ap_fadd_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'strm_max_abs_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'strm_max_abs_ap_fadd_5_full_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 09:13:52 2021...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_strm_max_abs_top glbl -prj strm_max_abs.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s strm_max_abs -debug wave 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ip/xil_defaultlib/strm_max_abs_ap_fcmp_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ip/xil_defaultlib/strm_max_abs_ap_fmul_2_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ip/xil_defaultlib/strm_max_abs_ap_fadd_5_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_ap_fadd_5_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_strm_max_abs_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/AESL_axi_s_strm_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_regslice_both
INFO: [VRFC 10-311] analyzing module strm_max_abs_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/AESL_FPSim_pkg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACMP_fadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_fadd
INFO: [VRFC 10-311] analyzing module ACMP_fsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsub
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub
INFO: [VRFC 10-311] analyzing module ACMP_fmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_fmul
INFO: [VRFC 10-311] analyzing module ACMP_fdiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_fdiv
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_frecip
INFO: [VRFC 10-311] analyzing module ACMP_flog_comb
INFO: [VRFC 10-311] analyzing module ACMP_flog
INFO: [VRFC 10-311] analyzing module ACMP_fexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fexp
INFO: [VRFC 10-311] analyzing module ACMP_dadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadd
INFO: [VRFC 10-311] analyzing module ACMP_dsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsub
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub
INFO: [VRFC 10-311] analyzing module ACMP_dmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_dmul
INFO: [VRFC 10-311] analyzing module ACMP_ddiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_ddiv
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_drecip
INFO: [VRFC 10-311] analyzing module ACMP_dlog_comb
INFO: [VRFC 10-311] analyzing module ACMP_dlog
INFO: [VRFC 10-311] analyzing module ACMP_dexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dexp
INFO: [VRFC 10-311] analyzing module ACMP_fcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fcmp
INFO: [VRFC 10-311] analyzing module ACMP_dcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dcmp
INFO: [VRFC 10-311] analyzing module ACMP_fptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptosi
INFO: [VRFC 10-311] analyzing module ACMP_dptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptosi
INFO: [VRFC 10-311] analyzing module ACMP_sitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitofp
INFO: [VRFC 10-311] analyzing module ACMP_sitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitodp
INFO: [VRFC 10-311] analyzing module ACMP_fptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptoui
INFO: [VRFC 10-311] analyzing module ACMP_dptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptoui
INFO: [VRFC 10-311] analyzing module ACMP_uitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitofp
INFO: [VRFC 10-311] analyzing module ACMP_uitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitodp
INFO: [VRFC 10-311] analyzing module ACMP_fpext_comb
INFO: [VRFC 10-311] analyzing module ACMP_fpext
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strm_max_abs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ieee_FP_pkg/fixed_float_types_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ieee_FP_pkg/fixed_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ieee_FP_pkg/float_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/ieee_FP_pkg/aesl_fp_wrapper.vhd" into library ieee_proposed
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAddFSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAddDSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSP'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu200-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.strm_max_abs_ap_fadd_5_full_dsp_...
Compiling module xil_defaultlib.strm_max_abs_fadd_32ns_32ns_32_7...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.strm_max_abs_ap_fmul_2_max_dsp_3...
Compiling module xil_defaultlib.strm_max_abs_fmul_32ns_32ns_32_4...
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.strm_max_abs_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.strm_max_abs_fcmp_32ns_32ns_1_2_...
Compiling module xil_defaultlib.strm_max_abs_regslice_both(DataW...
Compiling module xil_defaultlib.strm_max_abs
Compiling module xil_defaultlib.fifo(DEPTH=262144,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_strm_out_V
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_strm_max_abs_top
Compiling module work.glbl
Built simulation snapshot strm_max_abs

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/xsim.dir/strm_max_abs/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 11 09:14:24 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/strm_max_abs/xsim_script.tcl
# xsim {strm_max_abs} -view {{strm_max_abs_dataflow_ana.wcfg}} -tclbatch {strm_max_abs.tcl} -protoinst {strm_max_abs.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file strm_max_abs.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_strm_max_abs_top/AESL_inst_strm_max_abs//AESL_inst_strm_max_abs_activity
Time resolution is 1 ps
open_wave_config strm_max_abs_dataflow_ana.wcfg
source strm_max_abs.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set shift_col_group [add_wave_group shift_col(wire) -into $coutputgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/shift_col_ap_vld -into $shift_col_group -color #ffff00 -radix hex
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/shift_col -into $shift_col_group -radix hex
## set shift_row_group [add_wave_group shift_row(wire) -into $coutputgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/shift_row_ap_vld -into $shift_row_group -color #ffff00 -radix hex
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/shift_row -into $shift_row_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set strm_out_group [add_wave_group strm_out(axis) -into $cinputgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/strm_out_V_TREADY -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/strm_out_V_TVALID -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/strm_out_V_TDATA -into $strm_out_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_start -into $blocksiggroup
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_done -into $blocksiggroup
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_idle -into $blocksiggroup
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_strm_max_abs_top/AESL_inst_strm_max_abs/ap_clk -into $clockgroup
## save_wave_config strm_max_abs.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "109000"
// RTL Simulation : 1 / 1 [100.00%] @ "875723000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 875736310 ps : File "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_abs.prj/solution1/sim/verilog/strm_max_abs.autotb.v" Line 321
run: Time (s): cpu = 00:00:39 ; elapsed = 00:02:06 . Memory (MB): peak = 2772.613 ; gain = 0.000 ; free physical = 14521 ; free virtual = 22024
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan 11 09:16:43 2021...
INFO: [COSIM 212-316] Starting C post checking ...
---------------------FFT 2D start 
======OUTPUT : row is  -255 col is 255
================================================================
---------------------Impulse test Passed Successfully.
================================================================
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2078.9 seconds. CPU system time: 6.18 seconds. Elapsed time: 2104.34 seconds; current allocated memory: 238.210 MB.
INFO: [HLS 200-112] Total CPU user time: 2148.46 seconds. Total CPU system time: 9.51 seconds. Total elapsed time: 2212.46 seconds; peak allocated memory: 234.018 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jan 11 09:32:30 2021...
egisters.
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_c_U(mdsp_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_fe_U0_U(mdsp_start_for_dummy_proc_fe_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'mdsp_mfft2_2d_fft1_input_M_value_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_mbkb_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.96 seconds; current allocated memory: 408.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mdsp.
INFO: [VLOG 209-307] Generating Verilog RTL for mdsp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54.29 seconds. CPU system time: 1.7 seconds. Elapsed time: 63.45 seconds; current allocated memory: 410.012 MB.
INFO: [HLS 200-1510] Running: cosim_design -rtl verilog -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_mdsp_util.cpp
   Compiling apatb_mdsp.cpp
   Compiling main_2d_fft_test.cpp_pre.cpp.tb.cpp
   Compiling fft_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_mdsp_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
---------------------FFT 2D start 
======OUTPUT : row is  -255 col is 255
================================================================
---------------------Impulse test Passed Successfully.
================================================================
The maximum depth reached by any of the 1 hls::stream() instances in the design is 0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.922 ; gain = 0.023 ; free physical = 14690 ; free virtual = 21803
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'mdsp_ap_fsub_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.938 ; gain = 43.016 ; free physical = 14572 ; free virtual = 21745
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mdsp_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mdsp_ap_fsub_5_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'mdsp_fft_syn_config1_32_32_512_1_1_s_core' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'cyclic_prefix_insertion' from 'false' to '0' has been ignored for IP 'mdsp_fft_syn_config1_32_32_512_1_1_s_core'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'memory_options_hybrid' from 'false' to '0' has been ignored for IP 'mdsp_fft_syn_config1_32_32_512_1_1_s_core'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mdsp_fft_syn_config1_32_32_512_1_1_s_core'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mdsp_fft_syn_config1_32_32_512_1_1_s_core'...
WARNING: [IP_Flow 19-4832] The IP name 'mdsp_ap_fadd_5_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mdsp_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mdsp_ap_fadd_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mdsp_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mdsp_ap_fmul_2_max_dsp_32'...
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 09:13:54 2021...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mdsp_top glbl -prj mdsp.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s mdsp -debug wave 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ip/xil_defaultlib/mdsp_ap_fsub_5_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_ap_fsub_5_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ip/xil_defaultlib/mdsp_ap_fadd_5_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_ap_fadd_5_full_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ip/xil_defaultlib/mdsp_ap_fmul_2_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_mfft2_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_mfft2_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w64_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w64_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w64_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_automem_in2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w16_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_config1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_config1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_data_copy_from_float_to_int64_config1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_data_copy_from_float_to_int64_config1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_start_for_data_copy_from_int64_to_float_config1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_start_for_data_copy_from_int64_to_float_config1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_start_for_data_copy_from_int64_to_float_config1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_config1_entry18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_config1_entry18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fsub_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fsub_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_multiply_traits_NoTranspose_NoTranspose_512_512_512_512_complex_float_complex_float_complex_float_complex_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_multiply_traits_NoTranspose_NoTranspose_512_512_512_512_complex_float_complex_float_complex_float_complex_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_start_for_fft_syn_config1_32_32_512_1_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_syn_config1_32_32_512_1_1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_syn_config1_32_32_512_1_1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w8_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w8_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w8_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_automem_matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_matrix_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_axi_s_strm_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_out_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_config1_Block_split48_proc15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_config1_Block_split48_proc15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_mifft_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_mifft_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mdsp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_syn_config1_32_32_512_1_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_syn_config1_32_32_512_1_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_FPSim_pkg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACMP_fadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_fadd
INFO: [VRFC 10-311] analyzing module ACMP_fsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsub
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_faddfsub
INFO: [VRFC 10-311] analyzing module ACMP_fmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_fmul
INFO: [VRFC 10-311] analyzing module ACMP_fdiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_fdiv
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_fsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_frsqrt
INFO: [VRFC 10-311] analyzing module ACMP_frecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_frecip
INFO: [VRFC 10-311] analyzing module ACMP_flog_comb
INFO: [VRFC 10-311] analyzing module ACMP_flog
INFO: [VRFC 10-311] analyzing module ACMP_fexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fexp
INFO: [VRFC 10-311] analyzing module ACMP_dadd_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadd
INFO: [VRFC 10-311] analyzing module ACMP_dsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsub
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub_comb
INFO: [VRFC 10-311] analyzing module ACMP_dadddsub
INFO: [VRFC 10-311] analyzing module ACMP_dmul_comb
INFO: [VRFC 10-311] analyzing module ACMP_dmul
INFO: [VRFC 10-311] analyzing module ACMP_ddiv_comb
INFO: [VRFC 10-311] analyzing module ACMP_ddiv
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_dsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt_comb
INFO: [VRFC 10-311] analyzing module ACMP_drsqrt
INFO: [VRFC 10-311] analyzing module ACMP_drecip_comb
INFO: [VRFC 10-311] analyzing module ACMP_drecip
INFO: [VRFC 10-311] analyzing module ACMP_dlog_comb
INFO: [VRFC 10-311] analyzing module ACMP_dlog
INFO: [VRFC 10-311] analyzing module ACMP_dexp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dexp
INFO: [VRFC 10-311] analyzing module ACMP_fcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_fcmp
INFO: [VRFC 10-311] analyzing module ACMP_dcmp_comb
INFO: [VRFC 10-311] analyzing module ACMP_dcmp
INFO: [VRFC 10-311] analyzing module ACMP_fptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptosi
INFO: [VRFC 10-311] analyzing module ACMP_dptosi_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptosi
INFO: [VRFC 10-311] analyzing module ACMP_sitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitofp
INFO: [VRFC 10-311] analyzing module ACMP_sitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_sitodp
INFO: [VRFC 10-311] analyzing module ACMP_fptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptoui
INFO: [VRFC 10-311] analyzing module ACMP_dptoui_comb
INFO: [VRFC 10-311] analyzing module ACMP_dptoui
INFO: [VRFC 10-311] analyzing module ACMP_uitofp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitofp
INFO: [VRFC 10-311] analyzing module ACMP_uitodp_comb
INFO: [VRFC 10-311] analyzing module ACMP_uitodp
INFO: [VRFC 10-311] analyzing module ACMP_fpext_comb
INFO: [VRFC 10-311] analyzing module ACMP_fpext
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc_comb
INFO: [VRFC 10-311] analyzing module ACMP_fptrunc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_mbkb_ram
INFO: [VRFC 10-311] analyzing module mdsp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_mbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_regslice_both
INFO: [VRFC 10-311] analyzing module mdsp_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_data_copy_from_int64_to_float_config1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_data_copy_from_int64_to_float_config1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_top_entry38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_top_entry38
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_automem_in1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_config1_Block_split4_proc14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_config1_Block_split4_proc14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_start_for_fft_config1_Block_split4_proc14_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_config1_Block_split4_proc14_U0_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_config1_Block_split4_proc14_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_start_for_dummy_proc_fe_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_start_for_dummy_proc_fe_U0_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_start_for_dummy_proc_fe_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_dummy_proc_fe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_dummy_proc_fe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fifo_w16_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d2_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_fifo_w16_d2_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_start_for_fft_config1_Block_split48_proc15_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_config1_Block_split48_proc15_U0_shiftReg
INFO: [VRFC 10-311] analyzing module mdsp_start_for_fft_config1_Block_split48_proc15_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/mdsp_mfft2_2d_fft1_input_M_value_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdsp_mfft2_2d_fft1_input_M_value_1_ram
INFO: [VRFC 10-311] analyzing module mdsp_mfft2_2d_fft1_input_M_value_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ieee_FP_pkg/fixed_float_types_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ieee_FP_pkg/fixed_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ieee_FP_pkg/float_pkg_c.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ieee_FP_pkg/aesl_fp_wrapper.vhd" into library ieee_proposed
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FAddFSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAdd'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DAddDSub'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DMul'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DDiv'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRSqrt'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DRecip'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DLog'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DExp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_FCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DCmp'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToUI'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToSP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_UIToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_SPToDP'
INFO: [VRFC 10-3107] analyzing entity 'AESL_WP_DPToSP'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ip/xil_defaultlib/mdsp_fft_syn_config1_32_32_512_1_1_s_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mdsp_fft_syn_config1_32_32_512_1_1_s_core'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [#UNDEF] Note: "in get_registers " [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]
WARNING: [#UNDEF] Note: "in get_registers " [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd:12499]
WARNING: [VRFC 10-3499] library name 'xfft_v9_1_5' of instantiated unit conflicts with visible identifier [/home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/ip/xil_defaultlib/mdsp_fft_syn_config1_32_32_512_1_1_s_core.vhd:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_5.xfft_v9_1_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_19.cmpy_v6_0_19_pkg
Compiling package floating_point_v7_0_18.floating_point_v7_0_18_consts
Compiling package floating_point_v7_0_18.floating_point_v7_0_18_exp_table...
Compiling package floating_point_v7_0_18.floating_point_v7_0_18_pkg
Compiling package xfft_v9_1_5.pkg
Compiling package xfft_v9_1_5.xfft_v9_1_5_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package floating_point_v7_0_18.floating_point_v7_0_18_viv_comp
Compiling package floating_point_v7_0_18.flt_utils
Compiling package xfft_v9_1_5.quarter_sin_tw_table
Compiling package xfft_v9_1_5.quarter2_sin_tw_table
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_18.vt2mutils
Compiling package floating_point_v7_0_18.vt2mcomps
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mdsp_mfft2_2d_fft1_input_M_value...
Compiling module xil_defaultlib.mdsp_mfft2_2d_fft1_input_M_value...
Compiling module xil_defaultlib.mdsp_fft_top_entry38
Compiling module xil_defaultlib.mdsp_dummy_proc_fe
Compiling module xil_defaultlib.mdsp_fft_config1_entry18
Compiling module xil_defaultlib.mdsp_fft_config1_Block_split4_pr...
Compiling module xil_defaultlib.mdsp_data_copy_from_float_to_int...
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_1_5.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_5.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_5.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=66,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=66,afull_t...]
Compiling architecture synth of entity xfft_v9_1_5.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_5.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.pipe_blank [\pipe_blank(c_xdevicefamily="vir...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.dist_mem [\dist_mem(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.pipe_blank [\pipe_blank(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture ram128x1d_v of entity unisim.RAM128X1D [ram128x1d_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.dist_mem [\dist_mem(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.subtracter [\subtracter(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_18.delay_s [\delay_s(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,length=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_0_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_18.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_18.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_0_18.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_0_18.floating_point_v7_0_18_viv [\floating_point_v7_0_18_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_5.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_1_5.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_5.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_5.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.twgen_distmem [\twgen_distmem(theta_width=8,twi...]
Compiling architecture xilinx of entity xfft_v9_1_5.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,amultsel="...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_19.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_v6_0_19_synth [\cmpy_v6_0_19_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_5.cmpy [\cmpy(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture synth of entity xfft_v9_1_5.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_5.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_5.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf [\r22_bf(c_xdevicefamily="virtexu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.twgen_distmem [\twgen_distmem(theta_width=6,twi...]
Compiling architecture xilinx of entity xfft_v9_1_5.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_19.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_v6_0_19_synth [\cmpy_v6_0_19_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_5.cmpy [\cmpy(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.twgen_distmem [\twgen_distmem(theta_width=4,twi...]
Compiling architecture xilinx of entity xfft_v9_1_5.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_19.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_v6_0_19_synth [\cmpy_v6_0_19_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_5.cmpy [\cmpy(c_xdevicefamily="virtexupl...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_5.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.twgen_distmem [\twgen_distmem(theta_width=2,twi...]
Compiling architecture xilinx of entity xfft_v9_1_5.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=27,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_19.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_19.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_19.cmpy_v6_0_19_synth [\cmpy_v6_0_19_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_5.cmpy [\cmpy(c_xdevicefamily="virtexupl...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_pe [\r22_pe(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_5.dpm [\dpm(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_busy [\r22_busy(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_sat [\cnt_sat(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_sat [\cnt_sat(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_sat [\cnt_sat(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_sat [\cnt_sat(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_sat [\cnt_sat(c_xdevicefamily="virtex...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_5.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_1_5.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_5.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.xfft_v9_1_5_d [\xfft_v9_1_5_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_5.xfft_v9_1_5_core [\xfft_v9_1_5_core(c_xdevicefamil...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=16,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_0_18.norm_zero_det [\norm_zero_det(data_width=12,nor...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=37)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_18.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_18.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_18.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_0_18.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_0_18.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_18.shift_msb_first [\shift_msb_first(a_width=37,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_0_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_18.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_0_18.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_18.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_18.floating_point_v7_0_18_viv [\floating_point_v7_0_18_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_5.adder [\adder(c_xdevicefamily="virtexup...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_1_5.logic_gate [\logic_gate(c_xdevicefamily="vir...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_5.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_5.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_1_5.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_5.xfft_v9_1_5_fp [\xfft_v9_1_5_fp(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_5.xfft_v9_1_5_core [\xfft_v9_1_5_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_5.xfft_v9_1_5_viv [\xfft_v9_1_5_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_5.xfft_v9_1_5 [\xfft_v9_1_5(c_xdevicefamily="vi...]
Compiling architecture mdsp_fft_syn_config1_32_32_512_1_1_s_core_arch of entity xil_defaultlib.mdsp_fft_syn_config1_32_32_512_1_1_s_core [mdsp_fft_syn_config1_32_32_512_1...]
Compiling module xil_defaultlib.mdsp_fft_syn_config1_32_32_512_1...
Compiling module xil_defaultlib.mdsp_data_copy_from_int64_to_flo...
Compiling module xil_defaultlib.mdsp_fft_config1_Block_split48_p...
Compiling module xil_defaultlib.mdsp_fifo_w16_d2_S_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w16_d2_S
Compiling module xil_defaultlib.mdsp_fifo_w16_d1_S_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w16_d1_S
Compiling module xil_defaultlib.mdsp_fifo_w64_d1_S_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w64_d1_S
Compiling module xil_defaultlib.mdsp_fifo_w8_d1_S_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w8_d1_S
Compiling module xil_defaultlib.mdsp_start_for_fft_config1_Block...
Compiling module xil_defaultlib.mdsp_start_for_fft_config1_Block...
Compiling module xil_defaultlib.mdsp_start_for_fft_syn_config1_3...
Compiling module xil_defaultlib.mdsp_start_for_fft_syn_config1_3...
Compiling module xil_defaultlib.mdsp_start_for_data_copy_from_in...
Compiling module xil_defaultlib.mdsp_start_for_data_copy_from_in...
Compiling module xil_defaultlib.mdsp_start_for_fft_config1_Block...
Compiling module xil_defaultlib.mdsp_start_for_fft_config1_Block...
Compiling module xil_defaultlib.mdsp_fft_config1_s
Compiling module xil_defaultlib.mdsp_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w1_d2_S
Compiling module xil_defaultlib.mdsp_fifo_w16_d2_S_x_shiftReg
Compiling module xil_defaultlib.mdsp_fifo_w16_d2_S_x
Compiling module xil_defaultlib.mdsp_start_for_dummy_proc_fe_U0_...
Compiling module xil_defaultlib.mdsp_start_for_dummy_proc_fe_U0
Compiling module xil_defaultlib.mdsp_fft_top
Compiling module xil_defaultlib.mdsp_mfft2_2d
Compiling module xil_defaultlib.mdsp_mifft_2d
Compiling module xil_defaultlib.mdsp_matrix_multiply_alt2_NoTran...
Compiling module xil_defaultlib.mdsp_matrix_multiply_alt2_NoTran...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu200-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mdsp_ap_fsub_5_full_dsp_32
Compiling module xil_defaultlib.mdsp_fsub_32ns_32ns_32_7_full_ds...
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mdsp_ap_fadd_5_full_dsp_32
Compiling module xil_defaultlib.mdsp_fadd_32ns_32ns_32_7_full_ds...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mdsp_ap_fmul_2_max_dsp_32
Compiling module xil_defaultlib.mdsp_fmul_32ns_32ns_32_4_max_dsp...
Compiling module xil_defaultlib.mdsp_matrix_multiply_alt2_NoTran...
Compiling module xil_defaultlib.mdsp_regslice_both(DataWidth=64)
Compiling module xil_defaultlib.mdsp
Compiling module xil_defaultlib.AESL_automem_in1
Compiling module xil_defaultlib.AESL_automem_in2
Compiling module xil_defaultlib.AESL_automem_matrix_mult
Compiling module xil_defaultlib.fifo(DEPTH=262144,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_strm_out_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mdsp_top
Compiling module work.glbl
Built simulation snapshot mdsp

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hao/wrk/my_vitis/my_insar/prj_02/prj_insar.prj/solution1/sim/verilog/xsim.dir/mdsp/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 11 09:15:52 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mdsp/xsim_script.tcl
# xsim {mdsp} -view {{mdsp_dataflow_ana.wcfg}} -tclbatch {mdsp.tcl} -protoinst {mdsp.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file mdsp.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp//AESL_inst_mdsp_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_multiply_traits_NoTranspose_NoTranspose_512_512_512_512_complex_float_complex_float_complex_float_complex_float_s_fu_126/grp_matrix_multiply_alt2_NoTranspose_NoTranspose_512_512_512_512_512_512_matrix_multiply_traits_NoTranspose_NoTranspose_512_512_512_512_complex_float_complex_float_complex_float_complex_float_s_fu_126_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/dummy_proc_fe_U0/dummy_proc_fe_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/data_copy_from_float_to_int64_config1_U0/data_copy_from_float_to_int64_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/data_copy_from_int64_to_float_config1_U0/data_copy_from_int64_to_float_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/fft_config1_Block_split48_proc15_U0/fft_config1_Block_split48_proc15_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/fft_config1_Block_split4_proc14_U0/fft_config1_Block_split4_proc14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/fft_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/fft_config1_entry18_U0/fft_config1_entry18_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_config1_U0/fft_syn_config1_32_32_512_1_1_U0/fft_syn_config1_32_32_512_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/fft_top_entry38_U0/fft_top_entry38_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_364/grp_fft_top_fu_364_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/dummy_proc_fe_U0/dummy_proc_fe_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/data_copy_from_float_to_int64_config1_U0/data_copy_from_float_to_int64_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/data_copy_from_int64_to_float_config1_U0/data_copy_from_int64_to_float_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/fft_config1_Block_split48_proc15_U0/fft_config1_Block_split48_proc15_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/fft_config1_Block_split4_proc14_U0/fft_config1_Block_split4_proc14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/fft_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/fft_config1_entry18_U0/fft_config1_entry18_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_config1_U0/fft_syn_config1_32_32_512_1_1_U0/fft_syn_config1_32_32_512_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/fft_top_entry38_U0/fft_top_entry38_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_fft_top_fu_378/grp_fft_top_fu_378_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mfft2_2d_fu_78/grp_mfft2_2d_fu_78_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/dummy_proc_fe_U0/dummy_proc_fe_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/data_copy_from_float_to_int64_config1_U0/data_copy_from_float_to_int64_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/data_copy_from_int64_to_float_config1_U0/data_copy_from_int64_to_float_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/fft_config1_Block_split48_proc15_U0/fft_config1_Block_split48_proc15_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/fft_config1_Block_split4_proc14_U0/fft_config1_Block_split4_proc14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/fft_config1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/fft_config1_entry18_U0/fft_config1_entry18_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_config1_U0/fft_syn_config1_32_32_512_1_1_U0/fft_syn_config1_32_32_512_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/fft_top_entry38_U0/fft_top_entry38_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_fft_top_fu_253/grp_fft_top_fu_253_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mdsp_top/AESL_inst_mdsp/grp_mifft_2d_fu_106/grp_mifft_2d_fu_106_activity
Time resolution is 1 ps
open_wave_config mdsp_dataflow_ana.wcfg
source mdsp.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_mdsp_top/AESL_inst_mdsp/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set matrix_mult_group [add_wave_group matrix_mult(memory) -into $cinoutgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_d1 -into $matrix_mult_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_we1 -into $matrix_mult_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_ce1 -into $matrix_mult_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_address1 -into $matrix_mult_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_q0 -into $matrix_mult_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_ce0 -into $matrix_mult_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/matrix_mult_address0 -into $matrix_mult_group -radix hex
## set in2_group [add_wave_group in2(memory) -into $cinoutgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_d1 -into $in2_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_we1 -into $in2_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_ce1 -into $in2_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_address1 -into $in2_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_q0 -into $in2_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_ce0 -into $in2_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in2_address0 -into $in2_group -radix hex
## set in1_group [add_wave_group in1(memory) -into $cinoutgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_d1 -into $in1_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_we1 -into $in1_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_ce1 -into $in1_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_address1 -into $in1_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_q0 -into $in1_group -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_ce0 -into $in1_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/in1_address0 -into $in1_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set strm_out_group [add_wave_group strm_out(axis) -into $coutputgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/strm_out_V_TREADY -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/strm_out_V_TVALID -into $strm_out_group -color #ffff00 -radix hex
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/strm_out_V_TDATA -into $strm_out_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_start -into $blocksiggroup
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_done -into $blocksiggroup
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_idle -into $blocksiggroup
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mdsp_top/AESL_inst_mdsp/ap_clk -into $clockgroup
## save_wave_config mdsp.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "109000"
