hmLoadTopic({
hmKeywords:"",
hmTitle:"15.10 SMP Visibility Guarantees",
hmDescription:"In SMP systems, each CPU has independent write buffers managed by the WriteBufferManager. Barriers coordinate global visibility through the MemoryBarrierCoordinator. The CBox...",
hmPrevLink:"15_9-memory-barrier-coordinati.html",
hmNextLink:"15_11-memory-fault-handling.html",
hmParentLink:"chapter-15---memory-system-imp.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-15---memory-system-imp.html\">Chapter 15 – Memory System Implementation Details<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 15 – Memory System Implementation Details > 15.10 SMP Visibility Guarantees",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">15.10 SMP Visibility Guarantees<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">In SMP systems, each CPU has independent write buffers managed by the <span class=\"f_CodeExample\">WriteBufferManager<\/span>. Barriers coordinate global visibility through the <span class=\"f_CodeExample\">MemoryBarrierCoordinator<\/span>. The CBox orchestrates cross-CPU ordering by initiating barrier sequences that require all active CPUs to acknowledge before releasing the initiating CPU\'s pipeline.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">No CPU may observe reordered writes past a completed barrier. No CPU may observe stale values after a barrier completes and all write buffers have drained. IPIs may be used for global synchronization to notify remote CPUs of pending barriers.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The barrier coordinator tracks per-barrier state: <span class=\"f_CodeExample\">participatingCpus<\/span> (total count), <span class=\"f_CodeExample\">acknowledgedCpus<\/span> (atomic counter), <span class=\"f_CodeExample\">initiatingCpu<\/span> (the CPU that started the barrier), and <span class=\"f_CodeExample\">barrierInProgress<\/span> (global flag). A barrier completes when <span class=\"f_CodeExample\">acknowledgedCpus == participatingCpus<\/span>.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"11_3-memory-model-invariants.html\" class=\"topiclink\">11.3 Memory Model Invariants<\/a>; coreLib\/IPI_core.h – Inter-processor interrupt definitions.<\/span><\/p>\n\r"
})
