[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SY87701ALHG production of MICROCHIP TECHNOLOGY from the text:SY87701AL\n1Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690DESCRIPTION FEATURESSY87701AL\nIIndustrial temperature range (–40 °C to +85°C)\nI3.3V power supply\nIClock and data recovery from 28Mbps up to 1.3Gbps\nNRZ data stream, clock generation from 28Mbps to1.3Gbps\nIComplies with Bellcore, ITU/CCITT and ANSI\nspecifications for applications such as OC-1, OC-3,OC-12, ATM, FDDI, Fibre Channel and GigabitEthernet as well as proprietary applications\nITwo on-chip PLLs: one for clock generation and\nanother for clock recovery\nISelectable reference frequencies\nIDifferential PECL high-speed serial I/O\nILine receiver input: no external buffering needed\nILink fault indication\nI100k ECL compatible I/O\nILower power:  fully compatible with Micrel\'s\nSY87701V, but with 30% less power\nIAvailable in 32-pin EPAD-TQFP and 28-pin SOIC\npackages (28-pin SOIC is available, but NOTrecommended for new designs.)The SY87701AL is a complete Clock Recovery and\nData Retiming integrated circuit for data rates from28Mbps up to 1.3Gbps NRZ. The device is ideally suitedfor SONET/SDH/ATM and Fibre Channel applications andother high-speed data transmission systems.\nClock recovery and data retiming is performed by\nsynchronizing the on-chip VCO directly to the incomingdata stream. The VCO center frequency is controlled bythe reference clock frequency and the selected divideratio. On-chip clock generation is performed through theuse of a frequency multiplier PLL with a byte rate sourceas reference.\nThe SY87701AL also includes a link fault detection\ncircuit.\nAll support documentation can be found on Micrel’s web\nsite at: www.micrel.com.3.3V 28Mbps to 1.3GbpsAnyRate\n® Clock and Data Recovery\nAPPLICATIONS\nISONET/SDH/ATM OC-1, OC-3, OC-12, OC-24\nIFibre Channel, Escon, SMPTE 259\nIGigabit Ethernet/Fast Ethernet\nIProprietary architecture up to 1.3Gbps\nPHASE\nDETECTOR\nPHASE/\nFREQUENCY\nDETECTORCHARGE\nPUMPVCOCHARGE\nPUMPVCO\nLINK\nFAULT\nDETECTOR\nDIVIDER\nBY 8, 10, 16, 20REFCLKCDRDINNRDINPPLLR P/N\nCLKSELRDOUTP\nRCLKP\nRCLKNRDOUTN\nLFIN\nFREQSEL 1/2/3 PLLS P/N DIVSEL 1/2SY87701ALTCLKP\nTCLKN\nVCC\nVCCA\nVCCO\nGND1\n0(PECL)\n(PECL)\n(TTL)\n(TTL)(PECL)(TTL)(PECL)(PECL)\n(TTL) (TTL)0\n1\nPHASE/\nFREQUENCY\nDETECTORBLOCK DIAGRAM\nAnyRate is a registered trademark of Micrel, Inc.\nRev.:  G Amendment: /0\nIssue Date: August 2007\nSY87701AL\n2Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690PACKAGE/ORDERING INFORMATION\nPLLSP TCLKN 18 11\nPLLSN CLKSEL 17 12\nGNDA PLLRP 16 13\nGND PLLRN 15 141VCCA\nLFIN\nDIVSEL1\nRDINP\nRDINN\nFREQSEL1\nREFCLK\nFREQSEL2FREQSEL3\nN/C28 VCC\nCDDIVSEL2RDOUTPRDOUTNVCCORCLKPRCLKNVCCOTCLKP27\n26252423222120192\n3456789\n10\n28-Pin SOIC (Z28-1)\nVCCVCCAVCCALFINDIVSEL1\nVCC\nCD\nDIVSEL2GNDGNDGNDAPLLSNPLLSP\nPLLRN\nPLLRP\nCLKSELRDOUTP\nRDOUTN\nVCCORCLKPRCLKNVCCOTCLKP\nTCLKNNC\nRDINP\nRDINN\nFREQSEL1\nREFCLK\nFREQSEL2\nFREQSEL3\nNC32 31 30 2928272625\n9101112131415161\n23456\n7\n824\n2322212019\n18\n17\n32-Pin EPAD TQFP (H32-1)Ordering Information\nPackage Operating Package Lead\nPart Number Type Range Marking Finish\nSY87701ALZI Z28-1 Industrial SY87701ALZI Sn-Pb\nSY87701ALHI H32-1 Industrial SY87701ALHI Sn-Pb\nSY87701ALZG Z28-1 Industrial SY87701ALZG with Pb-Free\nPb-Free bar-line indicator NiPdAu\nSY87701ALHG(1)H32-1 Industrial SY87701ALHG with Pb-Free\nPb-Free bar-line indicator NiPdAu\nNote:\n1. Pb-Free package recommended for new designs.\nSY87701AL\n3Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690Pin Number Pin Number\nSOIC TQFP Pin Name Pin Function\n4 2 RDINP Serial Data Input (Differential PECL): These built-in line receiver inputs are\n5 3 RDINN connected to the differential receive serial data stream. An internal receive  PLL\nrecovers the embedded clock (RCLK) and data (RDOUT) information. Theincoming data rate can be within one of eight frequency ranges depending on the\nstate of the FREQSEL pins. See “Frequency Selection ” table.\n7 5 REFCLK Reference Clock (TTL Inputs): This input is used as the reference for the internal\nfrequency synthesizer and the “training” frequency for the receiver PLL to keep it\ncentered in the absence of data coming in on the RDIN inputs.\n27 26 CD Carrier Detect (PECL Input): This input controls the recovery function of the\nReceive PLL and can be driven by the carrier detect output of optical modules orfrom external transition detection circuitry. When this input is HIGH the input datastream (RDIN) is recovered normally by the Receive PLL. When this input is LOWthe data on the inputs RDIN will be internally forced to a constant LOW, the dataoutputs RDOUT will remain LOW, the Link Fault Indicator output LFIN forced LOWand the clock recovery PLL forced to look onto the clock frequency generated from\nREFCLK.\n6 4 FREQSEL1 Frequency Select (TTL Inputs): These inputs select the output clock frequency\n8 6 FREQSEL2 range as shown in the “Frequency Selection ” table.\n9 7 FREQSEL3\n3 32 DIVSEL1 Divider Select (TTL Inputs): These inputs select the ratio between the output clock\n26 25 DIVSEL2 frequency (RCLK/TCLK) and the REFCLK input frequency as shown in the\n“Reference Frequency Selection ” table.\n17 16 CLKSEL Clock Select (TTL Inputs): This input is used to select either the recovered clock\nof the receiver PLL (CLKSEL=HIGH) or the clock of the frequency synthesizer\n(CLKSEL=LOW) to the TCLK outputs.\n2 31 LFIN Link Fault Indicator (TTL Output): This output indicates the status of the input data\nstream RDIN. Active HIGH signal is indicating when the internal clock recoveryPLL has locked onto the incoming data stream. LFIN will go HIGH if CD is HIGH\nand RDIN is within the frequency range of the Receive PLL (1000ppm).\n25 24 RDOUTP Receive Data Output (Differential PECL): These ECL 100k outputs represent the\n24 23 RDOUTN recovered data from the input data stream (RDIN). This recovered data is specified\nagainst the rising edge of RCLK. These outputs must be terminated with 50 Ω to\nVCC–2 or equivalent. Thhis applies even if these outputs are not used.\n22 21 RCLKP Clock Output (Differential PECL): These ECL 100k outputs represent the\n21 20  RCLKN recovered clock used to sample the recovered data (RDOUT).19 18 TCLKP Clock Output (Differential PECL): These ECL 100k outputs represent either the\n18 17 TCLKN recovered clock (CLKSEL=HIGH) used to sample the recovered data (RDOUT) or\nthe transmit clock of the frequency synthesizer (CLKSEL=LOW). These outputsmust be terminated with 50 Ω toV\nCC–2 or equivalent. This applies even if these\noutputs are not used.\n11 9 PLLSP Clock Synthesis PLL Loop Filter. External loop filter pins for the clock synthesis\n12 10  PLLSN PLL.16 15 PLLRP Clock Recovery PLL Loop Filter. External loop filter pins for the receiver PLL.\n15 14 PLLRN\n28 27, 28, VCC Supply Voltage(1)\n1 29, 30 VCCA Analog Supply Voltage(1)\n20, 23 19, 22 VCCOOutput Supply Voltage(1)\n13, 14 12, 13 GND Ground\n10 1, 8 NC No Connect\n13 11 GNDA Analog Ground\nNote:\n1. VCC, VCCA, VCCO must be the same value.PIN DESCRIPTIONS\nSY87701AL\n4Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690FUNCTIONAL DESCRIPTION\nClock Recovery\nClock Recovery, as shown in the block diagram,\ngenerates a clock that is at the same frequency as theincoming data bit rate at the Serial Data input. The clock isphase aligned by a PLL so that it samples the data in thecenter of the data eye pattern.\nThe phase relationship between the edge transitions of\nthe data and those of the generated clock are compared bya phase/frequency detector. Output pulses from the detectorindicate the required direction of phase correction. Thesepulses are smoothed by an integral loop filter. The output ofthe loop filter controls the frequency of the Voltage ControlledOscillator (VCO), which generates the recovered clock.\nFrequency stability without incoming data is guaranteed\nby an alternate reference input (REFCLK) that the PLL locksonto when data is lost. If the Frequency of the incomingsignal varies by greater than approximately 1000ppm withrespect to the synthesizer frequency, then PLL will bedeclared out of lock, and the PLL will lock to the referenceclock.\nThe loop filter transfer function is optimized to enable the\nPLL to track the jitter, yet tolerate the minimum transitiondensity expected in a received SONET data signal. Thistransfer function yields a 30 µs data stream of continuous\n1\'s or 0\'s for random incoming NRZ data.\nThe total loop dynamics of the clock recovery PLL\nprovides jitter tolerance which is better than the specifiedtolerance in GR-253-CORE.Lock Detect\nThe SY87701AL contains a link fault indication circuit\nthat monitors the integrity of the serial data input. If therecovered serial data from RDIN is at the correct data rate(within 1000ppm of the synthesizer frequency), the LinkFault Indicator (LFIN) output will be asserted HIGH indicatingan in-lock condition and will remain HIGH as long as thiscondition is met.\nIn the event that the recovered serial data is not at the\ncorrect data rate (greater than 1000ppm difference from thesynthesizer frequency), then LFIN output will go LOWindicating an out-of-lock condition. This condition will forcethe Clock and Data Recovery PLL (CDR) to lock onto thesynthesizer frequency until it is within the correct frequencyrange (less than 1000ppm difference from the synthesizerfrequency). Once the CDR is within the correct frequencyrange it will again lock onto the RDIN input.\nDuring the interval when the CDR is not locked onto the\nRDIN input, the LFIN output will not be a static LOW, butwill be changing.\nSY87701AL\n5Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690CHARACTERISTICS\nPerformance\nThe SY87701AL PLL complies with the jitter specifications\nproposed for SONET/SDH equipment defined by the BellcoreSpecifications: GR-253-CORE, Issue 2, December 1995 andITU-T Recommendations: G.958 document, when used withdifferential inputs and outputs.\nInput Jitter Tolerance\nInput jitter tolerance is defined as the peak-to-peak\namplitude of sinusoidal jitter applied on the input signal thatcauses an equivalent 1dB optical/electrical power penalty.SONET input jitter tolerance requirement condition is theinput jitter amplitude which causes an equivalent of 1dBpower penalty.\nFigure 1. Input Jitter Tolerance\nOC/STS-N f0 f1 f2 f3 ft\nLevel (Hz)  (Hz)  (Hz)  (kHz)  (kHz)\n3 10 30 300 6.5 65\n12 10 30 300 25 25015\n1.5\n0.40\nf0 f1 f2 f4 ftSinusoidal Input Jitter  Amplitude(UI p-p)\nFrequency-20dB/decade\n-20dB/decadeA\nFigure 2. Jitter TransferOC/STS-N fc P\nLevel  (kHz)  (dB)\n3 130 0.1\n12 225 0.10.1\n-20\nfcJitter Transfer (dB)\nFrequency-20dB/decade\nAcceptable\nRangeJitter Transfer\nJitter transfer function is defined as the ratio of jitter on\nthe output OC-N/STS-N signal to the jitter applied on theinput OC-N/STS-N signal versus frequency. Jitter transferrequirements are shown in Figure 2.\nJitter Generation\nThe jitter of the serial clock and serial data outputs shall\nnot exceed .01 U.I. rms when a serial data input with nojitter is presented to the serial data inputs.\nSY87701AL\n6Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690FREQUENCY SELECTION TABLE\nFREQSEL1 FREQSEL2 FREQSEL3 fVCO/fRCLK fRCLK Data Rates (Mbps)\n0 0 0 1 650 - 1300\n0 0 1 2 325 - 650\n0 1 0 4 163 - 325\n0 1 1 6 109 - 216\n1 0 0 8 82 - 162\n1 0 1 12 55 - 108\n1 1 0 16 41 - 81\n1 1 1 24 28 - 54\nDIVSEL1 DIVSEL2 fRCLK/fREFCLK\n00 8\n011 0\n101 6\n112 0REFERENCE FREQUENCY SELECTION LOOP FILTER COMPONENTS(1)\nR5 C3\nPLLSP PLLSN\nWide Range\nR6 = 680 Ω\nC4 = 1.0 µF (X7R Dielectric)R6 C4\nPLLRP PLLRN\nNote:\n1. Suggested Values.  Values may vary for different applications.Wide Range\nR5 = 350 Ω\nC3 = 1.0 µF (X7R Dielectric)\nSY87701AL\n7Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690Absolute Maximum Ratings(1)\nSupply Voltage (VCC).................................. –0.5V to +4.0V\nInput Voltage (VIN) ......................................... –0.5V to VCC\nOutput Current (IOUT)\nContinuous.............................................................50mASurge....................................................................100mA\nLead Temperature (soldering, 20 sec.).....................260 °C\nStorage Temperature (T\nS) ....................... –65°C to +150 °COperating Ratings(2)\nSupply Voltage (VCC)..............................+3.15V to +3.45V\nAmbient Temperature (TA)......................... –40°C to +85 °C\nPackage Thermal Resistance(3)\nSOIC (θJA)(4)..................................................................... 80°C/W\nEPAD TQFP (θJA)(5)\n0lfpm airflow .................................................27.6 °C/W\n200lfpm airflow .............................................22.6 °C/W\n500lfpm airflow .............................................20.7 °C/W\nSymbol Parameter Condition Min Typ Max Units\nVCCPower Supply Voltage 3.15 3.3 3.45 V\nICC Power Supply Current 120 160 mADC ELECTRICAL CHARACTERISTICS\nVCC = VCCO = VCCA = 3.3V ±5%; TA = –40°C to +85 °C; unless noted.\nSymbol Parameter Condition Min Typ Max Units\nVIH Input HIGH Voltage VCC –1.165 VCC –0.880 V\nVILInput LOW Voltage VCC –1.810 VCC –1.475 V\nVOH Output HIGH Voltage 50 Ω to VCC –2V VCC –1.075 VCC –0.830 V\nVOL Output LOW Voltage 50 Ω to VCC –2V VCC –1.860 VCC –1.570 V\nIIL Input LOW Current VIN = VIL(min) 0.5 µAPECL 100K DC ELECTRICAL CHARACTERISTICS\nVCC = VCCO = VCCA = 3.3V ±5%; TA = –40°C to +85 °C; unless noted.\nSymbol Parameter Condition Min Typ Max Units\nVIH Input HIGH Voltage 2.0 VCCV\nVIL Input LOW Voltage 0.8 V\nVOH Output HIGH Voltage IOH  = –0.4mA 2.0 V\nVOL Output LOW Voltage IOL  = 4mA 0.5 V\nIIHInput HIGH Current VIN = 2.7V, VCC = max. –175 µA\nVIN = VCC,  VCC = max. +100 µA\nIIL Input LOW Current VIN = 0.5V, VCC = max. –300 µA\nIOS Output Short Circuit Current VOUT = 0V (maximum 1 sec) –15 –100 mA\nNotes:\n1. Permanent device damage may occur if “Absolute Maximum Ratings ” are exceeded.  This is a stress rating only and functional operation is not\nimplied at conditions other than those detailed in the operational sections of this data sheet. Exposure to “Absolute Maximum Ratings ” conditions for\nextended periods may affect device reliability.\n2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.\n3. Airflow of 500lfpm recommended for 28-pin SOIC.4. 28-pin SOIC package is NOT recommended for new designs.\n5. Using JEDEC standard test boards with die attach pad soldered to PCB. See www.amkor.com for additional package details.TTL DC ELECTRICAL CHARACTERISTICS\nSY87701AL\n8Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690tCPWLtCPWH\nRDOUTRCLKREFCLK\ntODCtODC\ntSKEW\ntDV tDHTIMING WAVEFORMSVCC = VCCO = VCCA = 3.3V ±5%; TA = –40°C to +85 °C; unless noted.\nSymbol Parameter Condition Min Typ Max Units\nfVCOVCO Center Frequency fREFCLK × Byte Rate 625 1300 MHz\n∆fVCOVCO Center Frequency Tolerance Nominal 5 %\ntACQAcquisition Lock Time 15 µs\ntCPWH REFCLK Pulse Width HIGH 3 ns\ntCPWL REFCLK Pulse Width LOW 3 ns\ntirREFCLK Input Rise Time 0.5 2 ns\ntODCOutput Duty Cycle (RCLK/TCLK) 45 55 % of UI\ntr, tf ECL Output Rise/Fall Time 50 Ω to VCC –2V 100 500 ps\n(20% to 80%)\ntSKEW Recovered Clock Skew –200 +200 ps\ntDV Data Valid 1/(2×fRCLK) – 200 ps\ntDH Data Hold 1/(2×fRCLK) – 200 psAC ELECTRICAL CHARACTERISTICS\nSY87701AL\n9Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690APPLICATION EXAMPLE AC-COUPLED I/O\nR13\n182Ω\nSMA4R12\n182Ω\nC27\n0.01µFC13\n0.01µFC14\n0.01µF 1\n23456\n7\n824\n23\n22\n21\n20\n19\n18\n17NC\nRDINPRDINNFREQSEL1REFCLKFREQSEL2FREQSEL3NCRDOUTP\nRDOUTN\nVCCO\nRCLKP\nRCLKN\nVCCO\nTCLKP\nTCLKN\n91011 12 13 14 15 16PLLSP\nPLLSN\nGNDA\nGNDGNDPLLRNPLLRPCLKSEL32 31 30 29 28 27 26 25Q1\n2N2222ALEDD1\nR1\n350ΩC1\n1µFR2\n680Ω C11\n1µFDIVSEL1\nLFIN\nVCCA\nVCCA\nVCCVCC\nCD\nDIVSEL2\nFREQSEL1\nFREQSEL2\nFREQSEL3R26\n82Ω\nR24\n130ΩR23\n130ΩR25\n82Ω\nC18\n0.01µFC19\n0.01µFVCC\nVEEVCCA\nDIVSEL2\nC15\n0.01µFR14\n182Ω\nC12\n0.01µFR11\n182Ω VCCO\nR28\n182ΩC28\n0.01µFR29\n182ΩVCCGND\nIN1IN0VCC/Q1\nQ1\n/Q\nQ0U2\nSY89322V\nU1\nSY87701ALVEEVCCIN0VEE\nVEEVCC\nR22\n12.1kΩR21\n130Ω\nVEER16\n182Ω\nR32\n182ΩC29\n0.01µFR30\n182ΩSMA10\nSMA9\nSMA7SMA8\nSMA6\nSMA5VEE\nC5\n0.01µFC1\n6.8µFVCCAVCCA\nJ2\nC7\n0.01µFC6\n6.8µFVCCVCCA\nJ3\nC31\n0.01µFC30\n6.8µFVCCOVCCA\nJ6\nC9\n0.01µFC8\n6.8µFVEEVCCA\nJ4GND\nJ5CLKSELR15\n182Ω\nPin 11\nPin 12Pin 13C24\n0.1µF\nC25\n0.1µF\nC26\n0.1µFV\nEEPin 19\nPin 22C21\n0.1µF\nC22\n0.1µFVCCO\nPin 27 C20\n0.1µFVCCPin 30 C23\n0.1µFVCCADIP\nswitch\nVEECD\nFREQSEL1\nFREQSEL2\nFREQSEL3\nDIVSEL1\nDIVSEL2\nCLKSELR101kR9\n1kR8\n1kR7\n1kR6\n1kR5\n1kR3\n1kV\nCC\nR27\n1k\nSMA1\nSMA2\nSMA3\nR31\n50ΩDIVSEL1\nSY87701AL\n10Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690APPLICATION EXAMPLE DC-COUPLED I/O\n1\n23456\n7\n824\n23\n22\n21\n20\n19\n18\n17NC\nRDINPRDINNFREQSEL1REFCLKFREQSEL2FREQSEL3NCRDOUTP\nRDOUTN\nVCCO\nRCLKP\nRCLKN\nVCCO\nTCLKP\nTCLKN\n91011 12 13 14 15 16PLLSP\nPLLSN\nGNDA\nGNDGNDPLLRNPLLRPCLKSEL32 31 30 29 28 27 26 25Q1\n2N2222ALEDD1\nR1\n350ΩC1\n1µFR2\n680Ω C11\n1µFDIVSEL1\nLFIN\nVCCA\nVCCA\nVCCVCC\nCD\nDIVSEL2\nFREQSEL1\nFREQSEL2\nFREQSEL3VCCA\nDIVSEL2\nVCCOVCCGND\nIN1IN0VCC/Q1\nQ1\n/Q\nQ0U2\nSY89322V\nU1\nSY87701ALVEEVCCIN0VEE\nVEEVCC\nR22\n12.1kΩR21\n130Ω\nVEER16\n182Ω\nR32\n182ΩC29\n0.01µFR30\n182ΩSMA10\nSMA9\nSMA7\nSMA4SMA8\nSMA6\nSMA5VEE\nC5\n0.01µFC1\n6.8µFVCCAVCCA\nJ2\nC7\n0.01µFC6\n6.8µFVCCVCCA\nJ3\nC31\n0.01µFC30\n6.8µFVCCOVCCA\nJ6\nC9\n0.01µFC8\n6.8µFVEEVCCA\nJ4GND\nJ5CLKSELR15\n182Ω\nPin 11\nPin 12Pin 13C24\n0.1µF\nC25\n0.1µF\nC26\n0.1µFV\nEEPin 19\nPin 22C21\n0.1µF\nC22\n0.1µFVCCO\nPin 27 C20\n0.1µFVCCPin 30 C23\n0.1µFVCCADIP\nswitch\nVEECD\nFREQSEL1\nFREQSEL2\nFREQSEL3\nDIVSEL1\nDIVSEL2\nCLKSELR101kR9\n1kR8\n1kR7\n1kR6\n1kR5\n1kR3\n1kV\nCC\nR27\n1k\nSMA1\nSMA2\nSMA3\nR31\n50ΩDIVSEL1\nSY87701AL\n11Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690BILL OF MATERIALS (AC-COUPLED)\nItem Part Number Manufacturer Description Qty\nC6 293D685X0025B2T Vishay(1) 6.8µF, 25V, Tantalum Capacitor, Size B 1\nC7 VJ1206Y103JXJAT Vishay(1)0.01µF, X7R, Ceramic Capacitor, Size 1206 1\nC10, C11 VJ0603Y105JXJAT Vishay(1)1.0µF, X7R, Ceramic Capacitor, Size 0603 2\nC12, C13, C14, VJ0402Y104JXJAT Vishay(1) 0.1µF, X7R, Ceramic Capacitor, Size 0402 8\nC15, C18, C19,\nC27, C28\nC20, C21, C22, VJ0402Y104JXJAT Vishay(1) 0.01µF, X7R, Ceramic Capacitor, Size 0603 7\nC23, C24, C25,\nC26\nD1 P301-ND Panasonic(2)LED, T-1 3/4, Red Clear 1\nD2 P300-ND/P301-ND Vishay(1)T-1 3/4 Red LED 1\nJ2, J3, J4, J6 111-0702-001 Johnson Red, Insulated Thumb Nut Binding Post 4\n Components(3)(Jumped together)\nJ5 111-0703-001 Johnson Black, Insulated Thumb Nut Binding Post, GND 1\nComponents(3)(Jumped to VEE)\nQ1 459-2598-5-ND 2N2222A Transistor 1\nR1 CRCW04023500F Vishay(1)350Ω Resistor, 2%, Size 0402 1\nR2 CRCW04026800F Vishay(1)680Ω Resistor, 2%, Size 0402 1\nR3, R4, R5, R6, CRCW04021001F Vishay(1) 1kΩ Pull-up Resistors, 2%, Size 1206 8\nR7, R8, R9, R10\nR11, R12, R13, CRCW04021820F Vishay(1)182Ω Resistor, 2%, Size 0402 10\nR14, R15, R16,R28, R29, R30,\nR32\nR21 CRCW06031300F Vishay(1) 130Ω Resistor, 2%, Size 0603 1\nR22 CRCW04021820F Vishay(1) 12.1kΩ Resistor, 2%, Size 1206 1\nR23, R24 CRCW04022825F Vishay(1) 82Ω Resistor, 2%, Size 0402 2\nR25, 26 CRCW04021300F Vishay(1) 130Ω Resistor, 2%, Size 0402 2\nR27 CRCW040200R0F Vishay(1)0Ω Resistor, 2%, Size 0402 1\nR31 CRCW04025000F Vishay(1)50Ω Resistor, 2%, Size 0402 1\nSMA1-SMA10 142-0701-851 Johnson End Launch SMA Jack 10\nComponents(1)\nSP1-SP6 Solder Jumper Option 6\nSW1 CT2068-ND 8-Position, Top Actuated Slide Dip Switch 1\nU1 SY87700/01 Micrel(4)3.3V 28Mbps to 1.3Gbps AnyRate®1\nClock and Data Recovery\nU2 SY89322V Micrel(4) 3.3/5V Dual LVTTL/LVCMOS-to-Differential 1\nLVPECL Translator\nNotes:\n1. Vishay:  www.vishay.com.\n2. Panasonic:  www.panasonic.com.\n3. Johnson Components:  www.johnson-components.com.4.Micrel, Inc.  www.micrel.com.\nSY87701AL\n12Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690BILL OF MATERIALS (DC-COUPLED)\nItem Part Number Manufacturer Description Qty\nC6 293D685X0025B2T Vishay(1)6.8µF, 25V, Tantalum Capacitor, Size B 1\nC7 VJ1206Y103JXJAT Vishay(1) 0.01µF, X7R, Ceramic Capacitor, Size 1206 1\nC10, C11 VJ0603Y105JXJAT Vishay(1) 1.0µF, X7R, Ceramic Capacitor, Size 0603 2\nC12, C13, C14, VJ0402Y104JXJAT Vishay(1)0.1µF, X7R, Ceramic Capacitor, Size 0402 8\nC15, C18, C19,\nC27, C28\nC20, C21, C22, VJ0402Y104JXJAT Vishay(1)0.01µF, X7R, Ceramic Capacitor, Size 0603 7\nC23, C24, C25,\nC26\nD1 P301-ND Panasonic(2)LED, T-1 3/4, Red Clear 1\nD2 P300-ND/P301-ND Vishay(1) T-1 3/4 Red LED 1\nJ2, J3, J4, J6 111-0702-001 Johnson Red, Insulated Thumb Nut Binding Post 4\n Components(3)(Jumped together)\nJ5 111-0703-001 Johnson Black, Insulated Thumb Nut Binding Post, GND 1\nComponents(3)(Jumped to VEE)\nQ1 459-2598-5-ND 2N2222A Transistor 1\nR1 CRCW04023500F Vishay(1)350Ω Resistor, 2%, Size 0402 1\nR2 CRCW04026800F Vishay(1)680Ω Resistor, 2%, Size 0402 1\nR3, R4, R5, R6, CRCW04021001F Vishay(1) 1kΩ Pull-up Resistors, 2%, Size 1206 8\nR7, R8, R9, R10\nR15, R16, CRCW04021820F Vishay(1)182Ω Resistor, 2%, Size 0402 4\nR30, R32\nR21 CRCW06031300F Vishay(1)130Ω Resistor, 2%, Size 0603 1\nR22 CRCW04021820F Vishay(1)12.1kΩ Resistor, 2%, Size 1206 1\nR27 CRCW040200R0F Vishay(1) 0Ω Resistor, 2%, Size 0402 1\nR31 CRCW04025000F Vishay(1) 50Ω Resistor, 2%, Size 0402 1\nSMA1-SMA10 142-0701-851 Johnson End Launch SMA Jack 10\nComponents(1)\nSP1-SP6 Solder Jumper Option 6\nSW1 CT2068-ND 8-Position, Top Actuated Slide Dip Switch 1\nU1 SY87700/01 Micrel(4) 3.3V 28Mbps to 1.3Gbps AnyRate® 1\nClock and Data Recovery\nU2 SY89322V Micrel(4) 3.3/5V Dual LVTTL/LVCMOS-to-Differential 1\nLVPECL Translator\nNotes:\n1. Vishay:  www.vishay.com.\n2. Panasonic:  www.panasonic.com.3. Johnson Components:  www.johnson-components.com.\n4.Micrel, Inc.  www.micrel.com.\nSY87701AL\n13Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-169028-PIN SOIC .300" WIDE (Z28-1)\nRev. 02\nNote:\nThe 28-pin SOIC package is NOT recommended for new designs.\nSY87701AL\n14Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-169032-PIN EPAD TQFP (DIE UP) (H32-1)\nPackage\nEP- Exposed Pad\nDie\nCompSide Island\nHeat Dissipation\nHeavy Copper Plane\nHeavy Copper PlaneVEE\nVEEHeat Dissipation\nPCB Thermal Consideration for 32-Pin EPAD-TQFP Package\nSY87701AL\n15Micrel, Inc.\nM9999-082107\nhbwhelp@micrel.com or (408) 955-1690APPENDIX A\nLayout and General Suggestions\n1. Establish controlled impedance stripline, microstrip, or co-planar construction techniques.\n2. Signal paths should have, approximately, the same width as the device pads.3. All differential paths are critical timing paths, where skew should be matched to within ±10ps.\n4. Signal trace impedance should not vary more than ±5%. If in doubt, perform TDR analysis of all high-speed signal\ntraces.\n5. Maintain compact filter networks as close to filter pins as possible. Provide ground plane relief under filter path to\nreduce stray capacitance. Be careful of crosstalk coupling into the filter network.\n6. Maintain low jitter on the REFCLK input. Isolate the XTAL oscillator from power supply noise by adequately\ndecoupling. Keep XTAL oscillator close to device, and minimize capacitive coupling from adjacent signals.\n7. Higher speed operation may require use of fundamental-tone (third-overtone typically have more jitter) crystal based\noscillator for optimum performance. Evaluate and compare candidates by measuring TXCLK jitter.\n8. All unused outputs must be terminated.  To conserve power, unused PECL outputs can be terminated with a 1k Ω\nresistor to V\nEE.\nMICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA\nTEL + 1 (408) 944-0800  FAX + 1 (408) 474-1000  WEB http://www.micrel.com\nThe information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is a ssumed by Micrel for its use.\nMicrel reserves the right to change circuitry and specifications at any time without notification to the customer.\nMicrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfu nction of a product can\nreasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intend ed for surgical implant into\nthe body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant inj ury to the user. A Purchaser ’s\nuse or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser ’s own risk and Purchaser agrees to fully indemnify\nMicrel for any damages resulting from such use or sale.\n© 2006 Micrel, Incorporated.\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Microchip:   \n\xa0 SY87701ALZG TR\xa0 SY87701ALHG\xa0 SY87701ALHG TR\xa0 SY87701ALZG\xa0 SY87701ALHG-TR\xa0 SY87701ALZG-TR\n'}]
!==============================================================================!
### Component Summary: SY87701ALHG

**Manufacturer:** Microchip Technology (formerly Micrel, Inc.)  
**Product Code:** SY87701ALHG

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.15V to 3.45V
  - Absolute Maximum Supply Voltage: -0.5V to +4.0V

- **Current Ratings:**
  - Power Supply Current (ICC): 120 mA (typical), 160 mA (maximum)

- **Power Consumption:**
  - Lower power consumption compared to SY87701V, with approximately 30% less power usage.

- **Operating Temperature Range:**
  - Industrial temperature range: -40°C to +85°C

- **Package Type:**
  - Available in 32-pin EPAD-TQFP and 28-pin SOIC packages (28-pin SOIC is not recommended for new designs).

- **Special Features:**
  - Clock and data recovery from 28 Mbps up to 1.3 Gbps NRZ data stream.
  - Two on-chip PLLs for clock generation and recovery.
  - Link fault indication.
  - Selectable reference frequencies.
  - Complies with Bellcore, ITU/CCITT, and ANSI specifications for various applications.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

#### Description:
The SY87701AL is a high-performance Clock Recovery and Data Retiming integrated circuit designed for high-speed data transmission applications. It operates effectively at data rates ranging from 28 Mbps to 1.3 Gbps and is particularly suited for SONET/SDH, ATM, Fibre Channel, and Gigabit Ethernet applications. The device utilizes an on-chip Voltage Controlled Oscillator (VCO) to synchronize with the incoming data stream, ensuring accurate clock recovery and data retiming.

#### Typical Applications:
- **Telecommunications:** Used in SONET/SDH systems for OC-1, OC-3, OC-12, and OC-24 applications.
- **Networking:** Suitable for Fibre Channel and Gigabit Ethernet applications.
- **Data Communication:** Employed in ATM networks and proprietary architectures requiring high-speed data transmission.
- **Signal Processing:** Ideal for applications that require precise clock recovery and data retiming in high-speed digital communication systems.

This component is essential for systems that demand reliable data integrity and timing synchronization, making it a critical part of modern high-speed communication infrastructures.