#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dd01a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dd0330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1dddd10 .functor NOT 1, L_0x1e09e60, C4<0>, C4<0>, C4<0>;
L_0x1e09bc0 .functor XOR 1, L_0x1e09a60, L_0x1e09b20, C4<0>, C4<0>;
L_0x1e09d50 .functor XOR 1, L_0x1e09bc0, L_0x1e09c80, C4<0>, C4<0>;
v0x1e05020_0 .net *"_ivl_10", 0 0, L_0x1e09c80;  1 drivers
v0x1e05120_0 .net *"_ivl_12", 0 0, L_0x1e09d50;  1 drivers
v0x1e05200_0 .net *"_ivl_2", 0 0, L_0x1e06fd0;  1 drivers
v0x1e052c0_0 .net *"_ivl_4", 0 0, L_0x1e09a60;  1 drivers
v0x1e053a0_0 .net *"_ivl_6", 0 0, L_0x1e09b20;  1 drivers
v0x1e054d0_0 .net *"_ivl_8", 0 0, L_0x1e09bc0;  1 drivers
v0x1e055b0_0 .net "a", 0 0, v0x1e01620_0;  1 drivers
v0x1e05650_0 .net "b", 0 0, v0x1e016c0_0;  1 drivers
v0x1e056f0_0 .net "c", 0 0, v0x1e01760_0;  1 drivers
v0x1e05790_0 .var "clk", 0 0;
v0x1e05830_0 .net "d", 0 0, v0x1e018a0_0;  1 drivers
v0x1e058d0_0 .net "q_dut", 0 0, L_0x1e09900;  1 drivers
v0x1e05970_0 .net "q_ref", 0 0, L_0x1e06010;  1 drivers
v0x1e05a10_0 .var/2u "stats1", 159 0;
v0x1e05ab0_0 .var/2u "strobe", 0 0;
v0x1e05b50_0 .net "tb_match", 0 0, L_0x1e09e60;  1 drivers
v0x1e05c10_0 .net "tb_mismatch", 0 0, L_0x1dddd10;  1 drivers
v0x1e05cd0_0 .net "wavedrom_enable", 0 0, v0x1e01990_0;  1 drivers
v0x1e05d70_0 .net "wavedrom_title", 511 0, v0x1e01a30_0;  1 drivers
L_0x1e06fd0 .concat [ 1 0 0 0], L_0x1e06010;
L_0x1e09a60 .concat [ 1 0 0 0], L_0x1e06010;
L_0x1e09b20 .concat [ 1 0 0 0], L_0x1e09900;
L_0x1e09c80 .concat [ 1 0 0 0], L_0x1e06010;
L_0x1e09e60 .cmp/eeq 1, L_0x1e06fd0, L_0x1e09d50;
S_0x1dd04c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1dd0330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1dbbea0 .functor NOT 1, v0x1e01620_0, C4<0>, C4<0>, C4<0>;
L_0x1dd0c20 .functor XOR 1, L_0x1dbbea0, v0x1e016c0_0, C4<0>, C4<0>;
L_0x1dddd80 .functor XOR 1, L_0x1dd0c20, v0x1e01760_0, C4<0>, C4<0>;
L_0x1e06010 .functor XOR 1, L_0x1dddd80, v0x1e018a0_0, C4<0>, C4<0>;
v0x1dddf80_0 .net *"_ivl_0", 0 0, L_0x1dbbea0;  1 drivers
v0x1dde020_0 .net *"_ivl_2", 0 0, L_0x1dd0c20;  1 drivers
v0x1dbbff0_0 .net *"_ivl_4", 0 0, L_0x1dddd80;  1 drivers
v0x1dbc090_0 .net "a", 0 0, v0x1e01620_0;  alias, 1 drivers
v0x1e009e0_0 .net "b", 0 0, v0x1e016c0_0;  alias, 1 drivers
v0x1e00af0_0 .net "c", 0 0, v0x1e01760_0;  alias, 1 drivers
v0x1e00bb0_0 .net "d", 0 0, v0x1e018a0_0;  alias, 1 drivers
v0x1e00c70_0 .net "q", 0 0, L_0x1e06010;  alias, 1 drivers
S_0x1e00dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1dd0330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e01620_0 .var "a", 0 0;
v0x1e016c0_0 .var "b", 0 0;
v0x1e01760_0 .var "c", 0 0;
v0x1e01800_0 .net "clk", 0 0, v0x1e05790_0;  1 drivers
v0x1e018a0_0 .var "d", 0 0;
v0x1e01990_0 .var "wavedrom_enable", 0 0;
v0x1e01a30_0 .var "wavedrom_title", 511 0;
E_0x1dcb100/0 .event negedge, v0x1e01800_0;
E_0x1dcb100/1 .event posedge, v0x1e01800_0;
E_0x1dcb100 .event/or E_0x1dcb100/0, E_0x1dcb100/1;
E_0x1dcb350 .event posedge, v0x1e01800_0;
E_0x1db49f0 .event negedge, v0x1e01800_0;
S_0x1e01120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e00dd0;
 .timescale -12 -12;
v0x1e01320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e01420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e00dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e01b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1dd0330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1e06140 .functor NOT 1, v0x1e01620_0, C4<0>, C4<0>, C4<0>;
L_0x1e061b0 .functor NOT 1, v0x1e016c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e06240 .functor AND 1, L_0x1e06140, L_0x1e061b0, C4<1>, C4<1>;
L_0x1e06300 .functor NOT 1, v0x1e01760_0, C4<0>, C4<0>, C4<0>;
L_0x1e063a0 .functor AND 1, L_0x1e06240, L_0x1e06300, C4<1>, C4<1>;
L_0x1e064b0 .functor NOT 1, v0x1e018a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e06560 .functor AND 1, L_0x1e063a0, L_0x1e064b0, C4<1>, C4<1>;
L_0x1e06670 .functor NOT 1, v0x1e01620_0, C4<0>, C4<0>, C4<0>;
L_0x1e06730 .functor NOT 1, v0x1e016c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e067a0 .functor AND 1, L_0x1e06670, L_0x1e06730, C4<1>, C4<1>;
L_0x1e06910 .functor AND 1, L_0x1e067a0, v0x1e01760_0, C4<1>, C4<1>;
L_0x1e06980 .functor AND 1, L_0x1e06910, v0x1e018a0_0, C4<1>, C4<1>;
L_0x1e06ab0 .functor OR 1, L_0x1e06560, L_0x1e06980, C4<0>, C4<0>;
L_0x1e06bc0 .functor NOT 1, v0x1e01620_0, C4<0>, C4<0>, C4<0>;
L_0x1e06a40 .functor AND 1, L_0x1e06bc0, v0x1e016c0_0, C4<1>, C4<1>;
L_0x1e06d00 .functor NOT 1, v0x1e01760_0, C4<0>, C4<0>, C4<0>;
L_0x1e06e00 .functor AND 1, L_0x1e06a40, L_0x1e06d00, C4<1>, C4<1>;
L_0x1e06f10 .functor AND 1, L_0x1e06e00, v0x1e018a0_0, C4<1>, C4<1>;
L_0x1e07070 .functor OR 1, L_0x1e06ab0, L_0x1e06f10, C4<0>, C4<0>;
L_0x1e07180 .functor NOT 1, v0x1e01620_0, C4<0>, C4<0>, C4<0>;
L_0x1e073b0 .functor AND 1, L_0x1e07180, v0x1e016c0_0, C4<1>, C4<1>;
L_0x1e07580 .functor AND 1, L_0x1e073b0, v0x1e01760_0, C4<1>, C4<1>;
L_0x1e07810 .functor NOT 1, v0x1e018a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e07990 .functor AND 1, L_0x1e07580, L_0x1e07810, C4<1>, C4<1>;
L_0x1e07b70 .functor OR 1, L_0x1e07070, L_0x1e07990, C4<0>, C4<0>;
L_0x1e07c80 .functor NOT 1, v0x1e016c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e07dd0 .functor AND 1, v0x1e01620_0, L_0x1e07c80, C4<1>, C4<1>;
L_0x1e07e90 .functor NOT 1, v0x1e01760_0, C4<0>, C4<0>, C4<0>;
L_0x1e07ff0 .functor AND 1, L_0x1e07dd0, L_0x1e07e90, C4<1>, C4<1>;
L_0x1e08100 .functor AND 1, L_0x1e07ff0, v0x1e018a0_0, C4<1>, C4<1>;
L_0x1e082c0 .functor OR 1, L_0x1e07b70, L_0x1e08100, C4<0>, C4<0>;
L_0x1e083d0 .functor NOT 1, v0x1e016c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e08550 .functor AND 1, v0x1e01620_0, L_0x1e083d0, C4<1>, C4<1>;
L_0x1e08610 .functor AND 1, L_0x1e08550, v0x1e01760_0, C4<1>, C4<1>;
L_0x1e087f0 .functor NOT 1, v0x1e018a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e08860 .functor AND 1, L_0x1e08610, L_0x1e087f0, C4<1>, C4<1>;
L_0x1e08aa0 .functor OR 1, L_0x1e082c0, L_0x1e08860, C4<0>, C4<0>;
L_0x1e08bb0 .functor AND 1, v0x1e01620_0, v0x1e016c0_0, C4<1>, C4<1>;
L_0x1e08d60 .functor NOT 1, v0x1e01760_0, C4<0>, C4<0>, C4<0>;
L_0x1e08dd0 .functor AND 1, L_0x1e08bb0, L_0x1e08d60, C4<1>, C4<1>;
L_0x1e09030 .functor NOT 1, v0x1e018a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e090a0 .functor AND 1, L_0x1e08dd0, L_0x1e09030, C4<1>, C4<1>;
L_0x1e09310 .functor OR 1, L_0x1e08aa0, L_0x1e090a0, C4<0>, C4<0>;
L_0x1e09420 .functor AND 1, v0x1e01620_0, v0x1e016c0_0, C4<1>, C4<1>;
L_0x1e09600 .functor AND 1, L_0x1e09420, v0x1e01760_0, C4<1>, C4<1>;
L_0x1e096c0 .functor AND 1, L_0x1e09600, v0x1e018a0_0, C4<1>, C4<1>;
L_0x1e09900 .functor OR 1, L_0x1e09310, L_0x1e096c0, C4<0>, C4<0>;
v0x1e01e80_0 .net *"_ivl_0", 0 0, L_0x1e06140;  1 drivers
v0x1e01f60_0 .net *"_ivl_10", 0 0, L_0x1e064b0;  1 drivers
v0x1e02040_0 .net *"_ivl_12", 0 0, L_0x1e06560;  1 drivers
v0x1e02130_0 .net *"_ivl_14", 0 0, L_0x1e06670;  1 drivers
v0x1e02210_0 .net *"_ivl_16", 0 0, L_0x1e06730;  1 drivers
v0x1e02340_0 .net *"_ivl_18", 0 0, L_0x1e067a0;  1 drivers
v0x1e02420_0 .net *"_ivl_2", 0 0, L_0x1e061b0;  1 drivers
v0x1e02500_0 .net *"_ivl_20", 0 0, L_0x1e06910;  1 drivers
v0x1e025e0_0 .net *"_ivl_22", 0 0, L_0x1e06980;  1 drivers
v0x1e026c0_0 .net *"_ivl_24", 0 0, L_0x1e06ab0;  1 drivers
v0x1e027a0_0 .net *"_ivl_26", 0 0, L_0x1e06bc0;  1 drivers
v0x1e02880_0 .net *"_ivl_28", 0 0, L_0x1e06a40;  1 drivers
v0x1e02960_0 .net *"_ivl_30", 0 0, L_0x1e06d00;  1 drivers
v0x1e02a40_0 .net *"_ivl_32", 0 0, L_0x1e06e00;  1 drivers
v0x1e02b20_0 .net *"_ivl_34", 0 0, L_0x1e06f10;  1 drivers
v0x1e02c00_0 .net *"_ivl_36", 0 0, L_0x1e07070;  1 drivers
v0x1e02ce0_0 .net *"_ivl_38", 0 0, L_0x1e07180;  1 drivers
v0x1e02dc0_0 .net *"_ivl_4", 0 0, L_0x1e06240;  1 drivers
v0x1e02ea0_0 .net *"_ivl_40", 0 0, L_0x1e073b0;  1 drivers
v0x1e02f80_0 .net *"_ivl_42", 0 0, L_0x1e07580;  1 drivers
v0x1e03060_0 .net *"_ivl_44", 0 0, L_0x1e07810;  1 drivers
v0x1e03140_0 .net *"_ivl_46", 0 0, L_0x1e07990;  1 drivers
v0x1e03220_0 .net *"_ivl_48", 0 0, L_0x1e07b70;  1 drivers
v0x1e03300_0 .net *"_ivl_50", 0 0, L_0x1e07c80;  1 drivers
v0x1e033e0_0 .net *"_ivl_52", 0 0, L_0x1e07dd0;  1 drivers
v0x1e034c0_0 .net *"_ivl_54", 0 0, L_0x1e07e90;  1 drivers
v0x1e035a0_0 .net *"_ivl_56", 0 0, L_0x1e07ff0;  1 drivers
v0x1e03680_0 .net *"_ivl_58", 0 0, L_0x1e08100;  1 drivers
v0x1e03760_0 .net *"_ivl_6", 0 0, L_0x1e06300;  1 drivers
v0x1e03840_0 .net *"_ivl_60", 0 0, L_0x1e082c0;  1 drivers
v0x1e03920_0 .net *"_ivl_62", 0 0, L_0x1e083d0;  1 drivers
v0x1e03a00_0 .net *"_ivl_64", 0 0, L_0x1e08550;  1 drivers
v0x1e03ae0_0 .net *"_ivl_66", 0 0, L_0x1e08610;  1 drivers
v0x1e03dd0_0 .net *"_ivl_68", 0 0, L_0x1e087f0;  1 drivers
v0x1e03eb0_0 .net *"_ivl_70", 0 0, L_0x1e08860;  1 drivers
v0x1e03f90_0 .net *"_ivl_72", 0 0, L_0x1e08aa0;  1 drivers
v0x1e04070_0 .net *"_ivl_74", 0 0, L_0x1e08bb0;  1 drivers
v0x1e04150_0 .net *"_ivl_76", 0 0, L_0x1e08d60;  1 drivers
v0x1e04230_0 .net *"_ivl_78", 0 0, L_0x1e08dd0;  1 drivers
v0x1e04310_0 .net *"_ivl_8", 0 0, L_0x1e063a0;  1 drivers
v0x1e043f0_0 .net *"_ivl_80", 0 0, L_0x1e09030;  1 drivers
v0x1e044d0_0 .net *"_ivl_82", 0 0, L_0x1e090a0;  1 drivers
v0x1e045b0_0 .net *"_ivl_84", 0 0, L_0x1e09310;  1 drivers
v0x1e04690_0 .net *"_ivl_86", 0 0, L_0x1e09420;  1 drivers
v0x1e04770_0 .net *"_ivl_88", 0 0, L_0x1e09600;  1 drivers
v0x1e04850_0 .net *"_ivl_90", 0 0, L_0x1e096c0;  1 drivers
v0x1e04930_0 .net "a", 0 0, v0x1e01620_0;  alias, 1 drivers
v0x1e049d0_0 .net "b", 0 0, v0x1e016c0_0;  alias, 1 drivers
v0x1e04ac0_0 .net "c", 0 0, v0x1e01760_0;  alias, 1 drivers
v0x1e04bb0_0 .net "d", 0 0, v0x1e018a0_0;  alias, 1 drivers
v0x1e04ca0_0 .net "q", 0 0, L_0x1e09900;  alias, 1 drivers
S_0x1e04e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1dd0330;
 .timescale -12 -12;
E_0x1dcaea0 .event anyedge, v0x1e05ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e05ab0_0;
    %nor/r;
    %assign/vec4 v0x1e05ab0_0, 0;
    %wait E_0x1dcaea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e00dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e018a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e01760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e016c0_0, 0;
    %assign/vec4 v0x1e01620_0, 0;
    %wait E_0x1db49f0;
    %wait E_0x1dcb350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e018a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e01760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e016c0_0, 0;
    %assign/vec4 v0x1e01620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dcb100;
    %load/vec4 v0x1e01620_0;
    %load/vec4 v0x1e016c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e01760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e018a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e018a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e01760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e016c0_0, 0;
    %assign/vec4 v0x1e01620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e01420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dcb100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e018a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e01760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e016c0_0, 0;
    %assign/vec4 v0x1e01620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1dd0330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e05790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e05ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1dd0330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e05790_0;
    %inv;
    %store/vec4 v0x1e05790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1dd0330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e01800_0, v0x1e05c10_0, v0x1e055b0_0, v0x1e05650_0, v0x1e056f0_0, v0x1e05830_0, v0x1e05970_0, v0x1e058d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1dd0330;
T_7 ;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1dd0330;
T_8 ;
    %wait E_0x1dcb100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e05a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e05a10_0, 4, 32;
    %load/vec4 v0x1e05b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e05a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e05a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e05a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e05970_0;
    %load/vec4 v0x1e05970_0;
    %load/vec4 v0x1e058d0_0;
    %xor;
    %load/vec4 v0x1e05970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e05a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e05a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e05a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit2/iter0/response20/top_module.sv";
