

================================================================
== Vivado HLS Report for 'copy_w1'
================================================================
* Date:           Wed Nov  7 23:47:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  583|  583|  583|  583|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  582|  582|        97|          -|          -|     6|    no    |
        | + Loop 1.1      |   95|   95|        19|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond)
	3  / (exitcond)
12 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: c1_w_i3_read (4)  [1/1] 0.00ns
:0  %c1_w_i3_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %c1_w_i3)

ST_1: c1_w_i3_cast (5)  [1/1] 0.00ns
:1  %c1_w_i3_cast = zext i30 %c1_w_i3_read to i32

ST_1: StgValue_15 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %in_r, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 150, [12 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_16 (7)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:39
:3  br label %.loopexit


 <State 2>: 2.33ns
ST_2: i (9)  [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_11, %.loopexit.loopexit ]

ST_2: i_cast3_cast (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:1  %i_cast3_cast = zext i3 %i to i6

ST_2: tmp (11)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:2  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: p_shl_cast (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.loopexit:3  %p_shl_cast = zext i5 %tmp to i6

ST_2: tmp_s (13)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:42
.loopexit:4  %tmp_s = add i6 %i_cast3_cast, %p_shl_cast

ST_2: exitcond2 (14)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:39
.loopexit:5  %exitcond2 = icmp eq i3 %i, -2

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_11 (16)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:39
.loopexit:7  %i_11 = add i3 %i, 1

ST_2: StgValue_25 (17)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:39
.loopexit:8  br i1 %exitcond2, label %2, label %.preheader3.preheader

ST_2: StgValue_26 (19)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:42
.preheader3.preheader:0  br label %.preheader3

ST_2: StgValue_27 (55)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:46
:0  ret void


 <State 3>: 7.45ns
ST_3: j (21)  [1/1] 0.00ns
.preheader3:0  %j = phi i3 [ %j_9, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

ST_3: j_cast2_cast (22)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:1  %j_cast2_cast = zext i3 %j to i6

ST_3: tmp_138 (23)  [1/1] 2.31ns  loc: lenet/lenet_hls.c:42
.preheader3:2  %tmp_138 = add i6 %tmp_s, %j_cast2_cast

ST_3: tmp_143_cast (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:3  %tmp_143_cast = zext i6 %tmp_138 to i32

ST_3: tmp_137 (25)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:4  %tmp_137 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_138, i2 0)

ST_3: p_shl1 (26)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader3:5  %p_shl1 = zext i8 %tmp_137 to i32

ST_3: tmp_139 (27)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:42
.preheader3:6  %tmp_139 = add i32 %tmp_143_cast, %p_shl1

ST_3: exitcond1 (28)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:40
.preheader3:7  %exitcond1 = icmp eq i3 %j, -3

ST_3: empty_73 (29)  [1/1] 0.00ns
.preheader3:8  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: j_9 (30)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:40
.preheader3:9  %j_9 = add i3 %j, 1

ST_3: StgValue_38 (31)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:40
.preheader3:10  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_140 (33)  [1/1] 2.82ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:0  %tmp_140 = add i32 %tmp_139, %c1_w_i3_cast

ST_3: StgValue_40 (53)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 8.75ns
ST_4: in_addr (34)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:1  %in_addr = getelementptr float* %in_r, i32 %tmp_140

ST_4: p_rd_req (35)  [7/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 5>: 8.75ns
ST_5: p_rd_req (35)  [6/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 6>: 8.75ns
ST_6: p_rd_req (35)  [5/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 7>: 8.75ns
ST_7: p_rd_req (35)  [4/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 8>: 8.75ns
ST_8: p_rd_req (35)  [3/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 9>: 8.75ns
ST_9: p_rd_req (35)  [2/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)


 <State 10>: 8.75ns
ST_10: p_rd_req (35)  [1/7] 8.75ns  loc: lenet/lenet_hls.c:42
.preheader.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %in_addr, i32 5)

ST_10: StgValue_49 (36)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:41
.preheader.preheader:3  br label %.preheader


 <State 11>: 8.75ns
ST_11: k (38)  [1/1] 0.00ns
.preheader:0  %k = phi i3 [ %k_6, %1 ], [ 0, %.preheader.preheader ]

ST_11: k_cast1 (39)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
.preheader:1  %k_cast1 = zext i3 %k to i32

ST_11: tmp_141 (40)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:42
.preheader:2  %tmp_141 = add i32 %k_cast1, %tmp_139

ST_11: out_0_addr (41)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:42
.preheader:3  %out_0_addr = getelementptr [150 x float]* %out_0, i32 0, i32 %tmp_141

ST_11: exitcond (42)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:41
.preheader:4  %exitcond = icmp eq i3 %k, -3

ST_11: empty_74 (43)  [1/1] 0.00ns
.preheader:5  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_11: k_6 (44)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:41
.preheader:6  %k_6 = add i3 %k, 1

ST_11: StgValue_57 (45)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
.preheader:7  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_11: in_addr_read (47)  [1/1] 8.75ns  loc: lenet/lenet_hls.c:42
:0  %in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %in_addr)

ST_11: StgValue_59 (51)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 12>: 3.25ns
ST_12: StgValue_60 (48)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:42
:1  store float %in_addr_read, float* %out_0_addr, align 4

ST_12: StgValue_61 (49)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:41
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c1_w_i3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c1_w_i3_read (read             ) [ 0000000000000]
c1_w_i3_cast (zext             ) [ 0011111111111]
StgValue_15  (specinterface    ) [ 0000000000000]
StgValue_16  (br               ) [ 0111111111111]
i            (phi              ) [ 0010000000000]
i_cast3_cast (zext             ) [ 0000000000000]
tmp          (bitconcatenate   ) [ 0000000000000]
p_shl_cast   (zext             ) [ 0000000000000]
tmp_s        (add              ) [ 0001111111111]
exitcond2    (icmp             ) [ 0011111111111]
empty        (speclooptripcount) [ 0000000000000]
i_11         (add              ) [ 0111111111111]
StgValue_25  (br               ) [ 0000000000000]
StgValue_26  (br               ) [ 0011111111111]
StgValue_27  (ret              ) [ 0000000000000]
j            (phi              ) [ 0001000000000]
j_cast2_cast (zext             ) [ 0000000000000]
tmp_138      (add              ) [ 0000000000000]
tmp_143_cast (zext             ) [ 0000000000000]
tmp_137      (bitconcatenate   ) [ 0000000000000]
p_shl1       (zext             ) [ 0000000000000]
tmp_139      (add              ) [ 0000111111111]
exitcond1    (icmp             ) [ 0011111111111]
empty_73     (speclooptripcount) [ 0000000000000]
j_9          (add              ) [ 0011111111111]
StgValue_38  (br               ) [ 0000000000000]
tmp_140      (add              ) [ 0000100000000]
StgValue_40  (br               ) [ 0111111111111]
in_addr      (getelementptr    ) [ 0000011111111]
p_rd_req     (readreq          ) [ 0000000000000]
StgValue_49  (br               ) [ 0011111111111]
k            (phi              ) [ 0000000000010]
k_cast1      (zext             ) [ 0000000000000]
tmp_141      (add              ) [ 0000000000000]
out_0_addr   (getelementptr    ) [ 0000000000001]
exitcond     (icmp             ) [ 0011111111111]
empty_74     (speclooptripcount) [ 0000000000000]
k_6          (add              ) [ 0011111111111]
StgValue_57  (br               ) [ 0000000000000]
in_addr_read (read             ) [ 0000000000001]
StgValue_59  (br               ) [ 0011111111111]
StgValue_60  (store            ) [ 0000000000000]
StgValue_61  (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c1_w_i3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_w_i3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="c1_w_i3_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="30" slack="0"/>
<pin id="52" dir="0" index="1" bw="30" slack="0"/>
<pin id="53" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_w_i3_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_readreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="in_addr_read_read_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="7"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_addr_read/11 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/11 "/>
</bind>
</comp>

<comp id="75" class="1004" name="StgValue_60_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/12 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="1"/>
<pin id="81" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="1"/>
<pin id="92" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="k_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c1_w_i3_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="30" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c1_w_i3_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_cast3_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3_cast/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_shl_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_cast2_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_138_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_143_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_143_cast/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_137_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_139_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_9_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_140_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="2"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_140/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="in_addr_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="k_cast1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_141_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="8"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_141/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_6/11 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c1_w_i3_cast_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c1_w_i3_cast "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_s_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_11_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_139_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="8"/>
<pin id="246" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_9_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_140_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="262" class="1005" name="in_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="out_0_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="k_6_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_6 "/>
</bind>
</comp>

<comp id="281" class="1005" name="in_addr_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="46" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="50" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="83" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="83" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="116" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="83" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="83" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="94" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="154" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="159" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="94" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="94" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="175" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="198" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="207"><net_src comp="105" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="208" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="218"><net_src comp="105" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="105" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="112" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="242"><net_src comp="144" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="247"><net_src comp="175" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="255"><net_src comp="187" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="260"><net_src comp="193" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="265"><net_src comp="198" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="271"><net_src comp="68" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="279"><net_src comp="220" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="284"><net_src comp="63" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {12 }
 - Input state : 
	Port: copy_w1 : in_r | {4 5 6 7 8 9 10 11 }
	Port: copy_w1 : c1_w_i3 | {1 }
  - Chain level:
	State 1
	State 2
		i_cast3_cast : 1
		tmp : 1
		p_shl_cast : 2
		tmp_s : 3
		exitcond2 : 1
		i_11 : 1
		StgValue_25 : 2
	State 3
		j_cast2_cast : 1
		tmp_138 : 2
		tmp_143_cast : 3
		tmp_137 : 3
		p_shl1 : 4
		tmp_139 : 5
		exitcond1 : 1
		j_9 : 1
		StgValue_38 : 2
		tmp_140 : 6
	State 4
		p_rd_req : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		k_cast1 : 1
		tmp_141 : 2
		out_0_addr : 3
		exitcond : 1
		k_6 : 1
		StgValue_57 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_132      |    20   |    10   |
|          |       i_11_fu_144       |    14   |    9    |
|          |      tmp_138_fu_154     |    23   |    11   |
|    add   |      tmp_139_fu_175     |    29   |    13   |
|          |        j_9_fu_187       |    14   |    9    |
|          |      tmp_140_fu_193     |    95   |    35   |
|          |      tmp_141_fu_208     |    32   |    14   |
|          |        k_6_fu_220       |    14   |    9    |
|----------|-------------------------|---------|---------|
|          |     exitcond2_fu_138    |    0    |    1    |
|   icmp   |     exitcond1_fu_181    |    0    |    1    |
|          |     exitcond_fu_214     |    0    |    1    |
|----------|-------------------------|---------|---------|
|   read   | c1_w_i3_read_read_fu_50 |    0    |    0    |
|          | in_addr_read_read_fu_63 |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_56    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   c1_w_i3_cast_fu_112   |    0    |    0    |
|          |   i_cast3_cast_fu_116   |    0    |    0    |
|          |    p_shl_cast_fu_128    |    0    |    0    |
|   zext   |   j_cast2_cast_fu_150   |    0    |    0    |
|          |   tmp_143_cast_fu_159   |    0    |    0    |
|          |      p_shl1_fu_171      |    0    |    0    |
|          |      k_cast1_fu_204     |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_120       |    0    |    0    |
|          |      tmp_137_fu_163     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   241   |   113   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|c1_w_i3_cast_reg_226|   32   |
|    i_11_reg_239    |    3   |
|      i_reg_79      |    3   |
|in_addr_read_reg_281|   32   |
|   in_addr_reg_262  |   32   |
|     j_9_reg_252    |    3   |
|      j_reg_90      |    3   |
|     k_6_reg_276    |    3   |
|      k_reg_101     |    3   |
| out_0_addr_reg_268 |    8   |
|   tmp_139_reg_244  |   32   |
|   tmp_140_reg_257  |   32   |
|    tmp_s_reg_231   |    6   |
+--------------------+--------+
|        Total       |   192  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_56 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   241  |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   433  |   122  |
+-----------+--------+--------+--------+
