// Seed: 2012412630
module module_0 (
    input wand id_0,
    output tri id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    output tri1 id_10,
    output tri0 id_11
    , id_17,
    input wor id_12,
    input tri id_13,
    output wand id_14,
    input wor id_15
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_5 = 32'd87
) (
    input tri _id_0,
    input wor id_1,
    inout tri id_2,
    input tri1 id_3,
    input wire id_4
    , id_10,
    output supply0 _id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8
);
  logic id_11[id_5 : id_0];
  ;
  bit id_12;
  initial if (1);
  module_0 modCall_1 (
      id_6,
      id_8,
      id_2,
      id_8,
      id_3,
      id_4,
      id_8,
      id_3,
      id_7,
      id_6,
      id_2,
      id_2,
      id_4,
      id_1,
      id_8,
      id_2
  );
  id_13(
      1 & id_13, 1'b0 ? -1'b0 : 1
  );
  always id_12 = id_3;
endmodule
