<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Library,Library/Processors and Peripherals/Embedded Processors,Library/Memory Interfaces and Controllers,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Project,Library/Basic Functions/Simulation; Debug and Verification,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <generation
   synthesis="VHDL"
   path="C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-4/nios-count" />
 <hdlexample language="VHDL" />
</preferences>
