# YAML configuration file for attiny24-44-84 variants
#
# Copyright 2025 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
#========================================================================================
TC1:
    registers:
        - name: TCCRA
          fields:
            WGM10:
                kind: ENUM
                LSB: 0
                MSB: 1
            COMB:
                kind: ENUM
                LSB: 4
                MSB: 5
            COMA:
                kind: ENUM
                LSB: 6
                MSB: 7

        - name: TCCRB
          fields:
            CS:
                kind: ENUM
                LSB: 0
                MSB: 2
                values: [ Disabled, NODIV, DIV8, DIV64, DIV256, DIV1024, T_FALL, T_RISE ]
            WGM32:
                kind: ENUM
                LSB: 3
                MSB: 4
            ICES: { kind: BIT, pos: 6 }
            ICNC: { kind: BIT, pos: 7 }

        - name: TCCRC
          fields:
            FOCB: { kind: BIT, pos: 6 }
            FOCA: { kind: BIT, pos: 7 }

        - name: TCNT
          size: 2
          kind: INT

        - name: OCRA
          size: 2
          kind: INT

        - name: OCRB
          size: 2
          kind: INT

        - name: ICR
          size: 2
          kind: INT

        - name: TIMSK
          fields:
            TOIE: { kind: BIT, pos: 0 }
            OCIEA: { kind: BIT, pos: 1 }
            OCIEB: { kind: BIT, pos: 2 }
            ICIE: { kind: BIT, pos: 5 }

        - name: TIFR
          fields:
            TOV: { kind: BIT, pos: 0 }
            OCFA: { kind: BIT, pos: 1 }
            OCFB: { kind: BIT, pos: 2 }
            ICF: { kind: BIT, pos: 5 }

    config:
        is_16bits: yes

        clocks:
            0b000: [ Stopped ]
            0b001: [ Timer, 1 ]
            0b010: [ Timer, 8 ]
            0b011: [ Timer, 64 ]
            0b100: [ Timer, 256 ]
            0b101: [ Timer, 1024 ]
            0b110: [ External ]
            0b111: [ External ]

        modes:
            0b0000: #Normal
                com_variant: 0

            0b0001: #Phase correct PWM with TOP=0x00FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 0
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0010: #Phase correct PWM with TOP=0x01FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 1
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0011: #Phase correct PWM with TOP=0x03FF
                ovf: SetOnBottom
                top: OnFixed
                top_fixed_exp: 2
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b0100: #CTC with TOP=OCRA
                top: OnCompA
                com_variant: 0

            0b0101: #Fast PWM with TOP=0x00FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 0
                ocr: UpdateOnTop
                disable_foc: yes
                com_variant: 1

            0b0110: #Fast PWM with TOP=0x01FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 1
                ocr: UpdateOnTop
                disable_foc: yes
                com_variant: 1

            0b0111: #Fast PWM with TOP=0x03FF
                ovf: SetOnTop
                top: OnFixed
                top_fixed_exp: 2
                ocr: UpdateOnTop
                disable_foc: yes
                com_variant: 1

            0b1000: #Phase&Freq correct PWM with TOP=ICR
                ovf: SetOnBottom
                top: OnIC
                ocr: UpdateOnBottom
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b1001: #Phase&Freq correct PWM with TOP=OCRA
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnBottom
                double_slope: yes
                disable_foc: yes
                com_variant: 4

            0b1010: #Phase correct PWM with TOP=ICR
                ovf: SetOnBottom
                top: OnIC
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 3

            0b1011: #Phase correct PWM with TOP=OCRA
                ovf: SetOnBottom
                top: OnCompA
                ocr: UpdateOnTop
                double_slope: yes
                disable_foc: yes
                com_variant: 4

            0b1100: #CTC with TOP=OCRA
                top: OnIC
                com_variant: 0

            0b1110: #Fast PWM with TOP=ICR
                ovf: SetOnTop
                top: OnIC
                ocr: UpdateOnTop
                disable_foc: yes
                com_variant: 2

            0b1111: #Fast PWM with TOP=OCRA
                ovf: SetOnTop
                top: OnCompA
                ocr: UpdateOnTop
                disable_foc: yes
                com_variant: 2

        oc_channels:
            - reg_oc: OCRA
              vector: [ TIMER1_COMPA, 1 ]
              rb_mode: TCCRA/COMA
              rb_force: TCCRC/FOCA

            - reg_oc: OCRB
              vector: [ TIMER1_COMPB, 2 ]
              rb_mode: TCCRA/COMB
              rb_force: TCCRC/FOCB

        com_modes:
            #Non-PWM modes
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0011         #OC Toggle on Compare Match
              0b10: 0x0022         #OC Clear on Compare Match
              0b11: 0x0033         #OC Set on Compare Match

            #Fast PWM mode with WGM13:0 != 14 or 15
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Fast PWM mode with WGM13:0 == 14 or 15
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OCA only)
              0b10: 0x0302         #Clear on Compare, Set on Bottom
              0b11: 0x0203         #Set on Compare, Clear on Bottom

            #Phase Correct PWM mode with WGM13:0 != 9 or 11
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0000         #OC disconnected
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

            #Phase Correct PWM mode with WGM13:0 == 9 or 11
            - 0b00: 0x0000         #OC disconnected
              0b01: 0x0004         #Toggle on Compare (OCA only)
              0b10: 0x0032         #Clear on up-counting, Set on down-counting
              0b11: 0x0023         #Clear on down-counting, Set on up-counting

        rb_clock: TCCRB/CS
        rbc_mode: [ TCCRA/WGM10, TCCRB/WGM32 ]
        reg_cnt: TCNT
        reg_icr: ICR
        reg_int_enable: TIMSK
        reg_int_flag: TIFR
        vect_ovf: [ TIMER1_OVF, 0 ]
        vect_icr: [ TIMER1_CAPT, 5 ]
