
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'Project' 
 * Target:  'Project' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "cs32l010.h"

/* Chipsea::Device:HAL:ADC:1.0.0 */
#define RTE_DEVICE_HAL_ADC
/* Chipsea::Device:HAL:AWK:1.0.0 */
#define RTE_DEVICE_HAL_AWK
/* Chipsea::Device:HAL:BASTIM:1.0.0 */
#define RTE_DEVICE_HAL_BASETIM
/* Chipsea::Device:HAL:BEEP:1.0.0 */
#define RTE_DEVICE_HAL_BEEP
/* Chipsea::Device:HAL:CLKTRIM:1.0.0 */
#define RTE_DEVICE_HAL_CLKTRIM
/* Chipsea::Device:HAL:CORTEX:1.0.0 */
#define RTE_DEVICE_HAL_CORTEX
/* Chipsea::Device:HAL:CRC:1.0.0 */
#define RTE_DEVICE_HAL_CRC
/* Chipsea::Device:HAL:FLASH:1.0.0 */
#define RTE_DEVICE_HAL_FLASH
/* Chipsea::Device:HAL:Framework:1.0.0 */
#define RTE_DEVICE_HAL_FRAMEWORK
/* Chipsea::Device:HAL:GPIO:1.0.0 */
#define RTE_DEVICE_HAL_GPIO
/* Chipsea::Device:HAL:I2C:1.0.0 */
#define RTE_DEVICE_HAL_I2C
/* Chipsea::Device:HAL:IWDG:1.0.0 */
#define RTE_DEVICE_HAL_IWDG
/* Chipsea::Device:HAL:LPTIM:1.0.0 */
#define RTE_DEVICE_HAL_LPTIM
/* Chipsea::Device:HAL:LPUART:1.0.0 */
#define RTE_DEVICE_HAL_LPUART
/* Chipsea::Device:HAL:LVD:1.0.0 */
#define RTE_DEVICE_HAL_LVD
/* Chipsea::Device:HAL:OWIRE:1.0.0 */
#define RTE_DEVICE_HAL_OWIRE
/* Chipsea::Device:HAL:PCA:1.0.0 */
#define RTE_DEVICE_HAL_PCA
/* Chipsea::Device:HAL:PWR:1.0.0 */
#define RTE_DEVICE_HAL_PWR
/* Chipsea::Device:HAL:RCC:1.0.0 */
#define RTE_DEVICE_HAL_RCC
/* Chipsea::Device:HAL:RTC:1.0.0 */
#define RTE_DEVICE_HAL_RTC
/* Chipsea::Device:HAL:SPI:1.0.0 */
#define RTE_DEVICE_HAL_SPI
/* Chipsea::Device:HAL:TIM:1.0.0 */
#define RTE_DEVICE_HAL_TIM
/* Chipsea::Device:HAL:UART:1.0.0 */
#define RTE_DEVICE_HAL_UART
/* Chipsea::Device:HAL:VC:1.0.0 */
#define RTE_DEVICE_HAL_VC
/* Chipsea::Device:HAL:WWDG:1.0.0 */
#define RTE_DEVICE_HAL_WWDG


#endif /* RTE_COMPONENTS_H */
