We present a new architecture for Description Logic implementations, a range of new optimisation techniques and an empirical analysis of their effectiveness.