Instruction Name,Description,Url
ADC, Add with Carry.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADC--Add-with-Carry-?lang=en
ADCS," Add with Carry, setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADCS--Add-with-Carry--setting-flags-?lang=en
ADD (extended register), Add (extended register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADD--extended-register---Add--extended-register--?lang=en
ADD (immediate), Add (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADD--immediate---Add--immediate--?lang=en
ADD (shifted register), Add (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADD--shifted-register---Add--shifted-register--?lang=en
ADDG, Add with Tag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADDG--Add-with-Tag-?lang=en
ADDS (extended register)," Add (extended register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADDS--extended-register---Add--extended-register---setting-flags-?lang=en
ADDS (immediate)," Add (immediate), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADDS--immediate---Add--immediate---setting-flags-?lang=en
ADDS (shifted register)," Add (shifted register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADDS--shifted-register---Add--shifted-register---setting-flags-?lang=en
ADR, Form PC-relative address.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADR--Form-PC-relative-address-?lang=en
ADRP, Form PC-relative address to 4KB page.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ADRP--Form-PC-relative-address-to-4KB-page-?lang=en
AND (immediate), Bitwise AND (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AND--immediate---Bitwise-AND--immediate--?lang=en
AND (shifted register), Bitwise AND (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AND--shifted-register---Bitwise-AND--shifted-register--?lang=en
ANDS (immediate)," Bitwise AND (immediate), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ANDS--immediate---Bitwise-AND--immediate---setting-flags-?lang=en
ANDS (shifted register)," Bitwise AND (shifted register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ANDS--shifted-register---Bitwise-AND--shifted-register---setting-flags-?lang=en
ASR (immediate), Arithmetic Shift Right (immediate): an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ASR--immediate---Arithmetic-Shift-Right--immediate---an-alias-of-SBFM-?lang=en
ASR (register), Arithmetic Shift Right (register): an alias of ASRV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ASR--register---Arithmetic-Shift-Right--register---an-alias-of-ASRV-?lang=en
ASRV, Arithmetic Shift Right Variable.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ASRV--Arithmetic-Shift-Right-Variable-?lang=en
AT, Address Translate: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AT--Address-Translate--an-alias-of-SYS-?lang=en
"AUTDA, AUTDZA"," Authenticate Data address, using key A.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AUTDA--AUTDZA--Authenticate-Data-address--using-key-A-?lang=en
"AUTDB, AUTDZB"," Authenticate Data address, using key B.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AUTDB--AUTDZB--Authenticate-Data-address--using-key-B-?lang=en
"AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIZA"," Authenticate Instruction address, using key A.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AUTIA--AUTIA1716--AUTIASP--AUTIAZ--AUTIZA--Authenticate-Instruction-address--using-key-A-?lang=en
"AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZB"," Authenticate Instruction address, using key B.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AUTIB--AUTIB1716--AUTIBSP--AUTIBZ--AUTIZB--Authenticate-Instruction-address--using-key-B-?lang=en
AXFLAG, Convert floating-point condition flags from Arm to external format.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/AXFLAG--Convert-floating-point-condition-flags-from-Arm-to-external-format-?lang=en
B, Branch.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/B--Branch-?lang=en
B.cond, Branch conditionally.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/B-cond--Branch-conditionally-?lang=en
BFC, Bitfield Clear: an alias of BFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BFC--Bitfield-Clear--an-alias-of-BFM-?lang=en
BFI, Bitfield Insert: an alias of BFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BFI--Bitfield-Insert--an-alias-of-BFM-?lang=en
BFM, Bitfield Move.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BFM--Bitfield-Move-?lang=en
BFXIL, Bitfield extract and insert at low end: an alias of BFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BFXIL--Bitfield-extract-and-insert-at-low-end--an-alias-of-BFM-?lang=en
BIC (shifted register), Bitwise Bit Clear (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BIC--shifted-register---Bitwise-Bit-Clear--shifted-register--?lang=en
BICS (shifted register)," Bitwise Bit Clear (shifted register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BICS--shifted-register---Bitwise-Bit-Clear--shifted-register---setting-flags-?lang=en
BL, Branch with Link.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BL--Branch-with-Link-?lang=en
BLR, Branch with Link to Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BLR--Branch-with-Link-to-Register-?lang=en
"BLRAA, BLRAAZ, BLRAB, BLRABZ"," Branch with Link to Register, with pointer authentication.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BLRAA--BLRAAZ--BLRAB--BLRABZ--Branch-with-Link-to-Register--with-pointer-authentication-?lang=en
BR, Branch to Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BR--Branch-to-Register-?lang=en
"BRAA, BRAAZ, BRAB, BRABZ"," Branch to Register, with pointer authentication.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BRAA--BRAAZ--BRAB--BRABZ--Branch-to-Register--with-pointer-authentication-?lang=en
BRK, Breakpoint instruction.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BRK--Breakpoint-instruction-?lang=en
BTI, Branch Target Identification.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/BTI--Branch-Target-Identification-?lang=en
"CAS, CASA, CASAL, CASL", Compare and Swap word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CAS--CASA--CASAL--CASL--Compare-and-Swap-word-or-doubleword-in-memory-?lang=en
"CASB, CASAB, CASALB, CASLB", Compare and Swap byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CASB--CASAB--CASALB--CASLB--Compare-and-Swap-byte-in-memory-?lang=en
"CASH, CASAH, CASALH, CASLH", Compare and Swap halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CASH--CASAH--CASALH--CASLH--Compare-and-Swap-halfword-in-memory-?lang=en
"CASP, CASPA, CASPAL, CASPL", Compare and Swap Pair of words or doublewords in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CASP--CASPA--CASPAL--CASPL--Compare-and-Swap-Pair-of-words-or-doublewords-in-memory-?lang=en
CBNZ, Compare and Branch on Nonzero.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CBNZ--Compare-and-Branch-on-Nonzero-?lang=en
CBZ, Compare and Branch on Zero.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CBZ--Compare-and-Branch-on-Zero-?lang=en
CCMN (immediate), Conditional Compare Negative (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CCMN--immediate---Conditional-Compare-Negative--immediate--?lang=en
CCMN (register), Conditional Compare Negative (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CCMN--register---Conditional-Compare-Negative--register--?lang=en
CCMP (immediate), Conditional Compare (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CCMP--immediate---Conditional-Compare--immediate--?lang=en
CCMP (register), Conditional Compare (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CCMP--register---Conditional-Compare--register--?lang=en
CFINV, Invert Carry Flag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CFINV--Invert-Carry-Flag-?lang=en
CFP, Control Flow Prediction Restriction by Context: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CFP--Control-Flow-Prediction-Restriction-by-Context--an-alias-of-SYS-?lang=en
CINC, Conditional Increment: an alias of CSINC.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CINC--Conditional-Increment--an-alias-of-CSINC-?lang=en
CINV, Conditional Invert: an alias of CSINV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CINV--Conditional-Invert--an-alias-of-CSINV-?lang=en
CLREX, Clear Exclusive.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CLREX--Clear-Exclusive-?lang=en
CLS, Count Leading Sign bits.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CLS--Count-Leading-Sign-bits-?lang=en
CLZ, Count Leading Zeros.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CLZ--Count-Leading-Zeros-?lang=en
CMN (extended register), Compare Negative (extended register): an alias of ADDS (extended register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMN--extended-register---Compare-Negative--extended-register---an-alias-of-ADDS--extended-register--?lang=en
CMN (immediate), Compare Negative (immediate): an alias of ADDS (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMN--immediate---Compare-Negative--immediate---an-alias-of-ADDS--immediate--?lang=en
CMN (shifted register), Compare Negative (shifted register): an alias of ADDS (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMN--shifted-register---Compare-Negative--shifted-register---an-alias-of-ADDS--shifted-register--?lang=en
CMP (extended register), Compare (extended register): an alias of SUBS (extended register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMP--extended-register---Compare--extended-register---an-alias-of-SUBS--extended-register--?lang=en
CMP (immediate), Compare (immediate): an alias of SUBS (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMP--immediate---Compare--immediate---an-alias-of-SUBS--immediate--?lang=en
CMP (shifted register), Compare (shifted register): an alias of SUBS (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMP--shifted-register---Compare--shifted-register---an-alias-of-SUBS--shifted-register--?lang=en
CMPP, Compare with Tag: an alias of SUBPS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CMPP--Compare-with-Tag--an-alias-of-SUBPS-?lang=en
CNEG, Conditional Negate: an alias of CSNEG.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CNEG--Conditional-Negate--an-alias-of-CSNEG-?lang=en
CPP, Cache Prefetch Prediction Restriction by Context: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CPP--Cache-Prefetch-Prediction-Restriction-by-Context--an-alias-of-SYS-?lang=en
"CRC32B, CRC32H, CRC32W, CRC32X", CRC32 checksum.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CRC32B--CRC32H--CRC32W--CRC32X--CRC32-checksum-?lang=en
"CRC32CB, CRC32CH, CRC32CW, CRC32CX", CRC32C checksum.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CRC32CB--CRC32CH--CRC32CW--CRC32CX--CRC32C-checksum-?lang=en
CSDB, Consumption of Speculative Data Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSDB--Consumption-of-Speculative-Data-Barrier-?lang=en
CSEL, Conditional Select.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSEL--Conditional-Select-?lang=en
CSET, Conditional Set: an alias of CSINC.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSET--Conditional-Set--an-alias-of-CSINC-?lang=en
CSETM, Conditional Set Mask: an alias of CSINV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSETM--Conditional-Set-Mask--an-alias-of-CSINV-?lang=en
CSINC, Conditional Select Increment.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSINC--Conditional-Select-Increment-?lang=en
CSINV, Conditional Select Invert.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSINV--Conditional-Select-Invert-?lang=en
CSNEG, Conditional Select Negation.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/CSNEG--Conditional-Select-Negation-?lang=en
DC, Data Cache operation: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DC--Data-Cache-operation--an-alias-of-SYS-?lang=en
DCPS1, Debug Change PE State to EL1..,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1--?lang=en
DCPS2, Debug Change PE State to EL2..,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DCPS2--Debug-Change-PE-State-to-EL2--?lang=en
DCPS3, Debug Change PE State to EL3.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DCPS3--Debug-Change-PE-State-to-EL3-?lang=en
DGH, Data Gathering Hint.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DGH--Data-Gathering-Hint-?lang=en
DMB, Data Memory Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DMB--Data-Memory-Barrier-?lang=en
DRPS, Debug restore process state.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DRPS--Debug-restore-process-state-?lang=en
DSB, Data Synchronization Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DSB--Data-Synchronization-Barrier-?lang=en
DVP, Data Value Prediction Restriction by Context: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/DVP--Data-Value-Prediction-Restriction-by-Context--an-alias-of-SYS-?lang=en
EON (shifted register), Bitwise Exclusive OR NOT (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/EON--shifted-register---Bitwise-Exclusive-OR-NOT--shifted-register--?lang=en
EOR (immediate), Bitwise Exclusive OR (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/EOR--immediate---Bitwise-Exclusive-OR--immediate--?lang=en
EOR (shifted register), Bitwise Exclusive OR (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/EOR--shifted-register---Bitwise-Exclusive-OR--shifted-register--?lang=en
ERET, Exception Return.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ERET--Exception-Return-?lang=en
"ERETAA, ERETAB"," Exception Return, with pointer authentication.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ERETAA--ERETAB--Exception-Return--with-pointer-authentication-?lang=en
ESB, Error Synchronization Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ESB--Error-Synchronization-Barrier-?lang=en
EXTR, Extract register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/EXTR--Extract-register-?lang=en
GMI, Tag Mask Insert.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/GMI--Tag-Mask-Insert-?lang=en
HINT, Hint instruction.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/HINT--Hint-instruction-?lang=en
HLT, Halt instruction.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/HLT--Halt-instruction-?lang=en
HVC, Hypervisor Call.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/HVC--Hypervisor-Call-?lang=en
IC, Instruction Cache operation: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/IC--Instruction-Cache-operation--an-alias-of-SYS-?lang=en
IRG, Insert Random Tag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/IRG--Insert-Random-Tag-?lang=en
ISB, Instruction Synchronization Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ISB--Instruction-Synchronization-Barrier-?lang=en
LD64B, Single-copy Atomic 64-byte Load.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LD64B--Single-copy-Atomic-64-byte-Load-?lang=en
"LDADD, LDADDA, LDADDAL, LDADDL", Atomic add on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDADD--LDADDA--LDADDAL--LDADDL--Atomic-add-on-word-or-doubleword-in-memory-?lang=en
"LDADDB, LDADDAB, LDADDALB, LDADDLB", Atomic add on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDADDB--LDADDAB--LDADDALB--LDADDLB--Atomic-add-on-byte-in-memory-?lang=en
"LDADDH, LDADDAH, LDADDALH, LDADDLH", Atomic add on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDADDH--LDADDAH--LDADDALH--LDADDLH--Atomic-add-on-halfword-in-memory-?lang=en
LDAPR, Load-Acquire RCpc Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPR--Load-Acquire-RCpc-Register-?lang=en
LDAPRB, Load-Acquire RCpc Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPRB--Load-Acquire-RCpc-Register-Byte-?lang=en
LDAPRH, Load-Acquire RCpc Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPRH--Load-Acquire-RCpc-Register-Halfword-?lang=en
LDAPUR, Load-Acquire RCpc Register (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPUR--Load-Acquire-RCpc-Register--unscaled--?lang=en
LDAPURB, Load-Acquire RCpc Register Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPURB--Load-Acquire-RCpc-Register-Byte--unscaled--?lang=en
LDAPURH, Load-Acquire RCpc Register Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPURH--Load-Acquire-RCpc-Register-Halfword--unscaled--?lang=en
LDAPURSB, Load-Acquire RCpc Register Signed Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPURSB--Load-Acquire-RCpc-Register-Signed-Byte--unscaled--?lang=en
LDAPURSH, Load-Acquire RCpc Register Signed Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPURSH--Load-Acquire-RCpc-Register-Signed-Halfword--unscaled--?lang=en
LDAPURSW, Load-Acquire RCpc Register Signed Word (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAPURSW--Load-Acquire-RCpc-Register-Signed-Word--unscaled--?lang=en
LDAR, Load-Acquire Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAR--Load-Acquire-Register-?lang=en
LDARB, Load-Acquire Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDARB--Load-Acquire-Register-Byte-?lang=en
LDARH, Load-Acquire Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDARH--Load-Acquire-Register-Halfword-?lang=en
LDAXP, Load-Acquire Exclusive Pair of Registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAXP--Load-Acquire-Exclusive-Pair-of-Registers-?lang=en
LDAXR, Load-Acquire Exclusive Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAXR--Load-Acquire-Exclusive-Register-?lang=en
LDAXRB, Load-Acquire Exclusive Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAXRB--Load-Acquire-Exclusive-Register-Byte-?lang=en
LDAXRH, Load-Acquire Exclusive Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDAXRH--Load-Acquire-Exclusive-Register-Halfword-?lang=en
"LDCLR, LDCLRA, LDCLRAL, LDCLRL", Atomic bit clear on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDCLR--LDCLRA--LDCLRAL--LDCLRL--Atomic-bit-clear-on-word-or-doubleword-in-memory-?lang=en
"LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB", Atomic bit clear on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDCLRB--LDCLRAB--LDCLRALB--LDCLRLB--Atomic-bit-clear-on-byte-in-memory-?lang=en
"LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH", Atomic bit clear on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDCLRH--LDCLRAH--LDCLRALH--LDCLRLH--Atomic-bit-clear-on-halfword-in-memory-?lang=en
"LDEOR, LDEORA, LDEORAL, LDEORL", Atomic exclusive OR on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDEOR--LDEORA--LDEORAL--LDEORL--Atomic-exclusive-OR-on-word-or-doubleword-in-memory-?lang=en
"LDEORB, LDEORAB, LDEORALB, LDEORLB", Atomic exclusive OR on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDEORB--LDEORAB--LDEORALB--LDEORLB--Atomic-exclusive-OR-on-byte-in-memory-?lang=en
"LDEORH, LDEORAH, LDEORALH, LDEORLH", Atomic exclusive OR on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDEORH--LDEORAH--LDEORALH--LDEORLH--Atomic-exclusive-OR-on-halfword-in-memory-?lang=en
LDG, Load Allocation Tag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDG--Load-Allocation-Tag-?lang=en
LDGM, Load Tag Multiple.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDGM--Load-Tag-Multiple-?lang=en
LDLAR, Load LOAcquire Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDLAR--Load-LOAcquire-Register-?lang=en
LDLARB, Load LOAcquire Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDLARB--Load-LOAcquire-Register-Byte-?lang=en
LDLARH, Load LOAcquire Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDLARH--Load-LOAcquire-Register-Halfword-?lang=en
LDNP," Load Pair of Registers, with non-temporal hint.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDNP--Load-Pair-of-Registers--with-non-temporal-hint-?lang=en
LDP, Load Pair of Registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDP--Load-Pair-of-Registers-?lang=en
LDPSW, Load Pair of Registers Signed Word.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDPSW--Load-Pair-of-Registers-Signed-Word-?lang=en
LDR (immediate), Load Register (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDR--immediate---Load-Register--immediate--?lang=en
LDR (literal), Load Register (literal).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDR--literal---Load-Register--literal--?lang=en
LDR (register), Load Register (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDR--register---Load-Register--register--?lang=en
"LDRAA, LDRAB"," Load Register, with pointer authentication.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRAA--LDRAB--Load-Register--with-pointer-authentication-?lang=en
LDRB (immediate), Load Register Byte (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRB--immediate---Load-Register-Byte--immediate--?lang=en
LDRB (register), Load Register Byte (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRB--register---Load-Register-Byte--register--?lang=en
LDRH (immediate), Load Register Halfword (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRH--immediate---Load-Register-Halfword--immediate--?lang=en
LDRH (register), Load Register Halfword (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRH--register---Load-Register-Halfword--register--?lang=en
LDRSB (immediate), Load Register Signed Byte (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSB--immediate---Load-Register-Signed-Byte--immediate--?lang=en
LDRSB (register), Load Register Signed Byte (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSB--register---Load-Register-Signed-Byte--register--?lang=en
LDRSH (immediate), Load Register Signed Halfword (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSH--immediate---Load-Register-Signed-Halfword--immediate--?lang=en
LDRSH (register), Load Register Signed Halfword (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSH--register---Load-Register-Signed-Halfword--register--?lang=en
LDRSW (immediate), Load Register Signed Word (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSW--immediate---Load-Register-Signed-Word--immediate--?lang=en
LDRSW (literal), Load Register Signed Word (literal).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSW--literal---Load-Register-Signed-Word--literal--?lang=en
LDRSW (register), Load Register Signed Word (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDRSW--register---Load-Register-Signed-Word--register--?lang=en
"LDSET, LDSETA, LDSETAL, LDSETL", Atomic bit set on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSET--LDSETA--LDSETAL--LDSETL--Atomic-bit-set-on-word-or-doubleword-in-memory-?lang=en
"LDSETB, LDSETAB, LDSETALB, LDSETLB", Atomic bit set on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSETB--LDSETAB--LDSETALB--LDSETLB--Atomic-bit-set-on-byte-in-memory-?lang=en
"LDSETH, LDSETAH, LDSETALH, LDSETLH", Atomic bit set on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSETH--LDSETAH--LDSETALH--LDSETLH--Atomic-bit-set-on-halfword-in-memory-?lang=en
"LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL", Atomic signed maximum on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMAX--LDSMAXA--LDSMAXAL--LDSMAXL--Atomic-signed-maximum-on-word-or-doubleword-in-memory-?lang=en
"LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB", Atomic signed maximum on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMAXB--LDSMAXAB--LDSMAXALB--LDSMAXLB--Atomic-signed-maximum-on-byte-in-memory-?lang=en
"LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH", Atomic signed maximum on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMAXH--LDSMAXAH--LDSMAXALH--LDSMAXLH--Atomic-signed-maximum-on-halfword-in-memory-?lang=en
"LDSMIN, LDSMINA, LDSMINAL, LDSMINL", Atomic signed minimum on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMIN--LDSMINA--LDSMINAL--LDSMINL--Atomic-signed-minimum-on-word-or-doubleword-in-memory-?lang=en
"LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB", Atomic signed minimum on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMINB--LDSMINAB--LDSMINALB--LDSMINLB--Atomic-signed-minimum-on-byte-in-memory-?lang=en
"LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH", Atomic signed minimum on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDSMINH--LDSMINAH--LDSMINALH--LDSMINLH--Atomic-signed-minimum-on-halfword-in-memory-?lang=en
LDTR, Load Register (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTR--Load-Register--unprivileged--?lang=en
LDTRB, Load Register Byte (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTRB--Load-Register-Byte--unprivileged--?lang=en
LDTRH, Load Register Halfword (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTRH--Load-Register-Halfword--unprivileged--?lang=en
LDTRSB, Load Register Signed Byte (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTRSB--Load-Register-Signed-Byte--unprivileged--?lang=en
LDTRSH, Load Register Signed Halfword (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTRSH--Load-Register-Signed-Halfword--unprivileged--?lang=en
LDTRSW, Load Register Signed Word (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDTRSW--Load-Register-Signed-Word--unprivileged--?lang=en
"LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL", Atomic unsigned maximum on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMAX--LDUMAXA--LDUMAXAL--LDUMAXL--Atomic-unsigned-maximum-on-word-or-doubleword-in-memory-?lang=en
"LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB", Atomic unsigned maximum on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMAXB--LDUMAXAB--LDUMAXALB--LDUMAXLB--Atomic-unsigned-maximum-on-byte-in-memory-?lang=en
"LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH", Atomic unsigned maximum on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMAXH--LDUMAXAH--LDUMAXALH--LDUMAXLH--Atomic-unsigned-maximum-on-halfword-in-memory-?lang=en
"LDUMIN, LDUMINA, LDUMINAL, LDUMINL", Atomic unsigned minimum on word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMIN--LDUMINA--LDUMINAL--LDUMINL--Atomic-unsigned-minimum-on-word-or-doubleword-in-memory-?lang=en
"LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB", Atomic unsigned minimum on byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMINB--LDUMINAB--LDUMINALB--LDUMINLB--Atomic-unsigned-minimum-on-byte-in-memory-?lang=en
"LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH", Atomic unsigned minimum on halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUMINH--LDUMINAH--LDUMINALH--LDUMINLH--Atomic-unsigned-minimum-on-halfword-in-memory-?lang=en
LDUR, Load Register (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDUR--Load-Register--unscaled--?lang=en
LDURB, Load Register Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDURB--Load-Register-Byte--unscaled--?lang=en
LDURH, Load Register Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDURH--Load-Register-Halfword--unscaled--?lang=en
LDURSB, Load Register Signed Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDURSB--Load-Register-Signed-Byte--unscaled--?lang=en
LDURSH, Load Register Signed Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDURSH--Load-Register-Signed-Halfword--unscaled--?lang=en
LDURSW, Load Register Signed Word (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDURSW--Load-Register-Signed-Word--unscaled--?lang=en
LDXP, Load Exclusive Pair of Registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDXP--Load-Exclusive-Pair-of-Registers-?lang=en
LDXR, Load Exclusive Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDXR--Load-Exclusive-Register-?lang=en
LDXRB, Load Exclusive Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDXRB--Load-Exclusive-Register-Byte-?lang=en
LDXRH, Load Exclusive Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LDXRH--Load-Exclusive-Register-Halfword-?lang=en
LSL (immediate), Logical Shift Left (immediate): an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSL--immediate---Logical-Shift-Left--immediate---an-alias-of-UBFM-?lang=en
LSL (register), Logical Shift Left (register): an alias of LSLV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSL--register---Logical-Shift-Left--register---an-alias-of-LSLV-?lang=en
LSLV, Logical Shift Left Variable.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSLV--Logical-Shift-Left-Variable-?lang=en
LSR (immediate), Logical Shift Right (immediate): an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSR--immediate---Logical-Shift-Right--immediate---an-alias-of-UBFM-?lang=en
LSR (register), Logical Shift Right (register): an alias of LSRV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSR--register---Logical-Shift-Right--register---an-alias-of-LSRV-?lang=en
LSRV, Logical Shift Right Variable.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/LSRV--Logical-Shift-Right-Variable-?lang=en
MADD, Multiply-Add.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MADD--Multiply-Add-?lang=en
MNEG, Multiply-Negate: an alias of MSUB.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MNEG--Multiply-Negate--an-alias-of-MSUB-?lang=en
MOV (bitmask immediate), Move (bitmask immediate): an alias of ORR (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOV--bitmask-immediate---Move--bitmask-immediate---an-alias-of-ORR--immediate--?lang=en
MOV (inverted wide immediate), Move (inverted wide immediate): an alias of MOVN.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOV--inverted-wide-immediate---Move--inverted-wide-immediate---an-alias-of-MOVN-?lang=en
MOV (register), Move (register): an alias of ORR (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOV--register---Move--register---an-alias-of-ORR--shifted-register--?lang=en
MOV (to/from SP), Move between register and stack pointer: an alias of ADD (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOV--to-from-SP---Move-between-register-and-stack-pointer--an-alias-of-ADD--immediate--?lang=en
MOV (wide immediate), Move (wide immediate): an alias of MOVZ.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOV--wide-immediate---Move--wide-immediate---an-alias-of-MOVZ-?lang=en
MOVK, Move wide with keep.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOVK--Move-wide-with-keep-?lang=en
MOVN, Move wide with NOT.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOVN--Move-wide-with-NOT-?lang=en
MOVZ, Move wide with zero.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MOVZ--Move-wide-with-zero-?lang=en
MRS, Move System Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MRS--Move-System-Register-?lang=en
MSR (immediate), Move immediate value to Special Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MSR--immediate---Move-immediate-value-to-Special-Register-?lang=en
MSR (register), Move general-purpose register to System Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MSR--register---Move-general-purpose-register-to-System-Register-?lang=en
MSUB, Multiply-Subtract.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MSUB--Multiply-Subtract-?lang=en
MUL, Multiply: an alias of MADD.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MUL--Multiply--an-alias-of-MADD-?lang=en
MVN, Bitwise NOT: an alias of ORN (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/MVN--Bitwise-NOT--an-alias-of-ORN--shifted-register--?lang=en
NEG (shifted register), Negate (shifted register): an alias of SUB (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/NEG--shifted-register---Negate--shifted-register---an-alias-of-SUB--shifted-register--?lang=en
NEGS," Negate, setting flags: an alias of SUBS (shifted register).",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/NEGS--Negate--setting-flags--an-alias-of-SUBS--shifted-register--?lang=en
NGC, Negate with Carry: an alias of SBC.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/NGC--Negate-with-Carry--an-alias-of-SBC-?lang=en
NGCS," Negate with Carry, setting flags: an alias of SBCS.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/NGCS--Negate-with-Carry--setting-flags--an-alias-of-SBCS-?lang=en
NOP, No Operation.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/NOP--No-Operation-?lang=en
ORN (shifted register), Bitwise OR NOT (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ORN--shifted-register---Bitwise-OR-NOT--shifted-register--?lang=en
ORR (immediate), Bitwise OR (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ORR--immediate---Bitwise-OR--immediate--?lang=en
ORR (shifted register), Bitwise OR (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ORR--shifted-register---Bitwise-OR--shifted-register--?lang=en
"PACDA, PACDZA"," Pointer Authentication Code for Data address, using key A.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PACDA--PACDZA--Pointer-Authentication-Code-for-Data-address--using-key-A-?lang=en
"PACDB, PACDZB"," Pointer Authentication Code for Data address, using key B.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PACDB--PACDZB--Pointer-Authentication-Code-for-Data-address--using-key-B-?lang=en
PACGA," Pointer Authentication Code, using Generic key.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PACGA--Pointer-Authentication-Code--using-Generic-key-?lang=en
"PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA"," Pointer Authentication Code for Instruction address, using key A.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PACIA--PACIA1716--PACIASP--PACIAZ--PACIZA--Pointer-Authentication-Code-for-Instruction-address--using-key-A-?lang=en
"PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZB"," Pointer Authentication Code for Instruction address, using key B.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PACIB--PACIB1716--PACIBSP--PACIBZ--PACIZB--Pointer-Authentication-Code-for-Instruction-address--using-key-B-?lang=en
PRFM (immediate), Prefetch Memory (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PRFM--immediate---Prefetch-Memory--immediate--?lang=en
PRFM (literal), Prefetch Memory (literal).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PRFM--literal---Prefetch-Memory--literal--?lang=en
PRFM (register), Prefetch Memory (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PRFM--register---Prefetch-Memory--register--?lang=en
PRFUM, Prefetch Memory (unscaled offset).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PRFUM--Prefetch-Memory--unscaled-offset--?lang=en
PSB CSYNC, Profiling Synchronization Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PSB-CSYNC--Profiling-Synchronization-Barrier-?lang=en
PSSBB, Physical Speculative Store Bypass Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/PSSBB--Physical-Speculative-Store-Bypass-Barrier-?lang=en
RBIT, Reverse Bits.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/RBIT--Reverse-Bits-?lang=en
RET, Return from subroutine.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/RET--Return-from-subroutine-?lang=en
"RETAA, RETAB"," Return from subroutine, with pointer authentication.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/RETAA--RETAB--Return-from-subroutine--with-pointer-authentication-?lang=en
REV, Reverse Bytes.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/REV--Reverse-Bytes-?lang=en
REV16, Reverse bytes in 16-bit halfwords.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/REV16--Reverse-bytes-in-16-bit-halfwords-?lang=en
REV32, Reverse bytes in 32-bit words.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/REV32--Reverse-bytes-in-32-bit-words-?lang=en
REV64, Reverse Bytes: an alias of REV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/REV64--Reverse-Bytes--an-alias-of-REV-?lang=en
RMIF," Rotate, Mask Insert Flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/RMIF--Rotate--Mask-Insert-Flags-?lang=en
ROR (immediate), Rotate right (immediate): an alias of EXTR.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ROR--immediate---Rotate-right--immediate---an-alias-of-EXTR-?lang=en
ROR (register), Rotate Right (register): an alias of RORV.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ROR--register---Rotate-Right--register---an-alias-of-RORV-?lang=en
RORV, Rotate Right Variable.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/RORV--Rotate-Right-Variable-?lang=en
SB, Speculation Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SB--Speculation-Barrier-?lang=en
SBC, Subtract with Carry.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SBC--Subtract-with-Carry-?lang=en
SBCS," Subtract with Carry, setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SBCS--Subtract-with-Carry--setting-flags-?lang=en
SBFIZ, Signed Bitfield Insert in Zero: an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SBFIZ--Signed-Bitfield-Insert-in-Zero--an-alias-of-SBFM-?lang=en
SBFM, Signed Bitfield Move.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SBFM--Signed-Bitfield-Move-?lang=en
SBFX, Signed Bitfield Extract: an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SBFX--Signed-Bitfield-Extract--an-alias-of-SBFM-?lang=en
SDIV, Signed Divide.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SDIV--Signed-Divide-?lang=en
"SETF8, SETF16", Evaluation of 8 or 16 bit flag values.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SETF8--SETF16--Evaluation-of-8-or-16-bit-flag-values-?lang=en
SEV, Send Event.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SEV--Send-Event-?lang=en
SEVL, Send Event Local.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SEVL--Send-Event-Local-?lang=en
SMADDL, Signed Multiply-Add Long.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMADDL--Signed-Multiply-Add-Long-?lang=en
SMC, Secure Monitor Call.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMC--Secure-Monitor-Call-?lang=en
SMNEGL, Signed Multiply-Negate Long: an alias of SMSUBL.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMNEGL--Signed-Multiply-Negate-Long--an-alias-of-SMSUBL-?lang=en
SMSUBL, Signed Multiply-Subtract Long.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMSUBL--Signed-Multiply-Subtract-Long-?lang=en
SMULH, Signed Multiply High.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMULH--Signed-Multiply-High-?lang=en
SMULL, Signed Multiply Long: an alias of SMADDL.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SMULL--Signed-Multiply-Long--an-alias-of-SMADDL-?lang=en
SSBB, Speculative Store Bypass Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SSBB--Speculative-Store-Bypass-Barrier-?lang=en
ST2G, Store Allocation Tags.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ST2G--Store-Allocation-Tags-?lang=en
ST64B, Single-copy Atomic 64-byte Store without Return.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ST64B--Single-copy-Atomic-64-byte-Store-without-Return-?lang=en
ST64BV, Single-copy Atomic 64-byte Store with Return.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ST64BV--Single-copy-Atomic-64-byte-Store-with-Return-?lang=en
ST64BV0, Single-copy Atomic 64-byte EL0 Store with Return.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/ST64BV0--Single-copy-Atomic-64-byte-EL0-Store-with-Return-?lang=en
"STADD, STADDL"," Atomic add on word or doubleword in memory, without return: an alias of LDADD, LDADDA, LDADDAL, LDADDL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STADD--STADDL--Atomic-add-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDADD--LDADDA--LDADDAL--LDADDL-?lang=en
"STADDB, STADDLB"," Atomic add on byte in memory, without return: an alias of LDADDB, LDADDAB, LDADDALB, LDADDLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STADDB--STADDLB--Atomic-add-on-byte-in-memory--without-return--an-alias-of-LDADDB--LDADDAB--LDADDALB--LDADDLB-?lang=en
"STADDH, STADDLH"," Atomic add on halfword in memory, without return: an alias of LDADDH, LDADDAH, LDADDALH, LDADDLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STADDH--STADDLH--Atomic-add-on-halfword-in-memory--without-return--an-alias-of-LDADDH--LDADDAH--LDADDALH--LDADDLH-?lang=en
"STCLR, STCLRL"," Atomic bit clear on word or doubleword in memory, without return: an alias of LDCLR, LDCLRA, LDCLRAL, LDCLRL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STCLR--STCLRL--Atomic-bit-clear-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDCLR--LDCLRA--LDCLRAL--LDCLRL-?lang=en
"STCLRB, STCLRLB"," Atomic bit clear on byte in memory, without return: an alias of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STCLRB--STCLRLB--Atomic-bit-clear-on-byte-in-memory--without-return--an-alias-of-LDCLRB--LDCLRAB--LDCLRALB--LDCLRLB-?lang=en
"STCLRH, STCLRLH"," Atomic bit clear on halfword in memory, without return: an alias of LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STCLRH--STCLRLH--Atomic-bit-clear-on-halfword-in-memory--without-return--an-alias-of-LDCLRH--LDCLRAH--LDCLRALH--LDCLRLH-?lang=en
"STEOR, STEORL"," Atomic exclusive OR on word or doubleword in memory, without return: an alias of LDEOR, LDEORA, LDEORAL, LDEORL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STEOR--STEORL--Atomic-exclusive-OR-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDEOR--LDEORA--LDEORAL--LDEORL-?lang=en
"STEORB, STEORLB"," Atomic exclusive OR on byte in memory, without return: an alias of LDEORB, LDEORAB, LDEORALB, LDEORLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STEORB--STEORLB--Atomic-exclusive-OR-on-byte-in-memory--without-return--an-alias-of-LDEORB--LDEORAB--LDEORALB--LDEORLB-?lang=en
"STEORH, STEORLH"," Atomic exclusive OR on halfword in memory, without return: an alias of LDEORH, LDEORAH, LDEORALH, LDEORLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STEORH--STEORLH--Atomic-exclusive-OR-on-halfword-in-memory--without-return--an-alias-of-LDEORH--LDEORAH--LDEORALH--LDEORLH-?lang=en
STG, Store Allocation Tag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STG--Store-Allocation-Tag-?lang=en
STGM, Store Tag Multiple.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STGM--Store-Tag-Multiple-?lang=en
STGP, Store Allocation Tag and Pair of registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STGP--Store-Allocation-Tag-and-Pair-of-registers-?lang=en
STLLR, Store LORelease Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLLR--Store-LORelease-Register-?lang=en
STLLRB, Store LORelease Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLLRB--Store-LORelease-Register-Byte-?lang=en
STLLRH, Store LORelease Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLLRH--Store-LORelease-Register-Halfword-?lang=en
STLR, Store-Release Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLR--Store-Release-Register-?lang=en
STLRB, Store-Release Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLRB--Store-Release-Register-Byte-?lang=en
STLRH, Store-Release Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLRH--Store-Release-Register-Halfword-?lang=en
STLUR, Store-Release Register (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLUR--Store-Release-Register--unscaled--?lang=en
STLURB, Store-Release Register Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLURB--Store-Release-Register-Byte--unscaled--?lang=en
STLURH, Store-Release Register Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLURH--Store-Release-Register-Halfword--unscaled--?lang=en
STLXP, Store-Release Exclusive Pair of registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLXP--Store-Release-Exclusive-Pair-of-registers-?lang=en
STLXR, Store-Release Exclusive Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLXR--Store-Release-Exclusive-Register-?lang=en
STLXRB, Store-Release Exclusive Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLXRB--Store-Release-Exclusive-Register-Byte-?lang=en
STLXRH, Store-Release Exclusive Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STLXRH--Store-Release-Exclusive-Register-Halfword-?lang=en
STNP," Store Pair of Registers, with non-temporal hint.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STNP--Store-Pair-of-Registers--with-non-temporal-hint-?lang=en
STP, Store Pair of Registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STP--Store-Pair-of-Registers-?lang=en
STR (immediate), Store Register (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STR--immediate---Store-Register--immediate--?lang=en
STR (register), Store Register (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STR--register---Store-Register--register--?lang=en
STRB (immediate), Store Register Byte (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STRB--immediate---Store-Register-Byte--immediate--?lang=en
STRB (register), Store Register Byte (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STRB--register---Store-Register-Byte--register--?lang=en
STRH (immediate), Store Register Halfword (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STRH--immediate---Store-Register-Halfword--immediate--?lang=en
STRH (register), Store Register Halfword (register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STRH--register---Store-Register-Halfword--register--?lang=en
"STSET, STSETL"," Atomic bit set on word or doubleword in memory, without return: an alias of LDSET, LDSETA, LDSETAL, LDSETL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSET--STSETL--Atomic-bit-set-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDSET--LDSETA--LDSETAL--LDSETL-?lang=en
"STSETB, STSETLB"," Atomic bit set on byte in memory, without return: an alias of LDSETB, LDSETAB, LDSETALB, LDSETLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSETB--STSETLB--Atomic-bit-set-on-byte-in-memory--without-return--an-alias-of-LDSETB--LDSETAB--LDSETALB--LDSETLB-?lang=en
"STSETH, STSETLH"," Atomic bit set on halfword in memory, without return: an alias of LDSETH, LDSETAH, LDSETALH, LDSETLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSETH--STSETLH--Atomic-bit-set-on-halfword-in-memory--without-return--an-alias-of-LDSETH--LDSETAH--LDSETALH--LDSETLH-?lang=en
"STSMAX, STSMAXL"," Atomic signed maximum on word or doubleword in memory, without return: an alias of LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMAX--STSMAXL--Atomic-signed-maximum-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDSMAX--LDSMAXA--LDSMAXAL--LDSMAXL-?lang=en
"STSMAXB, STSMAXLB"," Atomic signed maximum on byte in memory, without return: an alias of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMAXB--STSMAXLB--Atomic-signed-maximum-on-byte-in-memory--without-return--an-alias-of-LDSMAXB--LDSMAXAB--LDSMAXALB--LDSMAXLB-?lang=en
"STSMAXH, STSMAXLH"," Atomic signed maximum on halfword in memory, without return: an alias of LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMAXH--STSMAXLH--Atomic-signed-maximum-on-halfword-in-memory--without-return--an-alias-of-LDSMAXH--LDSMAXAH--LDSMAXALH--LDSMAXLH-?lang=en
"STSMIN, STSMINL"," Atomic signed minimum on word or doubleword in memory, without return: an alias of LDSMIN, LDSMINA, LDSMINAL, LDSMINL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMIN--STSMINL--Atomic-signed-minimum-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDSMIN--LDSMINA--LDSMINAL--LDSMINL-?lang=en
"STSMINB, STSMINLB"," Atomic signed minimum on byte in memory, without return: an alias of LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMINB--STSMINLB--Atomic-signed-minimum-on-byte-in-memory--without-return--an-alias-of-LDSMINB--LDSMINAB--LDSMINALB--LDSMINLB-?lang=en
"STSMINH, STSMINLH"," Atomic signed minimum on halfword in memory, without return: an alias of LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STSMINH--STSMINLH--Atomic-signed-minimum-on-halfword-in-memory--without-return--an-alias-of-LDSMINH--LDSMINAH--LDSMINALH--LDSMINLH-?lang=en
STTR, Store Register (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STTR--Store-Register--unprivileged--?lang=en
STTRB, Store Register Byte (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STTRB--Store-Register-Byte--unprivileged--?lang=en
STTRH, Store Register Halfword (unprivileged).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STTRH--Store-Register-Halfword--unprivileged--?lang=en
"STUMAX, STUMAXL"," Atomic unsigned maximum on word or doubleword in memory, without return: an alias of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMAX--STUMAXL--Atomic-unsigned-maximum-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDUMAX--LDUMAXA--LDUMAXAL--LDUMAXL-?lang=en
"STUMAXB, STUMAXLB"," Atomic unsigned maximum on byte in memory, without return: an alias of LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMAXB--STUMAXLB--Atomic-unsigned-maximum-on-byte-in-memory--without-return--an-alias-of-LDUMAXB--LDUMAXAB--LDUMAXALB--LDUMAXLB-?lang=en
"STUMAXH, STUMAXLH"," Atomic unsigned maximum on halfword in memory, without return: an alias of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMAXH--STUMAXLH--Atomic-unsigned-maximum-on-halfword-in-memory--without-return--an-alias-of-LDUMAXH--LDUMAXAH--LDUMAXALH--LDUMAXLH-?lang=en
"STUMIN, STUMINL"," Atomic unsigned minimum on word or doubleword in memory, without return: an alias of LDUMIN, LDUMINA, LDUMINAL, LDUMINL.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMIN--STUMINL--Atomic-unsigned-minimum-on-word-or-doubleword-in-memory--without-return--an-alias-of-LDUMIN--LDUMINA--LDUMINAL--LDUMINL-?lang=en
"STUMINB, STUMINLB"," Atomic unsigned minimum on byte in memory, without return: an alias of LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMINB--STUMINLB--Atomic-unsigned-minimum-on-byte-in-memory--without-return--an-alias-of-LDUMINB--LDUMINAB--LDUMINALB--LDUMINLB-?lang=en
"STUMINH, STUMINLH"," Atomic unsigned minimum on halfword in memory, without return: an alias of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUMINH--STUMINLH--Atomic-unsigned-minimum-on-halfword-in-memory--without-return--an-alias-of-LDUMINH--LDUMINAH--LDUMINALH--LDUMINLH-?lang=en
STUR, Store Register (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STUR--Store-Register--unscaled--?lang=en
STURB, Store Register Byte (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STURB--Store-Register-Byte--unscaled--?lang=en
STURH, Store Register Halfword (unscaled).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STURH--Store-Register-Halfword--unscaled--?lang=en
STXP, Store Exclusive Pair of registers.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STXP--Store-Exclusive-Pair-of-registers-?lang=en
STXR, Store Exclusive Register.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STXR--Store-Exclusive-Register-?lang=en
STXRB, Store Exclusive Register Byte.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STXRB--Store-Exclusive-Register-Byte-?lang=en
STXRH, Store Exclusive Register Halfword.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STXRH--Store-Exclusive-Register-Halfword-?lang=en
STZ2G," Store Allocation Tags, Zeroing.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STZ2G--Store-Allocation-Tags--Zeroing-?lang=en
STZG," Store Allocation Tag, Zeroing.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STZG--Store-Allocation-Tag--Zeroing-?lang=en
STZGM, Store Tag and Zero Multiple.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/STZGM--Store-Tag-and-Zero-Multiple-?lang=en
SUB (extended register), Subtract (extended register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUB--extended-register---Subtract--extended-register--?lang=en
SUB (immediate), Subtract (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUB--immediate---Subtract--immediate--?lang=en
SUB (shifted register), Subtract (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUB--shifted-register---Subtract--shifted-register--?lang=en
SUBG, Subtract with Tag.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBG--Subtract-with-Tag-?lang=en
SUBP, Subtract Pointer.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBP--Subtract-Pointer-?lang=en
SUBPS," Subtract Pointer, setting Flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBPS--Subtract-Pointer--setting-Flags-?lang=en
SUBS (extended register)," Subtract (extended register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBS--extended-register---Subtract--extended-register---setting-flags-?lang=en
SUBS (immediate)," Subtract (immediate), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBS--immediate---Subtract--immediate---setting-flags-?lang=en
SUBS (shifted register)," Subtract (shifted register), setting flags.",https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SUBS--shifted-register---Subtract--shifted-register---setting-flags-?lang=en
SVC, Supervisor Call.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SVC--Supervisor-Call-?lang=en
"SWP, SWPA, SWPAL, SWPL", Swap word or doubleword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SWP--SWPA--SWPAL--SWPL--Swap-word-or-doubleword-in-memory-?lang=en
"SWPB, SWPAB, SWPALB, SWPLB", Swap byte in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SWPB--SWPAB--SWPALB--SWPLB--Swap-byte-in-memory-?lang=en
"SWPH, SWPAH, SWPALH, SWPLH", Swap halfword in memory.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SWPH--SWPAH--SWPALH--SWPLH--Swap-halfword-in-memory-?lang=en
SXTB, Signed Extend Byte: an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SXTB--Signed-Extend-Byte--an-alias-of-SBFM-?lang=en
SXTH, Sign Extend Halfword: an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SXTH--Sign-Extend-Halfword--an-alias-of-SBFM-?lang=en
SXTW, Sign Extend Word: an alias of SBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SXTW--Sign-Extend-Word--an-alias-of-SBFM-?lang=en
SYS, System instruction.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SYS--System-instruction-?lang=en
SYSL, System instruction with result.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/SYSL--System-instruction-with-result-?lang=en
TBNZ, Test bit and Branch if Nonzero.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TBNZ--Test-bit-and-Branch-if-Nonzero-?lang=en
TBZ, Test bit and Branch if Zero.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TBZ--Test-bit-and-Branch-if-Zero-?lang=en
TLBI, TLB Invalidate operation: an alias of SYS.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TLBI--TLB-Invalidate-operation--an-alias-of-SYS-?lang=en
TSB CSYNC, Trace Synchronization Barrier.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TSB-CSYNC--Trace-Synchronization-Barrier-?lang=en
TST (immediate), Test bits (immediate): an alias of ANDS (immediate).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TST--immediate---Test-bits--immediate---an-alias-of-ANDS--immediate--?lang=en
TST (shifted register), Test (shifted register): an alias of ANDS (shifted register).,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/TST--shifted-register---Test--shifted-register---an-alias-of-ANDS--shifted-register--?lang=en
UBFIZ, Unsigned Bitfield Insert in Zero: an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UBFIZ--Unsigned-Bitfield-Insert-in-Zero--an-alias-of-UBFM-?lang=en
UBFM, Unsigned Bitfield Move.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UBFM--Unsigned-Bitfield-Move-?lang=en
UBFX, Unsigned Bitfield Extract: an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UBFX--Unsigned-Bitfield-Extract--an-alias-of-UBFM-?lang=en
UDF, Permanently Undefined.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UDF--Permanently-Undefined-?lang=en
UDIV, Unsigned Divide.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UDIV--Unsigned-Divide-?lang=en
UMADDL, Unsigned Multiply-Add Long.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UMADDL--Unsigned-Multiply-Add-Long-?lang=en
UMNEGL, Unsigned Multiply-Negate Long: an alias of UMSUBL.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UMNEGL--Unsigned-Multiply-Negate-Long--an-alias-of-UMSUBL-?lang=en
UMSUBL, Unsigned Multiply-Subtract Long.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UMSUBL--Unsigned-Multiply-Subtract-Long-?lang=en
UMULH, Unsigned Multiply High.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UMULH--Unsigned-Multiply-High-?lang=en
UMULL, Unsigned Multiply Long: an alias of UMADDL.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UMULL--Unsigned-Multiply-Long--an-alias-of-UMADDL-?lang=en
UXTB, Unsigned Extend Byte: an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UXTB--Unsigned-Extend-Byte--an-alias-of-UBFM-?lang=en
UXTH, Unsigned Extend Halfword: an alias of UBFM.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/UXTH--Unsigned-Extend-Halfword--an-alias-of-UBFM-?lang=en
WFE, Wait For Event.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/WFE--Wait-For-Event-?lang=en
WFET, Wait For Event with Timeout.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/WFET--Wait-For-Event-with-Timeout-?lang=en
WFI, Wait For Interrupt.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/WFI--Wait-For-Interrupt-?lang=en
WFIT, Wait For Interrupt with Timeout.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/WFIT--Wait-For-Interrupt-with-Timeout-?lang=en
XAFLAG, Convert floating-point condition flags from external format to Arm format.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/XAFLAG--Convert-floating-point-condition-flags-from-external-format-to-Arm-format-?lang=en
"XPACD, XPACI, XPACLRI", Strip Pointer Authentication Code.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/XPACD--XPACI--XPACLRI--Strip-Pointer-Authentication-Code-?lang=en
YIELD, YIELD.,https://developer.arm.com/documentation/ddi0596/2020-12/Base-Instructions/YIELD--YIELD-?lang=en
