<stg><name>fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %q_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="29" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %q_star_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_star_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %s_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:4 %zext_ln82_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="28">
<![CDATA[
newFuncRoot:5 %zext_ln82_cast = zext i28 %zext_ln82_read

]]></Node>
<StgValue><ssdm name="zext_ln82_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i31 %zext_ln82_cast, i31 %s_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i29 0, i29 %q_star_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i29 0, i29 %q_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:2 %icmp_ln89 = icmp_eq  i5 %i_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i:4 %i_2 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:5 %br_ln89 = br i1 %icmp_ln89, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i.split_ifconv:6 %sub_ln91 = sub i5 29, i5 %i_1

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv:22 %store_ln89 = store i5 %i_2, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:0 %q_V_load = load i29 %q_V

]]></Node>
<StgValue><ssdm name="q_V_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:1 %s_V_load = load i31 %s_V

]]></Node>
<StgValue><ssdm name="s_V_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31">
<![CDATA[
_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %s_V_1_out, i31 %s_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %q_V_1_out, i29 %q_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:0 %q_V_load_1 = load i29 %q_V

]]></Node>
<StgValue><ssdm name="q_V_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="29" op_0_bw="29" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:1 %q_star_V_load = load i29 %q_star_V

]]></Node>
<StgValue><ssdm name="q_star_V_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:2 %s_V_load_1 = load i31 %s_V

]]></Node>
<StgValue><ssdm name="s_V_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:3 %specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1788"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %s_V_load_1, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:5 %shl_ln1496 = shl i31 %s_V_load_1, i31 1

]]></Node>
<StgValue><ssdm name="shl_ln1496"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="5">
<![CDATA[
for.body.i.split_ifconv:7 %zext_ln91 = zext i5 %sub_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
for.body.i.split_ifconv:8 %r_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_V_load_1, i2 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:9 %ret_V = or i31 %r_V, i31 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:10 %r_V_1 = shl i31 %ret_V, i31 %zext_ln91

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:11 %s_V_1 = sub i31 %shl_ln1496, i31 %r_V_1

]]></Node>
<StgValue><ssdm name="s_V_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
for.body.i.split_ifconv:12 %r_V_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_star_V_load, i2 0

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:13 %ret_V_1 = or i31 %r_V_2, i31 3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:14 %r_V_3 = shl i31 %ret_V_1, i31 %zext_ln91

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.split_ifconv:15 %s_V_2 = add i31 %r_V_3, i31 %shl_ln1496

]]></Node>
<StgValue><ssdm name="s_V_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body.i.split_ifconv:16 %s_V_3 = select i1 %tmp, i31 %s_V_2, i31 %s_V_1

]]></Node>
<StgValue><ssdm name="s_V_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="29">
<![CDATA[
for.body.i.split_ifconv:17 %trunc_ln1031 = trunc i29 %q_star_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln1031"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="29">
<![CDATA[
for.body.i.split_ifconv:18 %trunc_ln1031_1 = trunc i29 %q_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1031_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
for.body.i.split_ifconv:19 %select_ln1031 = select i1 %tmp, i28 %trunc_ln1031, i28 %trunc_ln1031_1

]]></Node>
<StgValue><ssdm name="select_ln1031"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="29" op_1_bw="28" op_2_bw="1">
<![CDATA[
for.body.i.split_ifconv:20 %r_V_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %select_ln1031, i1 0

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body.i.split_ifconv:21 %q_V_1 = or i29 %r_V_5, i29 1

]]></Node>
<StgValue><ssdm name="q_V_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv:23 %store_ln89 = store i31 %s_V_3, i31 %s_V

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv:24 %store_ln89 = store i29 %r_V_5, i29 %q_star_V

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split_ifconv:25 %store_ln89 = store i29 %q_V_1, i29 %q_V

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split_ifconv:26 %br_ln89 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="zext_ln82" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln82"/></StgValue>
</port>
<port id="64" name="s_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_V_1_out"/></StgValue>
</port>
<port id="65" name="q_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="q_V_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="q_V" fromId="66" toId="5">
</dataflow>
<dataflow id="68" from="StgValue_66" to="q_star_V" fromId="66" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_66" to="s_V" fromId="66" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_66" to="i" fromId="66" toId="8">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i28" to="zext_ln82_read" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="zext_ln82" to="zext_ln82_read" fromId="63" toId="9">
</dataflow>
<dataflow id="74" from="zext_ln82_read" to="zext_ln82_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="store_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="i" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="78" from="zext_ln82_cast" to="store_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="79" from="s_V" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="q_star_V" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_80" to="store_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="84" from="q_V" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="85" from="i" to="i_1" fromId="8" toId="16">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="95" from="p_str" to="specpipeline_ln0" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="i_1" to="icmp_ln89" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln89" fromId="97" toId="18">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="99" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_101" to="empty" fromId="101" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_101" to="empty" fromId="101" toId="19">
</dataflow>
<dataflow id="105" from="i_1" to="i_2" fromId="16" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_106" to="i_2" fromId="106" toId="20">
</dataflow>
<dataflow id="108" from="icmp_ln89" to="br_ln89" fromId="18" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_109" to="sub_ln91" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="i_1" to="sub_ln91" fromId="16" toId="22">
</dataflow>
<dataflow id="112" from="i_2" to="store_ln89" fromId="20" toId="23">
</dataflow>
<dataflow id="113" from="i" to="store_ln89" fromId="8" toId="23">
</dataflow>
<dataflow id="114" from="q_V" to="q_V_load_1" fromId="5" toId="24">
</dataflow>
<dataflow id="115" from="q_star_V" to="q_star_V_load" fromId="6" toId="25">
</dataflow>
<dataflow id="116" from="s_V" to="s_V_load_1" fromId="7" toId="26">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln1788" fromId="117" toId="27">
</dataflow>
<dataflow id="120" from="empty_2" to="specloopname_ln1788" fromId="119" toId="27">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitSelect.i1.i31.i32" to="tmp" fromId="121" toId="28">
</dataflow>
<dataflow id="123" from="s_V_load_1" to="tmp" fromId="26" toId="28">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp" fromId="124" toId="28">
</dataflow>
<dataflow id="126" from="s_V_load_1" to="shl_ln1496" fromId="26" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_127" to="shl_ln1496" fromId="127" toId="29">
</dataflow>
<dataflow id="129" from="sub_ln91" to="zext_ln91" fromId="22" toId="30">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitConcatenate.i31.i29.i2" to="r_V" fromId="130" toId="31">
</dataflow>
<dataflow id="132" from="q_V_load_1" to="r_V" fromId="24" toId="31">
</dataflow>
<dataflow id="134" from="StgValue_133" to="r_V" fromId="133" toId="31">
</dataflow>
<dataflow id="135" from="r_V" to="ret_V" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_127" to="ret_V" fromId="127" toId="32">
</dataflow>
<dataflow id="137" from="ret_V" to="r_V_1" fromId="32" toId="33">
</dataflow>
<dataflow id="138" from="zext_ln91" to="r_V_1" fromId="30" toId="33">
</dataflow>
<dataflow id="139" from="shl_ln1496" to="s_V_1" fromId="29" toId="34">
</dataflow>
<dataflow id="140" from="r_V_1" to="s_V_1" fromId="33" toId="34">
</dataflow>
<dataflow id="141" from="_ssdm_op_BitConcatenate.i31.i29.i2" to="r_V_2" fromId="130" toId="35">
</dataflow>
<dataflow id="142" from="q_star_V_load" to="r_V_2" fromId="25" toId="35">
</dataflow>
<dataflow id="143" from="StgValue_133" to="r_V_2" fromId="133" toId="35">
</dataflow>
<dataflow id="144" from="r_V_2" to="ret_V_1" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="StgValue_145" to="ret_V_1" fromId="145" toId="36">
</dataflow>
<dataflow id="147" from="ret_V_1" to="r_V_3" fromId="36" toId="37">
</dataflow>
<dataflow id="148" from="zext_ln91" to="r_V_3" fromId="30" toId="37">
</dataflow>
<dataflow id="149" from="r_V_3" to="s_V_2" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="shl_ln1496" to="s_V_2" fromId="29" toId="38">
</dataflow>
<dataflow id="151" from="tmp" to="s_V_3" fromId="28" toId="39">
</dataflow>
<dataflow id="152" from="s_V_2" to="s_V_3" fromId="38" toId="39">
</dataflow>
<dataflow id="153" from="s_V_1" to="s_V_3" fromId="34" toId="39">
</dataflow>
<dataflow id="154" from="q_star_V_load" to="trunc_ln1031" fromId="25" toId="40">
</dataflow>
<dataflow id="155" from="q_V_load_1" to="trunc_ln1031_1" fromId="24" toId="41">
</dataflow>
<dataflow id="156" from="tmp" to="select_ln1031" fromId="28" toId="42">
</dataflow>
<dataflow id="157" from="trunc_ln1031" to="select_ln1031" fromId="40" toId="42">
</dataflow>
<dataflow id="158" from="trunc_ln1031_1" to="select_ln1031" fromId="41" toId="42">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i29.i28.i1" to="r_V_5" fromId="159" toId="43">
</dataflow>
<dataflow id="161" from="select_ln1031" to="r_V_5" fromId="42" toId="43">
</dataflow>
<dataflow id="163" from="StgValue_162" to="r_V_5" fromId="162" toId="43">
</dataflow>
<dataflow id="164" from="r_V_5" to="q_V_1" fromId="43" toId="44">
</dataflow>
<dataflow id="166" from="StgValue_165" to="q_V_1" fromId="165" toId="44">
</dataflow>
<dataflow id="167" from="s_V_3" to="store_ln89" fromId="39" toId="45">
</dataflow>
<dataflow id="168" from="s_V" to="store_ln89" fromId="7" toId="45">
</dataflow>
<dataflow id="169" from="r_V_5" to="store_ln89" fromId="43" toId="46">
</dataflow>
<dataflow id="170" from="q_star_V" to="store_ln89" fromId="6" toId="46">
</dataflow>
<dataflow id="171" from="q_V_1" to="store_ln89" fromId="44" toId="47">
</dataflow>
<dataflow id="172" from="q_V" to="store_ln89" fromId="5" toId="47">
</dataflow>
<dataflow id="173" from="q_V" to="q_V_load" fromId="5" toId="49">
</dataflow>
<dataflow id="174" from="s_V" to="s_V_load" fromId="7" toId="50">
</dataflow>
<dataflow id="176" from="_ssdm_op_Write.ap_auto.i31P0A" to="write_ln0" fromId="175" toId="51">
</dataflow>
<dataflow id="177" from="s_V_1_out" to="write_ln0" fromId="64" toId="51">
</dataflow>
<dataflow id="178" from="s_V_load" to="write_ln0" fromId="50" toId="51">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.ap_auto.i29P0A" to="write_ln0" fromId="179" toId="52">
</dataflow>
<dataflow id="181" from="q_V_1_out" to="write_ln0" fromId="65" toId="52">
</dataflow>
<dataflow id="182" from="q_V_load" to="write_ln0" fromId="49" toId="52">
</dataflow>
<dataflow id="183" from="icmp_ln89" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
