{
   ExpandedHierarchyInLayout: "",
   comment_0: "Zynq Debug Design",
   commentid: "comment_0|",
   font_comment_0: "18",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port LEDs_8Bits -pg 1 -y 220 -defaultsOSRD
preplace port DDR_0 -pg 1 -y 50 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -y 70 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 280 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 340 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 210 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 90 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 50 NJ 50 NJ 50 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 450
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 190 430
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 720
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 450
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 70 NJ 70 NJ 70 NJ
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 460 360 740
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 220 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 180 440 350 730
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N
preplace cgraphic comment_0 place top 740 -28 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 230 590 900 1180 1330 -top 0 -bot 410
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "1",
}
{
   /comment_0: "comment_0",
}