Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat May 10 23:28:57 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mrb3973_test_timing_summary_routed.rpt -pb mrb3973_test_timing_summary_routed.pb -rpx mrb3973_test_timing_summary_routed.rpx -warn_on_violation
| Design       : mrb3973_test
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.258        0.000                      0                  340        0.186        0.000                      0                  340        7.000        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 8.000}      16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       10.258        0.000                      0                  340        0.186        0.000                      0                  340        7.500        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.258ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.276ns (23.842%)  route 4.076ns (76.158%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 14.515 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.618    -0.885    lcd_clk_OBUF
    SLICE_X6Y86          FDCE                                         r  init_rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  init_rom_addr_reg[1]/Q
                         net (fo=59, routed)          1.668     1.301    init_rom_addr_reg_n_0_[1]
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.153     1.454 r  write_data[6]_i_7/O
                         net (fo=1, routed)           0.454     1.908    write_data[6]_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.331     2.239 r  write_data[6]_i_3/O
                         net (fo=2, routed)           0.414     2.653    write_data[6]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     2.777 r  write_data[4]_i_2/O
                         net (fo=1, routed)           0.821     3.598    write_data[4]_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I3_O)        0.150     3.748 r  write_data[4]_i_1/O
                         net (fo=1, routed)           0.718     4.466    write_data[4]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    14.515    lcd_clk_OBUF
    SLICE_X7Y86          FDCE                                         r  write_data_reg[4]/C
                         clock pessimism              0.578    15.093    
                         clock uncertainty           -0.097    14.995    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)       -0.271    14.724    write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 10.258    

Slack (MET) :             10.326ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.231ns (24.012%)  route 3.896ns (75.988%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 14.447 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.555     4.173    write_data[7]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  write_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.434    14.447    lcd_clk_OBUF
    SLICE_X9Y84          FDCE                                         r  write_data_reg[1]/C
                         clock pessimism              0.562    15.009    
                         clock uncertainty           -0.097    14.911    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.412    14.499    write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 10.326    

Slack (MET) :             10.326ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.231ns (24.012%)  route 3.896ns (75.988%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 14.447 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.555     4.173    write_data[7]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  write_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.434    14.447    lcd_clk_OBUF
    SLICE_X9Y84          FDCE                                         r  write_data_reg[7]/C
                         clock pessimism              0.562    15.009    
                         clock uncertainty           -0.097    14.911    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.412    14.499    write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 10.326    

Slack (MET) :             10.333ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.231ns (23.736%)  route 3.955ns (76.264%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 14.513 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.615     4.233    write_data[7]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  write_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.500    14.513    lcd_clk_OBUF
    SLICE_X7Y83          FDCE                                         r  write_data_reg[3]/C
                         clock pessimism              0.562    15.075    
                         clock uncertainty           -0.097    14.977    
    SLICE_X7Y83          FDCE (Setup_fdce_C_CE)      -0.412    14.565    write_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 10.333    

Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.231ns (23.735%)  route 3.955ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 14.515 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.615     4.233    write_data[7]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  write_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    14.515    lcd_clk_OBUF
    SLICE_X7Y86          FDCE                                         r  write_data_reg[2]/C
                         clock pessimism              0.562    15.077    
                         clock uncertainty           -0.097    14.979    
    SLICE_X7Y86          FDCE (Setup_fdce_C_CE)      -0.412    14.567    write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.231ns (23.735%)  route 3.955ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 14.515 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.615     4.233    write_data[7]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  write_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    14.515    lcd_clk_OBUF
    SLICE_X7Y86          FDCE                                         r  write_data_reg[4]/C
                         clock pessimism              0.562    15.077    
                         clock uncertainty           -0.097    14.979    
    SLICE_X7Y86          FDCE (Setup_fdce_C_CE)      -0.412    14.567    write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.231ns (23.735%)  route 3.955ns (76.265%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 14.515 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.615     4.233    write_data[7]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  write_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    14.515    lcd_clk_OBUF
    SLICE_X7Y86          FDCE                                         r  write_data_reg[5]/C
                         clock pessimism              0.562    15.077    
                         clock uncertainty           -0.097    14.979    
    SLICE_X7Y86          FDCE (Setup_fdce_C_CE)      -0.412    14.567    write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             10.371ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.231ns (24.151%)  route 3.866ns (75.849%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 14.449 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.525     4.144    write_data[7]_i_1_n_0
    SLICE_X11Y85         FDCE                                         r  write_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.436    14.449    lcd_clk_OBUF
    SLICE_X11Y85         FDCE                                         r  write_data_reg[6]/C
                         clock pessimism              0.575    15.024    
                         clock uncertainty           -0.097    14.926    
    SLICE_X11Y85         FDCE (Setup_fdce_C_CE)      -0.412    14.514    write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                 10.371    

Slack (MET) :             10.549ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.231ns (24.838%)  route 3.725ns (75.162%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 14.448 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.550    -0.953    lcd_clk_OBUF
    SLICE_X11Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.419    -0.534 r  state_reg[1]/Q
                         net (fo=86, routed)          1.883     1.348    cmd_data_writer/cmd_data_start_reg_0[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.328     1.676 f  cmd_data_writer/init_rom_addr[9]_i_3/O
                         net (fo=3, routed)           0.681     2.357    cmd_data_writer/init_rom_addr_reg[8]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.331     2.688 f  cmd_data_writer/write_data[7]_i_3/O
                         net (fo=5, routed)           0.777     3.465    cmd_data_writer_n_8
    SLICE_X8Y84          LUT2 (Prop_lut2_I0_O)        0.153     3.618 r  write_data[7]_i_1/O
                         net (fo=8, routed)           0.384     4.003    write_data[7]_i_1_n_0
    SLICE_X10Y84         FDCE                                         r  write_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.435    14.448    lcd_clk_OBUF
    SLICE_X10Y84         FDCE                                         r  write_data_reg[0]/C
                         clock pessimism              0.577    15.025    
                         clock uncertainty           -0.097    14.927    
    SLICE_X10Y84         FDCE (Setup_fdce_C_CE)      -0.376    14.551    write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                 10.549    

Slack (MET) :             10.573ns  (required time - arrival time)
  Source:                 init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            write_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0 rise@16.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.277ns (24.317%)  route 3.974ns (75.683%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 14.447 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.619    -0.884    lcd_clk_OBUF
    SLICE_X6Y87          FDCE                                         r  init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.518    -0.366 r  init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          2.429     2.063    init_rom_addr_reg_n_0_[5]
    SLICE_X10Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.187 r  write_data[1]_i_7/O
                         net (fo=1, routed)           0.000     2.187    write_data[1]_i_7_n_0
    SLICE_X10Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     2.401 r  write_data_reg[1]_i_3/O
                         net (fo=1, routed)           0.955     3.355    write_data_reg[1]_i_3_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.297     3.652 r  write_data[1]_i_2/O
                         net (fo=1, routed)           0.591     4.243    write_data[1]_i_2_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     4.367 r  write_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.367    write_data[1]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  write_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    R2                                                0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396    17.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.341 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.922    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.013 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.434    14.447    lcd_clk_OBUF
    SLICE_X9Y84          FDCE                                         r  write_data_reg[1]/C
                         clock pessimism              0.562    15.009    
                         clock uncertainty           -0.097    14.911    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.029    14.940    write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                 10.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cmd_data_writer/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            active_writer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_data_writer/clk_out1
    SLICE_X7Y84          FDCE                                         r  cmd_data_writer/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  cmd_data_writer/done_reg/Q
                         net (fo=6, routed)           0.133    -0.312    read_writer/cmd_data_done
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  read_writer/active_writer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    read_writer_n_6
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.855    -0.825    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120    -0.453    active_writer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cmd_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_tristate_oe_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.235%)  route 0.154ns (44.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X4Y86          FDCE                                         r  cmd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  cmd_data_reg[15]/Q
                         net (fo=2, routed)           0.154    -0.291    cmd_data_writer/Q[13]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.049    -0.242 r  cmd_data_writer/LCD_DATA_tristate_oe[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.242    cmd_data_writer/LCD_DATA_tristate_oe[15]_i_1__0_n_0
    SLICE_X3Y85          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.858    -0.822    cmd_data_writer/clk_out1
    SLICE_X3Y85          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[15]/C
                         clock pessimism              0.275    -0.548    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.107    -0.441    cmd_data_writer/LCD_DATA_tristate_oe_reg[15]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cmd_data_writer/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_data_writer/clk_out1
    SLICE_X7Y85          FDCE                                         r  cmd_data_writer/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  cmd_data_writer/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.083    -0.375    cmd_data_writer/FSM_onehot_state_reg_n_0_[2]
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.099    -0.276 r  cmd_data_writer/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cmd_data_writer/FSM_onehot_state[0]_i_1_n_0
    SLICE_X7Y85          FDPE                                         r  cmd_data_writer/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.856    -0.824    cmd_data_writer/clk_out1
    SLICE_X7Y85          FDPE                                         r  cmd_data_writer/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.239    -0.586    
    SLICE_X7Y85          FDPE (Hold_fdpe_C_D)         0.092    -0.494    cmd_data_writer/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_data_writer/LCD_DATA_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.573%)  route 0.143ns (43.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X7Y86          FDCE                                         r  write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  write_data_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.302    cmd_data_writer/LCD_DATA_tristate_oe_reg[7]_0[4]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  cmd_data_writer/LCD_DATA_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    cmd_data_writer/LCD_DATA_tristate_oe[4]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.856    -0.824    cmd_data_writer/clk_out1
    SLICE_X4Y85          FDRE                                         r  cmd_data_writer/LCD_DATA_tristate_oe_reg[4]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.092    -0.479    cmd_data_writer/LCD_DATA_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cmd_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_tristate_oe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.590    -0.583    lcd_clk_OBUF
    SLICE_X3Y87          FDCE                                         r  cmd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  cmd_data_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.274    cmd_writer/LCD_DATA_tristate_oe_reg[15]_1[7]
    SLICE_X1Y85          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.858    -0.822    cmd_writer/clk_out1
    SLICE_X1Y85          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[9]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.072    -0.497    cmd_writer/LCD_DATA_tristate_oe_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 read_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            read_writer/LCD_RS_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.753%)  route 0.141ns (40.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.558    -0.615    read_writer/clk_out1
    SLICE_X10Y67         FDCE                                         r  read_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.451 f  read_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.141    -0.310    read_writer/state[0]
    SLICE_X9Y67          LUT5 (Prop_lut5_I3_O)        0.045    -0.265 r  read_writer/LCD_RS_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    read_writer/LCD_RS_i_1__0_n_0
    SLICE_X9Y67          FDPE                                         r  read_writer/LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X9Y67          FDPE                                         r  read_writer/LCD_RS_reg/C
                         clock pessimism              0.275    -0.581    
    SLICE_X9Y67          FDPE (Hold_fdpe_C_D)         0.092    -0.489    read_writer/LCD_RS_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_ndata_writer/wr_substate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.462%)  route 0.183ns (49.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_ndata_writer/clk_out1
    SLICE_X3Y82          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.262    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  cmd_ndata_writer/wr_substate[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmd_ndata_writer/wr_substate[1]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.854    -0.826    cmd_ndata_writer/clk_out1
    SLICE_X2Y81          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[1]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.121    -0.452    cmd_ndata_writer/wr_substate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cmd_writer/FSM_sequential_wr_substate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.282%)  route 0.162ns (43.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.585    -0.588    cmd_writer/clk_out1
    SLICE_X6Y82          FDCE                                         r  cmd_writer/FSM_sequential_wr_substate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164    -0.424 r  cmd_writer/FSM_sequential_wr_substate_reg[1]/Q
                         net (fo=5, routed)           0.162    -0.262    cmd_writer/FSM_sequential_wr_substate_reg_n_0_[1]
    SLICE_X6Y83          LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  cmd_writer/done_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmd_writer/done_i_1_n_0
    SLICE_X6Y83          FDCE                                         r  cmd_writer/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.855    -0.826    cmd_writer/clk_out1
    SLICE_X6Y83          FDCE                                         r  cmd_writer/done_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X6Y83          FDCE (Hold_fdce_C_D)         0.120    -0.453    cmd_writer/done_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cmd_ndata_writer/wr_substate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA_OBUFT[13]_inst_i_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.637%)  route 0.197ns (51.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_ndata_writer/clk_out1
    SLICE_X3Y82          FDCE                                         r  cmd_ndata_writer/wr_substate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  cmd_ndata_writer/wr_substate_reg[2]/Q
                         net (fo=10, routed)          0.197    -0.247    cmd_ndata_writer/wr_substate_reg_n_0_[2]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.046    -0.201 r  cmd_ndata_writer/LCD_DATA_OBUFT[13]_inst_i_5/O
                         net (fo=1, routed)           0.000    -0.201    cmd_ndata_writer_n_3
    SLICE_X2Y82          FDCE                                         r  LCD_DATA_OBUFT[13]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.855    -0.825    lcd_clk_OBUF
    SLICE_X2Y82          FDCE                                         r  LCD_DATA_OBUFT[13]_inst_i_2/C
                         clock pessimism              0.253    -0.573    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.133    -0.440    LCD_DATA_OBUFT[13]_inst_i_2
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cmd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            cmd_writer/LCD_DATA_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.448%)  route 0.184ns (56.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.589    -0.584    lcd_clk_OBUF
    SLICE_X3Y86          FDCE                                         r  cmd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  cmd_data_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.259    cmd_writer/LCD_DATA_tristate_oe_reg[15]_1[4]
    SLICE_X2Y85          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.858    -0.822    cmd_writer/clk_out1
    SLICE_X2Y85          FDRE                                         r  cmd_writer/LCD_DATA_tristate_oe_reg[4]/C
                         clock pessimism              0.254    -0.569    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.063    -0.506    cmd_writer/LCD_DATA_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0    lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X8Y82      LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X2Y82      LCD_DATA_OBUFT[13]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y85      LCD_DATA_OBUFT[15]_inst_i_6/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y82      LCD_DATA_OBUFT[15]_inst_i_7/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X9Y82      LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y84      active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X6Y84      active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X7Y84      active_writer_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X8Y82      LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X8Y82      LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y82      LCD_DATA_OBUFT[13]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y82      LCD_DATA_OBUFT[13]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y85      LCD_DATA_OBUFT[15]_inst_i_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y85      LCD_DATA_OBUFT[15]_inst_i_6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y82      LCD_DATA_OBUFT[15]_inst_i_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y82      LCD_DATA_OBUFT[15]_inst_i_7/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X9Y82      LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X9Y82      LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X8Y82      LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X8Y82      LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y82      LCD_DATA_OBUFT[13]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X2Y82      LCD_DATA_OBUFT[13]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y85      LCD_DATA_OBUFT[15]_inst_i_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y85      LCD_DATA_OBUFT[15]_inst_i_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y82      LCD_DATA_OBUFT[15]_inst_i_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X6Y82      LCD_DATA_OBUFT[15]_inst_i_7/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X9Y82      LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X9Y82      LCD_RESET_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 3.686ns (44.648%)  route 4.570ns (55.352%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    R2                                                0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     9.467 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     3.739 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     5.401    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.497 f  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         2.909     8.405    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.590    11.996 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.996    lcd_clk
    D14                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 4.208ns (43.972%)  route 5.361ns (56.028%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.995     5.116    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     8.682 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     8.682    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.212ns (44.649%)  route 5.221ns (55.351%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.855     4.976    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     8.545 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     8.545    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.211ns (45.366%)  route 5.071ns (54.634%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.705     4.826    LCD_DATA_TRI[0]
    H16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569     8.395 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     8.395    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.235ns (46.976%)  route 4.780ns (53.024%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.413     4.535    LCD_DATA_TRI[0]
    C18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.593     8.127 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     8.127    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.582ns (51.002%)  route 4.402ns (48.998%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.614    -0.889    lcd_clk_OBUF
    SLICE_X6Y82          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -0.371 r  LCD_DATA_OBUFT[15]_inst_i_7/Q
                         net (fo=14, routed)          1.446     1.075    cmd_writer/LCD_DATA_OBUFT[15]_inst_i_1
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.150     1.225 r  cmd_writer/LCD_DATA_OBUFT[15]_inst_i_4/O
                         net (fo=1, routed)           0.594     1.819    cmd_data_writer/LCD_DATA[15]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.328     2.147 r  cmd_data_writer/LCD_DATA_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           2.362     4.508    LCD_DATA_OBUF[15]
    C17                  OBUFT (Prop_obuft_I_O)       3.586     8.094 r  LCD_DATA_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     8.094    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.604ns (52.567%)  route 4.154ns (47.433%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.614    -0.889    lcd_clk_OBUF
    SLICE_X6Y82          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.518    -0.371 r  LCD_DATA_OBUFT[15]_inst_i_7/Q
                         net (fo=14, routed)          1.436     1.065    cmd_writer/LCD_DATA_OBUFT[15]_inst_i_1
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.152     1.217 r  cmd_writer/LCD_DATA_OBUFT[5]_inst_i_3/O
                         net (fo=1, routed)           0.431     1.648    cmd_data_writer/LCD_DATA[5]
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.348     1.996 r  cmd_data_writer/LCD_DATA_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           2.287     4.283    LCD_DATA_OBUF[5]
    C16                  OBUFT (Prop_obuft_I_O)       3.586     7.869 r  LCD_DATA_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     7.869    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 4.223ns (48.525%)  route 4.480ns (51.475%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.113     4.234    LCD_DATA_TRI[0]
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581     7.815 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     7.815    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.243ns (49.493%)  route 4.330ns (50.507%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.616    -0.887    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  active_writer_reg[0]/Q
                         net (fo=23, routed)          1.367     0.997    active_writer_reg_n_0_[0]
    SLICE_X2Y81          LUT3 (Prop_lut3_I1_O)        0.124     1.121 f  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          2.963     4.084    LCD_DATA_TRI[0]
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.601     7.685 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.685    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_OBUFT[15]_inst_i_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 4.584ns (54.339%)  route 3.852ns (45.661%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.700    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.261 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.599    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.503 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.618    -0.885    lcd_clk_OBUF
    SLICE_X6Y85          FDCE                                         r  LCD_DATA_OBUFT[15]_inst_i_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  LCD_DATA_OBUFT[15]_inst_i_6/Q
                         net (fo=16, routed)          0.767     0.400    cmd_data_writer/LCD_DATA_OBUFT[15]_inst_i_1_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.150     0.550 r  cmd_data_writer/LCD_DATA_OBUFT[7]_inst_i_2/O
                         net (fo=1, routed)           0.965     1.515    cmd_data_writer/LCD_DATA_OBUFT[7]_inst_i_2_n_0
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.332     1.847 r  cmd_data_writer/LCD_DATA_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           2.120     3.966    LCD_DATA_OBUF[7]
    A17                  OBUFT (Prop_obuft_I_O)       3.584     7.550 r  LCD_DATA_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     7.550    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.317ns (51.899%)  route 1.220ns (48.101%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.734    -0.438    lcd_clk_OBUF
    D14                  OBUF (Prop_obuf_I_O)         1.291     0.853 r  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000     0.853    lcd_clk
    D14                                                               r  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.415ns (74.725%)  route 0.478ns (25.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.558    -0.615    lcd_clk_OBUF
    SLICE_X9Y82          FDCE                                         r  LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.478     0.005    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     1.278 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     1.278    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_data_writer/LCD_RDX_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RDX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.465ns (72.709%)  route 0.550ns (27.291%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_data_writer/clk_out1
    SLICE_X5Y84          FDPE                                         r  cmd_data_writer/LCD_RDX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  cmd_data_writer/LCD_RDX_reg/Q
                         net (fo=1, routed)           0.197    -0.248    cmd_data_writer/LCD_RDX_reg_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.203 r  cmd_data_writer/LCD_RDX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.353     0.150    LCD_RDX_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     1.429 r  LCD_RDX_OBUF_inst/O
                         net (fo=0)                   0.000     1.429    LCD_RDX
    B15                                                               r  LCD_RDX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_data_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.462ns (72.046%)  route 0.567ns (27.954%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_data_writer/clk_out1
    SLICE_X5Y84          FDCE                                         r  cmd_data_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  cmd_data_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.230    -0.214    cmd_ndata_writer/LCD_RS
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  cmd_ndata_writer/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.337     0.167    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     1.443 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     1.443    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 1.538ns (73.735%)  route 0.548ns (26.265%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.585    -0.588    cmd_writer/clk_out1
    SLICE_X5Y82          FDPE                                         r  cmd_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  cmd_writer/LCD_CS_reg/Q
                         net (fo=1, routed)           0.098    -0.349    cmd_writer/LCD_CS_reg_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  cmd_writer/LCD_CS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.058    -0.246    cmd_writer/LCD_CS_OBUF_inst_i_2_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.045    -0.201 r  cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     0.191    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     1.498 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     1.498    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_ndata_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.552ns (74.376%)  route 0.535ns (25.624%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    cmd_ndata_writer/clk_out1
    SLICE_X2Y82          FDPE                                         r  cmd_ndata_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDPE (Prop_fdpe_C_Q)         0.148    -0.438 r  cmd_ndata_writer/LCD_WR_reg/Q
                         net (fo=1, routed)           0.119    -0.318    cmd_ndata_writer/LCD_WR_reg_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.099    -0.219 r  cmd_ndata_writer/LCD_WR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     0.196    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     1.500 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     1.500    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.520ns (71.704%)  route 0.600ns (28.296%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X6Y84          FDCE                                         r  active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  active_writer_reg[1]/Q
                         net (fo=23, routed)          0.261    -0.161    cmd_data_writer/LCD_RDX
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.045    -0.116 r  cmd_data_writer/LCD_DATA_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           0.339     0.223    LCD_DATA_OBUF[1]
    A14                  OBUFT (Prop_obuft_I_O)       1.311     1.534 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.534    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.010ns (47.205%)  route 1.130ns (52.795%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X7Y84          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  active_writer_reg[2]/Q
                         net (fo=23, routed)          0.498     0.053    active_writer_reg_n_0_[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.098 r  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          0.631     0.730    LCD_DATA_TRI[0]
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.554 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     1.554    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.010ns (44.748%)  route 1.247ns (55.252%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X7Y84          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  active_writer_reg[2]/Q
                         net (fo=23, routed)          0.498     0.053    active_writer_reg_n_0_[2]
    SLICE_X2Y81          LUT3 (Prop_lut3_I2_O)        0.045     0.098 r  LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          0.749     0.847    LCD_DATA_TRI[0]
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.671 r  LCD_DATA_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     1.671    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.469ns (64.922%)  route 0.794ns (35.078%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.675    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.684 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.199    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.173 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.587    -0.586    lcd_clk_OBUF
    SLICE_X7Y84          FDCE                                         r  active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  active_writer_reg[2]/Q
                         net (fo=23, routed)          0.276    -0.169    cmd_data_writer/LCD_RDX_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.045    -0.124 r  cmd_data_writer/LCD_DATA_OBUFT[11]_inst_i_1/O
                         net (fo=1, routed)           0.518     0.394    LCD_DATA_OBUF[11]
    E16                  OBUFT (Prop_obuft_I_O)       1.283     1.677 r  LCD_DATA_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     1.677    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    R2                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423    10.423 f  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.760 f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.290    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.319 f  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.136    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.530    lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            write_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.625ns (21.495%)  route 5.935ns (78.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.248     7.560    cmd_ndata_writer_n_1
    SLICE_X11Y85         FDCE                                         f  write_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.436    -1.551    lcd_clk_OBUF
    SLICE_X11Y85         FDCE                                         r  write_data_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_start_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.475ns  (logic 1.625ns (21.741%)  route 5.850ns (78.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.163     7.475    cmd_ndata_writer_n_1
    SLICE_X10Y83         FDCE                                         f  read_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.434    -1.553    lcd_clk_OBUF
    SLICE_X10Y83         FDCE                                         r  read_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.625ns (21.767%)  route 5.841ns (78.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.154     7.466    cmd_ndata_writer_n_1
    SLICE_X4Y86          FDCE                                         f  cmd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X4Y86          FDCE                                         r  cmd_data_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.625ns (21.767%)  route 5.841ns (78.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.154     7.466    cmd_ndata_writer_n_1
    SLICE_X4Y86          FDCE                                         f  cmd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X4Y86          FDCE                                         r  cmd_data_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.625ns (21.767%)  route 5.841ns (78.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.154     7.466    cmd_ndata_writer_n_1
    SLICE_X4Y86          FDCE                                         f  cmd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X4Y86          FDCE                                         r  cmd_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.625ns (21.767%)  route 5.841ns (78.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.154     7.466    cmd_ndata_writer_n_1
    SLICE_X4Y86          FDCE                                         f  cmd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.502    -1.485    lcd_clk_OBUF
    SLICE_X4Y86          FDCE                                         r  cmd_data_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.625ns (21.844%)  route 5.815ns (78.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.128     7.440    cmd_ndata_writer_n_1
    SLICE_X3Y86          FDCE                                         f  cmd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.504    -1.483    lcd_clk_OBUF
    SLICE_X3Y86          FDCE                                         r  cmd_data_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.625ns (21.844%)  route 5.815ns (78.156%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.128     7.440    cmd_ndata_writer_n_1
    SLICE_X3Y86          FDCE                                         f  cmd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.504    -1.483    lcd_clk_OBUF
    SLICE_X3Y86          FDCE                                         r  cmd_data_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.625ns (21.992%)  route 5.765ns (78.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.077     7.390    cmd_ndata_writer/reset_n
    SLICE_X1Y79          FDCE                                         f  cmd_ndata_writer/data_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.498    -1.489    cmd_ndata_writer/clk_out1
    SLICE_X1Y79          FDCE                                         r  cmd_ndata_writer/data_count_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            cmd_ndata_writer/data_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.625ns (21.992%)  route 5.765ns (78.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.687     3.188    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.312 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         4.077     7.390    cmd_ndata_writer/reset_n
    SLICE_X1Y79          FDCE                                         f  cmd_ndata_writer/data_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.396     1.396 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.558    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.659 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.078    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.987 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         1.498    -1.489    cmd_ndata_writer/clk_out1
    SLICE_X1Y79          FDCE                                         r  cmd_ndata_writer/data_count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/LCD_CS_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.314ns (25.367%)  route 0.923ns (74.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.260     1.237    read_writer/done_reg_2
    SLICE_X9Y67          FDPE                                         f  read_writer/LCD_CS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X9Y67          FDPE                                         r  read_writer/LCD_CS_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/LCD_RDX_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.314ns (25.367%)  route 0.923ns (74.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.260     1.237    read_writer/done_reg_2
    SLICE_X9Y67          FDPE                                         f  read_writer/LCD_RDX_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X9Y67          FDPE                                         r  read_writer/LCD_RDX_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/LCD_RS_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.314ns (25.367%)  route 0.923ns (74.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.260     1.237    read_writer/done_reg_2
    SLICE_X9Y67          FDPE                                         f  read_writer/LCD_RS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X9Y67          FDPE                                         r  read_writer/LCD_RS_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.314ns (23.046%)  route 1.048ns (76.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.385     1.361    read_writer/done_reg_2
    SLICE_X10Y67         FDCE                                         f  read_writer/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X10Y67         FDCE                                         r  read_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.314ns (23.046%)  route 1.048ns (76.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.385     1.361    read_writer/done_reg_2
    SLICE_X10Y67         FDCE                                         f  read_writer/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X10Y67         FDCE                                         r  read_writer/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.314ns (23.046%)  route 1.048ns (76.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.385     1.361    read_writer/done_reg_2
    SLICE_X10Y67         FDCE                                         f  read_writer/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X10Y67         FDCE                                         r  read_writer/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            read_writer/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.314ns (23.046%)  route 1.048ns (76.954%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.385     1.361    read_writer/done_reg_2
    SLICE_X10Y67         FDCE                                         f  read_writer/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.825    -0.855    read_writer/clk_out1
    SLICE_X10Y67         FDCE                                         r  read_writer/done_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.314ns (18.396%)  route 1.392ns (81.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.729     1.706    cmd_ndata_writer_n_1
    SLICE_X5Y76          FDCE                                         f  delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.846    -0.834    lcd_clk_OBUF
    SLICE_X5Y76          FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.314ns (18.396%)  route 1.392ns (81.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.729     1.706    cmd_ndata_writer_n_1
    SLICE_X5Y76          FDCE                                         f  delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.846    -0.834    lcd_clk_OBUF
    SLICE_X5Y76          FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.314ns (18.396%)  route 1.392ns (81.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.932    cmd_ndata_writer/resetn
    SLICE_X6Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.977 f  cmd_ndata_writer/FSM_sequential_wr_substate[1]_i_3/O
                         net (fo=153, routed)         0.729     1.706    cmd_ndata_writer_n_1
    SLICE_X5Y76          FDCE                                         f  delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    lcd_clk_pll/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  lcd_clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.903    lcd_clk_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.240 r  lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.710    lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=186, routed)         0.846    -0.834    lcd_clk_OBUF
    SLICE_X5Y76          FDCE                                         r  delay_counter_reg[7]/C





