09:20:50 **** Build of configuration Hardware for project filt_bp_hw_system_hw_link ****
make all 
/usr/pack/vitis-2022.1-zr/Vitis/2022.1/bin/v++ --target hw --link --config binary_container_1-link.cfg -o"binary_container_1.xclbin" ../../filt_bp_hw/Hardware/build/filt_bp_hw.xo
Option Map File Used: '/usr/pack/vitis-2022.1-zr/Vitis/2022.1/data/vitis/vpp/optMap.xml'

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/reports/link
	Log files: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/logs/link
Running Dispatch Server on port: 41445
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.xclbin.link_summary, at Tue May 21 11:21:02 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue May 21 11:21:02 2024
INFO: [v++ 60-895]   Target platform: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/hw/design_1_wrapper.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: zedboard_basic
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:21:02] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw/Hardware/build/filt_bp_hw.xo -keep --config /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/syslinkConfig.ini --xpfm /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm --target hw --output_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int --temp_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue May 21 11:21:03 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw/Hardware/build/filt_bp_hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:21:03] build_xd_ip_db started: /usr/pack/vitis-2022.1-zr/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/design_1_wrapper.hpfm -clkid 2 -ip /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/iprepo/xilinx_com_hls_filt_bp_hw_1_0,filt_bp_hw -o /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:21:06] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.406 ; gain = 672.758 ; free physical = 15145 ; free virtual = 67808
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:21:06] cfgen started: /usr/pack/vitis-2022.1-zr/Vitis/2022.1/bin/cfgen  -nk filt_bp_hw:1:filt_bp_hw_1 -dmclkid 2 -r /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: filt_bp_hw, num: 1  {filt_bp_hw_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument filt_bp_hw_1.outVec to ACP
INFO: [CFGEN 83-2226] Inferring mapping for argument filt_bp_hw_1.inVec to ACP
INFO: [SYSTEM_LINK 82-37] [11:21:07] cfgen finished successfully
Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2312.406 ; gain = 0.000 ; free physical = 15135 ; free virtual = 67798
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:21:07] cf2bd started: /usr/pack/vitis-2022.1-zr/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd --temp_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link --output_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:21:09] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.406 ; gain = 0.000 ; free physical = 15130 ; free virtual = 67797
INFO: [v++ 60-1441] [11:21:09] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 15182 ; free virtual = 67848
INFO: [v++ 60-1443] [11:21:09] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -rtd /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw.rtd -nofilter /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/cf2sw_full.rtd -xclbin /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -o /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [11:21:10] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 15182 ; free virtual = 67849
INFO: [v++ 60-1443] [11:21:10] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [11:21:10] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 15181 ; free virtual = 67847
INFO: [v++ 60-1443] [11:21:10] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/zedboard_basic/export/zedboard_basic/zedboard_basic.xpfm --remote_ip_cache /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/.ipcache -s --output_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int --log_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/logs/link --report_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/reports/link --config /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/vplConfig.ini -k /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link --no-info --iprepo /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_filt_bp_hw_1_0 --messageDb /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link/vpl.pb /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: zedboard_basic
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform
[11:21:24] Run vpl: Step create_project: Started
Creating Vivado project.
[11:21:29] Run vpl: Step create_project: Completed
[11:21:29] Run vpl: Step create_bd: Started
[11:21:39] Run vpl: Step create_bd: Completed
[11:21:39] Run vpl: Step update_bd: Started
[11:21:39] Run vpl: Step update_bd: Completed
[11:21:39] Run vpl: Step generate_target: Started
[11:22:06] Run vpl: Step generate_target: Completed
[11:22:06] Run vpl: Step config_hw_runs: Started
[11:22:07] Run vpl: Step config_hw_runs: Completed
[11:22:07] Run vpl: Step synth: Started
[11:22:38] Block-level synthesis in progress, 0 of 9 jobs complete, 4 jobs running.
[11:23:09] Block-level synthesis in progress, 0 of 9 jobs complete, 4 jobs running.
[11:23:39] Block-level synthesis in progress, 4 of 9 jobs complete, 0 jobs running.
[11:24:09] Block-level synthesis in progress, 4 of 9 jobs complete, 4 jobs running.
[11:24:39] Block-level synthesis in progress, 7 of 9 jobs complete, 1 job running.
[11:25:09] Block-level synthesis in progress, 7 of 9 jobs complete, 2 jobs running.
[11:25:39] Block-level synthesis in progress, 9 of 9 jobs complete, 0 jobs running.
[11:26:09] Top-level synthesis in progress.
[11:26:42] Run vpl: Step synth: Completed
[11:26:42] Run vpl: Step impl: Started
[11:27:43] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 06m 31s 

[11:27:43] Starting logic optimization..
[11:27:43] Phase 1 Retarget
[11:27:43] Phase 2 Constant propagation
[11:27:43] Phase 3 Sweep
[11:27:43] Phase 4 BUFG optimization
[11:27:43] Phase 5 Shift Register Optimization
[11:27:43] Phase 6 Post Processing Netlist
[11:27:43] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 00s 

[11:27:43] Starting logic placement..
[11:27:43] Phase 1 Placer Initialization
[11:27:43] Phase 1.1 Placer Initialization Netlist Sorting
[11:27:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[11:27:43] Phase 1.3 Build Placer Netlist Model
[11:27:43] Phase 1.4 Constrain Clocks/Macros
[11:27:43] Phase 2 Global Placement
[11:27:43] Phase 2.1 Floorplanning
[11:27:43] Phase 2.2 Update Timing before SLR Path Opt
[11:27:43] Phase 2.3 Post-Processing in Floorplanning
[11:27:43] Phase 2.4 Global Placement Core
[11:28:13] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 00m 30s 

[11:28:13] Starting logic routing..
[11:28:13] Phase 1 Build RT Design
[11:28:13] Phase 2 Router Initialization
[11:28:13] Phase 2.1 Fix Topology Constraints
[11:28:13] Phase 2.2 Pre Route Cleanup
[11:28:13] Phase 2.3 Update Timing
[11:28:13] Phase 2.4.1 Physical Synthesis In Placer
[11:28:13] Phase 3 Detail Placement
[11:28:13] Phase 3.1 Commit Multi Column Macros
[11:28:13] Phase 3.2 Commit Most Macros & LUTRAMs
[11:28:13] Phase 3.3 Area Swap Optimization
[11:28:13] Phase 3.4 Pipeline Register Optimization
[11:28:13] Phase 3.5 Small Shape Detail Placement
[11:28:13] Phase 3.6 Re-assign LUT pins
[11:28:13] Phase 3.7 Pipeline Register Optimization
[11:28:13] Phase 4 Post Placement Optimization and Clean-Up
[11:28:13] Phase 4.1 Post Commit Optimization
[11:28:13] Phase 4.1.1 Post Placement Optimization
[11:28:13] Phase 4.1.1.1 BUFG Insertion
[11:28:13] Phase 1 Physical Synthesis Initialization
[11:28:13] Phase 4.1.1.2 Post Placement Timing Optimization
[11:28:13] Phase 4.2 Post Placement Cleanup
[11:28:13] Phase 4.3 Placer Reporting
[11:28:13] Phase 4.3.1 Print Estimated Congestion
[11:28:13] Phase 4.4 Final Placement Cleanup
[11:28:43] Phase 3 Initial Routing
[11:28:43] Phase 3.1 Global Routing
[11:28:43] Phase 4 Rip-up And Reroute
[11:28:43] Phase 4.1 Global Iteration 0
[11:28:43] Phase 4.2 Global Iteration 1
[11:28:43] Phase 5 Delay and Skew Optimization
[11:28:43] Phase 5.1 Delay CleanUp
[11:28:43] Phase 5.1.1 Update Timing
[11:28:43] Phase 5.2 Clock Skew Optimization
[11:28:43] Phase 6 Post Hold Fix
[11:28:43] Phase 6.1 Hold Fix Iter
[11:28:43] Phase 6.1.1 Update Timing
[11:28:43] Phase 7 Route finalize
[11:28:43] Phase 8 Verifying routed nets
[11:28:43] Phase 9 Depositing Routes
[11:28:43] Phase 10 Post Router Timing
[11:28:43] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 30s 

[11:28:43] Starting bitstream generation..
[11:28:43] Creating bitmap...
[11:28:56] Run vpl: Step impl: Completed
[11:28:57] Writing bitstream ./design_1_wrapper.bit...
[11:28:57] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 13s 
[11:28:57] Writing bitstream /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-29313-tardis-a14/xsa/vpl_gen_fixed.bit...
[11:28:57] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:28:57] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:07:47 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 14029 ; free virtual = 66815
INFO: [v++ 60-1443] [11:28:57] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/address_map.xml -sdsl /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/sdsl.dat -xclbin /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/xclbin_orig.xml -rtd /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd -o /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [11:28:58] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 14028 ; free virtual = 66814
INFO: [v++ 60-1443] [11:28:58] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/binary_container_1.xml --add-section SYSTEM_METADATA:RAW:/scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zedboard_zed_0_1 --output /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
/usr/pack/vitis-2022.1-zr/xrt/bin/unwrapped/xclbinutil: error while loading shared libraries: libcrypto.so.1.1: cannot open shared object file: No such file or directory
INFO: [v++ 60-1441] [11:28:58] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 14030 ; free virtual = 66816
INFO: [v++ 60-1443] [11:28:58] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.xclbin.info --input /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
/usr/pack/vitis-2022.1-zr/xrt/bin/unwrapped/xclbinutil: error while loading shared libraries: libcrypto.so.1.1: cannot open shared object file: No such file or directory
INFO: [v++ 60-1441] [11:28:58] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 14029 ; free virtual = 66815
INFO: [v++ 60-1443] [11:28:58] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/link/run_link
INFO: [v++ 60-1441] [11:28:58] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.191 ; gain = 0.000 ; free physical = 14029 ; free virtual = 66815
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/reports/link/system_estimate_binary_container_1.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created binary_container_1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/reports/link/imp/impl_1_design_1_wrapper_timing_summary_routed.rpt
	Vivado Log: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/logs/link/vivado.log
	Steps Log File: /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/ex_hetero_vitis_soc_12fs24/vitis_workspace/filt_bp_hw_system_hw_link/Hardware/binary_container_1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 6s
INFO: [v++ 60-1653] Closing dispatch client.

09:29:08 Build Finished (took 8m:18s.263ms)

