// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_encode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xin1,
        xin2,
        rlt1_i,
        rlt1_o,
        rlt1_o_ap_vld,
        al1_i,
        al1_o,
        al1_o_ap_vld,
        rlt2_i,
        rlt2_o,
        rlt2_o_ap_vld,
        al2_i,
        al2_o,
        al2_o_ap_vld,
        detl_i,
        detl_o,
        detl_o_ap_vld,
        il,
        il_ap_vld,
        nbl_i,
        nbl_o,
        nbl_o_ap_vld,
        plt1_i,
        plt1_o,
        plt1_o_ap_vld,
        plt2_i,
        plt2_o,
        plt2_o_ap_vld,
        rh1_i,
        rh1_o,
        rh1_o_ap_vld,
        ah1_i,
        ah1_o,
        ah1_o_ap_vld,
        rh2_i,
        rh2_o,
        rh2_o_ap_vld,
        ah2_i,
        ah2_o,
        ah2_o_ap_vld,
        deth_i,
        deth_o,
        deth_o_ap_vld,
        nbh_i,
        nbh_o,
        nbh_o_ap_vld,
        ph1_i,
        ph1_o,
        ph1_o_ap_vld,
        ph2_i,
        ph2_o,
        ph2_o_ap_vld,
        tqmf_address0,
        tqmf_ce0,
        tqmf_we0,
        tqmf_d0,
        tqmf_q0,
        tqmf_address1,
        tqmf_ce1,
        tqmf_we1,
        tqmf_d1,
        tqmf_q1,
        delay_bpl_address0,
        delay_bpl_ce0,
        delay_bpl_we0,
        delay_bpl_d0,
        delay_bpl_q0,
        delay_bpl_address1,
        delay_bpl_ce1,
        delay_bpl_we1,
        delay_bpl_d1,
        delay_bpl_q1,
        delay_dltx_address0,
        delay_dltx_ce0,
        delay_dltx_we0,
        delay_dltx_d0,
        delay_dltx_q0,
        delay_dltx_address1,
        delay_dltx_ce1,
        delay_dltx_we1,
        delay_dltx_d1,
        delay_dltx_q1,
        delay_bph_address0,
        delay_bph_ce0,
        delay_bph_we0,
        delay_bph_d0,
        delay_bph_q0,
        delay_bph_address1,
        delay_bph_ce1,
        delay_bph_we1,
        delay_bph_d1,
        delay_bph_q1,
        delay_dhx_address0,
        delay_dhx_ce0,
        delay_dhx_we0,
        delay_dhx_d0,
        delay_dhx_q0,
        delay_dhx_address1,
        delay_dhx_ce1,
        delay_dhx_we1,
        delay_dhx_d1,
        delay_dhx_q1,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] xin1;
input  [31:0] xin2;
input  [30:0] rlt1_i;
output  [30:0] rlt1_o;
output   rlt1_o_ap_vld;
input  [15:0] al1_i;
output  [15:0] al1_o;
output   al1_o_ap_vld;
input  [30:0] rlt2_i;
output  [30:0] rlt2_o;
output   rlt2_o_ap_vld;
input  [14:0] al2_i;
output  [14:0] al2_o;
output   al2_o_ap_vld;
input  [14:0] detl_i;
output  [14:0] detl_o;
output   detl_o_ap_vld;
output  [5:0] il;
output   il_ap_vld;
input  [14:0] nbl_i;
output  [14:0] nbl_o;
output   nbl_o_ap_vld;
input  [31:0] plt1_i;
output  [31:0] plt1_o;
output   plt1_o_ap_vld;
input  [31:0] plt2_i;
output  [31:0] plt2_o;
output   plt2_o_ap_vld;
input  [30:0] rh1_i;
output  [30:0] rh1_o;
output   rh1_o_ap_vld;
input  [15:0] ah1_i;
output  [15:0] ah1_o;
output   ah1_o_ap_vld;
input  [30:0] rh2_i;
output  [30:0] rh2_o;
output   rh2_o_ap_vld;
input  [14:0] ah2_i;
output  [14:0] ah2_o;
output   ah2_o_ap_vld;
input  [14:0] deth_i;
output  [14:0] deth_o;
output   deth_o_ap_vld;
input  [14:0] nbh_i;
output  [14:0] nbh_o;
output   nbh_o_ap_vld;
input  [31:0] ph1_i;
output  [31:0] ph1_o;
output   ph1_o_ap_vld;
input  [31:0] ph2_i;
output  [31:0] ph2_o;
output   ph2_o_ap_vld;
output  [4:0] tqmf_address0;
output   tqmf_ce0;
output   tqmf_we0;
output  [31:0] tqmf_d0;
input  [31:0] tqmf_q0;
output  [4:0] tqmf_address1;
output   tqmf_ce1;
output   tqmf_we1;
output  [31:0] tqmf_d1;
input  [31:0] tqmf_q1;
output  [2:0] delay_bpl_address0;
output   delay_bpl_ce0;
output   delay_bpl_we0;
output  [31:0] delay_bpl_d0;
input  [31:0] delay_bpl_q0;
output  [2:0] delay_bpl_address1;
output   delay_bpl_ce1;
output   delay_bpl_we1;
output  [31:0] delay_bpl_d1;
input  [31:0] delay_bpl_q1;
output  [2:0] delay_dltx_address0;
output   delay_dltx_ce0;
output   delay_dltx_we0;
output  [15:0] delay_dltx_d0;
input  [15:0] delay_dltx_q0;
output  [2:0] delay_dltx_address1;
output   delay_dltx_ce1;
output   delay_dltx_we1;
output  [15:0] delay_dltx_d1;
input  [15:0] delay_dltx_q1;
output  [2:0] delay_bph_address0;
output   delay_bph_ce0;
output   delay_bph_we0;
output  [31:0] delay_bph_d0;
input  [31:0] delay_bph_q0;
output  [2:0] delay_bph_address1;
output   delay_bph_ce1;
output   delay_bph_we1;
output  [31:0] delay_bph_d1;
input  [31:0] delay_bph_q1;
output  [2:0] delay_dhx_address0;
output   delay_dhx_ce0;
output   delay_dhx_we0;
output  [13:0] delay_dhx_d0;
input  [13:0] delay_dhx_q0;
output  [2:0] delay_dhx_address1;
output   delay_dhx_ce1;
output   delay_dhx_we1;
output  [13:0] delay_dhx_d1;
input  [13:0] delay_dhx_q1;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[30:0] rlt1_o;
reg rlt1_o_ap_vld;
reg[15:0] al1_o;
reg al1_o_ap_vld;
reg[30:0] rlt2_o;
reg rlt2_o_ap_vld;
reg[14:0] al2_o;
reg al2_o_ap_vld;
reg[14:0] detl_o;
reg detl_o_ap_vld;
reg il_ap_vld;
reg[14:0] nbl_o;
reg nbl_o_ap_vld;
reg[31:0] plt1_o;
reg plt1_o_ap_vld;
reg[31:0] plt2_o;
reg plt2_o_ap_vld;
reg[30:0] rh1_o;
reg rh1_o_ap_vld;
reg[15:0] ah1_o;
reg ah1_o_ap_vld;
reg[30:0] rh2_o;
reg rh2_o_ap_vld;
reg[14:0] ah2_o;
reg ah2_o_ap_vld;
reg[14:0] deth_o;
reg deth_o_ap_vld;
reg[14:0] nbh_o;
reg nbh_o_ap_vld;
reg[31:0] ph1_o;
reg ph1_o_ap_vld;
reg[31:0] ph2_o;
reg ph2_o_ap_vld;
reg[4:0] tqmf_address0;
reg tqmf_ce0;
reg tqmf_we0;
reg[31:0] tqmf_d0;
reg[4:0] tqmf_address1;
reg tqmf_ce1;
reg tqmf_we1;
reg[31:0] tqmf_d1;
reg[2:0] delay_bpl_address0;
reg delay_bpl_ce0;
reg delay_bpl_we0;
reg[31:0] delay_bpl_d0;
reg[2:0] delay_bpl_address1;
reg delay_bpl_ce1;
reg delay_bpl_we1;
reg[31:0] delay_bpl_d1;
reg[2:0] delay_dltx_address0;
reg delay_dltx_ce0;
reg delay_dltx_we0;
reg[15:0] delay_dltx_d0;
reg[2:0] delay_dltx_address1;
reg delay_dltx_ce1;
reg delay_dltx_we1;
reg[15:0] delay_dltx_d1;
reg[2:0] delay_bph_address0;
reg delay_bph_ce0;
reg delay_bph_we0;
reg[31:0] delay_bph_d0;
reg[2:0] delay_bph_address1;
reg delay_bph_ce1;
reg delay_bph_we1;
reg[31:0] delay_bph_d1;
reg[2:0] delay_dhx_address0;
reg delay_dhx_ce0;
reg delay_dhx_we0;
reg[13:0] delay_dhx_d0;
reg[2:0] delay_dhx_address1;
reg delay_dhx_ce1;
reg delay_dhx_we1;
reg[13:0] delay_dhx_d1;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
wire   [4:0] quant26bt_pos_address0;
reg    quant26bt_pos_ce0;
wire   [5:0] quant26bt_pos_q0;
wire   [4:0] quant26bt_neg_address0;
reg    quant26bt_neg_ce0;
wire   [5:0] quant26bt_neg_q0;
wire   [3:0] qq4_code4_table_address0;
reg    qq4_code4_table_ce0;
wire  signed [15:0] qq4_code4_table_q0;
wire   [3:0] wl_code_table_address0;
reg    wl_code_table_ce0;
wire   [12:0] wl_code_table_q0;
reg   [4:0] ilb_table_address0;
reg    ilb_table_ce0;
wire   [11:0] ilb_table_q0;
reg   [31:0] storemerge29_reg_833;
reg   [5:0] ril_2_reg_844;
reg   [31:0] storemerge_reg_856;
reg  signed [31:0] reg_972;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [31:0] reg_978;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire   [46:0] grp_fu_887_p2;
reg   [46:0] reg_984;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [46:0] grp_fu_875_p2;
reg   [46:0] reg_988;
wire   [45:0] grp_fu_879_p2;
reg   [45:0] reg_992;
wire   [45:0] grp_fu_883_p2;
reg   [45:0] reg_996;
wire   [45:0] grp_fu_867_p2;
reg   [45:0] reg_1000;
wire   [45:0] grp_fu_871_p2;
reg   [45:0] reg_1004;
wire   [40:0] grp_fu_899_p2;
reg   [40:0] reg_1008;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [42:0] grp_fu_930_p2;
reg   [42:0] reg_1012;
wire   [43:0] grp_fu_904_p2;
reg   [43:0] reg_1016;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [41:0] grp_fu_924_p2;
reg   [41:0] reg_1020;
reg  signed [31:0] reg_1024;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg  signed [31:0] reg_1030;
reg   [14:0] detl_load_reg_4546;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] decis_reg_4562;
reg  signed [15:0] ah1_load_reg_4567;
reg  signed [14:0] ah2_load_reg_4575;
wire  signed [46:0] sext_ln600_3_fu_1100_p1;
wire  signed [46:0] sext_ln600_4_fu_1105_p1;
wire  signed [46:0] sext_ln600_5_fu_1118_p1;
wire  signed [46:0] sext_ln604_3_fu_1123_p1;
reg   [14:0] deth_load_reg_4601;
wire   [24:0] mul_ln359_fu_1136_p2;
reg   [24:0] mul_ln359_reg_4606;
reg  signed [31:0] delay_bpl_load_reg_4611;
wire  signed [45:0] sext_ln587_1_fu_1148_p1;
reg  signed [15:0] delay_dltx_load_reg_4622;
wire  signed [45:0] sext_ln587_3_fu_1153_p1;
reg  signed [31:0] delay_bpl_load_2_reg_4633;
wire  signed [45:0] sext_ln589_5_fu_1158_p1;
reg  signed [15:0] delay_dltx_load_2_reg_4644;
wire  signed [45:0] sext_ln589_7_fu_1163_p1;
reg  signed [14:0] al2_load_reg_4654;
wire  signed [46:0] sext_ln600_2_fu_1184_p1;
wire  signed [46:0] sext_ln604_1_fu_1189_p1;
wire  signed [45:0] sext_ln587_5_fu_1198_p1;
reg  signed [13:0] delay_dhx_load_reg_4675;
wire  signed [45:0] sext_ln587_7_fu_1203_p1;
wire  signed [45:0] sext_ln589_25_fu_1212_p1;
reg  signed [13:0] delay_dhx_load_2_reg_4691;
wire  signed [45:0] sext_ln589_27_fu_1217_p1;
reg   [31:0] wd3_9_reg_4701;
reg   [31:0] wd3_10_reg_4707;
wire   [32:0] tmp_fu_1282_p2;
reg  signed [32:0] tmp_reg_4713;
wire   [32:0] tmp34_fu_1292_p2;
reg  signed [32:0] tmp34_reg_4718;
reg  signed [31:0] delay_bpl_load_3_reg_4723;
wire  signed [45:0] sext_ln589_9_fu_1298_p1;
reg  signed [15:0] delay_dltx_load_3_reg_4734;
wire  signed [45:0] sext_ln589_11_fu_1303_p1;
reg  signed [31:0] delay_bpl_load_4_reg_4745;
wire  signed [45:0] sext_ln589_13_fu_1308_p1;
reg  signed [15:0] delay_dltx_load_4_reg_4756;
wire  signed [45:0] sext_ln589_15_fu_1313_p1;
reg  signed [15:0] al1_load_reg_4766;
wire  signed [46:0] sext_ln600_fu_1334_p1;
wire  signed [46:0] sext_ln600_1_fu_1339_p1;
wire  signed [45:0] sext_ln589_29_fu_1354_p1;
reg  signed [13:0] delay_dhx_load_3_reg_4789;
wire  signed [45:0] sext_ln589_31_fu_1359_p1;
wire  signed [45:0] sext_ln589_33_fu_1368_p1;
reg  signed [13:0] delay_dhx_load_4_reg_4805;
wire  signed [45:0] sext_ln589_35_fu_1373_p1;
reg   [31:0] trunc_ln605_1_reg_4815;
reg   [31:0] wd3_11_reg_4820;
reg   [31:0] wd3_12_reg_4826;
reg  signed [31:0] tqmf_load_3_reg_4832;
wire  signed [40:0] sext_ln267_1_fu_1426_p1;
wire  signed [42:0] sext_ln267_3_fu_1431_p1;
reg  signed [31:0] delay_bpl_load_1_reg_4857;
wire  signed [45:0] sext_ln589_1_fu_1444_p1;
reg  signed [15:0] delay_dltx_load_1_reg_4868;
wire  signed [45:0] sext_ln589_3_fu_1449_p1;
reg  signed [31:0] delay_bpl_load_5_reg_4878;
wire  signed [45:0] sext_ln589_17_fu_1454_p1;
reg  signed [15:0] delay_dltx_load_5_reg_4889;
wire  signed [45:0] sext_ln589_19_fu_1459_p1;
wire   [45:0] add_ln589_fu_1464_p2;
reg   [45:0] add_ln589_reg_4899;
reg  signed [31:0] delay_bph_load_1_reg_4904;
wire  signed [45:0] sext_ln589_21_fu_1470_p1;
reg  signed [13:0] delay_dhx_load_1_reg_4915;
wire  signed [45:0] sext_ln589_23_fu_1475_p1;
reg  signed [31:0] delay_bph_load_5_reg_4925;
wire  signed [45:0] sext_ln589_37_fu_1480_p1;
reg  signed [13:0] delay_dhx_load_5_reg_4936;
wire  signed [45:0] sext_ln589_39_fu_1485_p1;
wire   [45:0] add_ln589_5_fu_1490_p2;
reg   [45:0] add_ln589_5_reg_4946;
wire  signed [43:0] sext_ln267_5_fu_1496_p1;
wire  signed [41:0] sext_ln267_6_fu_1501_p1;
wire   [39:0] grp_fu_946_p2;
reg   [39:0] tmp33_reg_4961;
wire   [39:0] grp_fu_951_p2;
reg   [39:0] tmp35_reg_4966;
reg   [45:0] mul_ln589_reg_4971;
reg   [45:0] mul_ln589_4_reg_4976;
reg   [31:0] trunc_ln3_reg_4981;
reg   [45:0] mul_ln589_5_reg_4986;
reg   [45:0] mul_ln589_9_reg_4991;
wire  signed [44:0] sext_ln266_6_fu_1511_p1;
reg   [31:0] trunc_ln2_reg_5006;
reg   [31:0] trunc_ln591_1_reg_5012;
wire   [43:0] grp_fu_936_p2;
reg   [43:0] mul_ln266_reg_5018;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [44:0] grp_fu_909_p2;
reg   [44:0] mul_ln266_1_reg_5023;
wire   [41:0] add_ln270_6_fu_1599_p2;
reg   [41:0] add_ln270_6_reg_5038;
wire   [43:0] add_ln271_5_fu_1611_p2;
reg   [43:0] add_ln271_5_reg_5043;
wire   [46:0] grp_fu_914_p2;
reg   [46:0] mul_ln267_4_reg_5048;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire   [46:0] grp_fu_919_p2;
reg   [46:0] mul_ln266_2_reg_5053;
wire  signed [44:0] sext_ln267_8_fu_1617_p1;
reg   [44:0] mul_ln267_5_reg_5068;
wire   [44:0] grp_fu_941_p2;
reg   [44:0] mul_ln266_3_reg_5073;
wire  signed [42:0] sext_ln267_10_fu_1627_p1;
wire  signed [43:0] sext_ln266_10_fu_1632_p1;
wire  signed [41:0] sext_ln267_12_fu_1637_p1;
wire  signed [40:0] sext_ln266_13_fu_1642_p1;
reg   [31:0] tqmf_load_4_reg_5098;
wire   [46:0] add_ln270_2_fu_1663_p2;
reg   [46:0] add_ln270_2_reg_5105;
wire   [44:0] add_ln271_1_fu_1669_p2;
reg   [44:0] add_ln271_1_reg_5110;
wire   [36:0] xa_fu_1698_p2;
reg   [36:0] xa_reg_5115;
wire   [38:0] sub_ln266_fu_1726_p2;
reg   [38:0] sub_ln266_reg_5120;
wire   [41:0] add_ln270_fu_1770_p2;
reg   [41:0] add_ln270_reg_5125;
wire   [39:0] add_ln271_fu_1810_p2;
reg   [39:0] add_ln271_reg_5130;
wire   [43:0] add_ln271_6_fu_1815_p2;
reg   [43:0] add_ln271_6_reg_5135;
wire   [46:0] xa_2_fu_1892_p2;
reg   [46:0] xa_2_reg_5140;
wire   [46:0] xb_fu_1933_p2;
reg   [46:0] xb_reg_5146;
wire   [30:0] trunc_ln296_fu_1971_p1;
reg   [30:0] trunc_ln296_reg_5152;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] sub_ln296_fu_1975_p2;
reg   [31:0] sub_ln296_reg_5157;
reg   [0:0] tmp_3_reg_5163;
wire   [30:0] trunc_ln347_fu_1993_p1;
reg   [30:0] trunc_ln347_reg_5168;
wire   [31:0] sub_ln347_fu_1997_p2;
reg   [31:0] sub_ln347_reg_5173;
reg   [0:0] tmp_17_reg_5178;
wire   [31:0] m_2_fu_2011_p2;
reg   [31:0] m_2_reg_5184;
wire   [31:0] m_4_fu_2022_p3;
reg   [31:0] m_4_reg_5189;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire   [29:0] zext_ln620_fu_2028_p1;
reg   [29:0] zext_ln620_reg_5197;
wire   [0:0] icmp_ln621_fu_2049_p2;
reg   [0:0] icmp_ln621_reg_5203;
wire   [0:0] icmp_ln621_1_fu_2097_p2;
reg   [0:0] icmp_ln621_1_reg_5207;
wire   [0:0] icmp_ln621_2_fu_2123_p2;
reg   [0:0] icmp_ln621_2_reg_5211;
wire   [0:0] icmp_ln621_3_fu_2149_p2;
reg   [0:0] icmp_ln621_3_reg_5215;
wire   [0:0] icmp_ln621_4_fu_2175_p2;
reg   [0:0] icmp_ln621_4_reg_5219;
wire   [0:0] icmp_ln621_5_fu_2201_p2;
reg   [0:0] icmp_ln621_5_reg_5223;
wire   [0:0] icmp_ln621_6_fu_2227_p2;
reg   [0:0] icmp_ln621_6_reg_5227;
wire   [0:0] icmp_ln621_7_fu_2253_p2;
reg   [0:0] icmp_ln621_7_reg_5231;
wire   [0:0] icmp_ln621_8_fu_2279_p2;
reg   [0:0] icmp_ln621_8_reg_5235;
wire   [0:0] icmp_ln621_9_fu_2305_p2;
reg   [0:0] icmp_ln621_9_reg_5239;
wire   [0:0] icmp_ln621_10_fu_2331_p2;
reg   [0:0] icmp_ln621_10_reg_5243;
wire   [0:0] icmp_ln621_11_fu_2357_p2;
reg   [0:0] icmp_ln621_11_reg_5247;
wire   [0:0] icmp_ln621_12_fu_2383_p2;
reg   [0:0] icmp_ln621_12_reg_5251;
wire   [0:0] icmp_ln621_13_fu_2409_p2;
reg   [0:0] icmp_ln621_13_reg_5255;
wire   [0:0] icmp_ln621_14_fu_2435_p2;
reg   [0:0] icmp_ln621_14_reg_5259;
wire   [0:0] icmp_ln621_15_fu_2461_p2;
reg   [0:0] icmp_ln621_15_reg_5263;
wire   [0:0] icmp_ln621_16_fu_2487_p2;
reg   [0:0] icmp_ln621_16_reg_5267;
wire   [0:0] icmp_ln621_17_fu_2513_p2;
reg   [0:0] icmp_ln621_17_reg_5271;
wire   [0:0] icmp_ln621_18_fu_2561_p2;
reg   [0:0] icmp_ln621_18_reg_5275;
wire   [0:0] icmp_ln621_19_fu_2587_p2;
reg   [0:0] icmp_ln621_19_reg_5279;
wire   [0:0] icmp_ln621_20_fu_2613_p2;
reg   [0:0] icmp_ln621_20_reg_5283;
wire   [0:0] icmp_ln621_21_fu_2639_p2;
reg   [0:0] icmp_ln621_21_reg_5287;
wire   [0:0] icmp_ln621_22_fu_2665_p2;
reg   [0:0] icmp_ln621_22_reg_5291;
wire   [0:0] icmp_ln621_23_fu_2691_p2;
reg   [0:0] icmp_ln621_23_reg_5295;
wire   [0:0] icmp_ln621_24_fu_2717_p2;
reg   [0:0] icmp_ln621_24_reg_5299;
wire   [0:0] icmp_ln621_25_fu_2743_p2;
reg   [0:0] icmp_ln621_25_reg_5303;
reg   [14:0] decis_25_reg_5307;
wire   [1:0] add_ln364_fu_2804_p2;
reg   [1:0] add_ln364_reg_5312;
wire   [13:0] tmp_1_fu_2810_p6;
reg  signed [13:0] tmp_1_reg_5317;
wire  signed [16:0] add_ln760_fu_2882_p2;
reg  signed [16:0] add_ln760_reg_5322;
wire   [0:0] icmp_ln621_26_fu_2891_p2;
reg   [0:0] icmp_ln621_26_reg_5328;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg   [14:0] decis_26_reg_5332;
wire  signed [13:0] trunc_ln8_fu_2923_p4;
reg  signed [13:0] trunc_ln8_reg_5337;
reg   [3:0] trunc_ln653_1_reg_5342;
wire  signed [31:0] add_ln373_fu_3009_p2;
reg  signed [31:0] add_ln373_reg_5352;
wire   [0:0] icmp_ln668_1_fu_3014_p2;
reg   [0:0] icmp_ln668_1_reg_5358;
wire   [0:0] icmp_ln621_27_fu_3034_p2;
reg   [0:0] icmp_ln621_27_reg_5362;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
reg   [14:0] decis_27_reg_5366;
wire   [31:0] add_ln684_6_fu_3157_p2;
reg   [31:0] add_ln684_6_reg_5371;
wire   [31:0] add_ln684_7_fu_3188_p2;
reg   [31:0] add_ln684_7_reg_5376;
wire   [27:0] mul_ln679_8_fu_3194_p2;
reg   [27:0] mul_ln679_8_reg_5381;
wire   [27:0] mul_ln679_9_fu_3200_p2;
reg   [27:0] mul_ln679_9_reg_5386;
wire   [27:0] mul_ln679_10_fu_3206_p2;
reg   [27:0] mul_ln679_10_reg_5391;
wire   [27:0] mul_ln679_11_fu_3212_p2;
reg   [27:0] mul_ln679_11_reg_5396;
wire  signed [63:0] sext_ln705_2_fu_3226_p1;
wire  signed [63:0] sext_ln705_3_fu_3231_p1;
wire  signed [63:0] sext_ln708_1_fu_3236_p1;
wire   [30:0] zext_ln620_4_fu_3252_p1;
reg   [30:0] zext_ln620_4_reg_5417;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire   [4:0] select_ln621_fu_3299_p3;
wire   [31:0] wd3_13_fu_3323_p4;
wire   [31:0] add_ln684_8_fu_3352_p2;
reg   [31:0] add_ln684_8_reg_5435;
wire   [31:0] add_ln684_9_fu_3376_p2;
reg   [31:0] add_ln684_9_reg_5440;
wire   [31:0] add_ln684_11_fu_3400_p2;
reg   [0:0] tmp_25_reg_5450;
reg   [0:0] tmp_26_reg_5456;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire   [31:0] add_ln684_10_fu_3434_p2;
reg   [31:0] add_ln684_10_reg_5471;
wire   [16:0] apl2_3_fu_3534_p2;
reg   [16:0] apl2_3_reg_5476;
wire   [0:0] icmp_ln719_1_fu_3540_p2;
reg   [0:0] icmp_ln719_1_reg_5481;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire   [17:0] apl1_4_fu_3639_p2;
reg   [17:0] apl1_4_reg_5496;
wire   [14:0] wd3_15_fu_3645_p2;
reg   [14:0] wd3_15_reg_5502;
reg  signed [15:0] trunc_ln6_reg_5508;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire  signed [16:0] add_ln640_fu_3714_p2;
reg  signed [16:0] add_ln640_reg_5516;
reg   [3:0] trunc_ln9_reg_5522;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire  signed [31:0] add_ln313_fu_3869_p2;
reg  signed [31:0] add_ln313_reg_5532;
wire   [0:0] icmp_ln668_fu_3874_p2;
reg   [0:0] icmp_ln668_reg_5538;
reg   [31:0] wd3_1_reg_5542;
reg   [31:0] wd3_2_reg_5547;
wire   [31:0] mul_ln679_fu_3927_p2;
reg   [31:0] mul_ln679_reg_5552;
wire   [31:0] mul_ln679_1_fu_3933_p2;
reg   [31:0] mul_ln679_1_reg_5557;
wire   [31:0] mul_ln679_2_fu_3939_p2;
reg   [31:0] mul_ln679_2_reg_5562;
wire   [31:0] mul_ln679_3_fu_3945_p2;
reg   [31:0] mul_ln679_3_reg_5567;
wire   [31:0] mul_ln679_4_fu_3951_p2;
reg   [31:0] mul_ln679_4_reg_5572;
wire   [31:0] mul_ln679_5_fu_3957_p2;
reg   [31:0] mul_ln679_5_reg_5577;
wire   [31:0] wd3_6_fu_4073_p4;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire   [31:0] add_ln684_2_fu_4152_p2;
reg   [31:0] add_ln684_2_reg_5587;
wire   [31:0] add_ln684_3_fu_4177_p2;
reg   [31:0] add_ln684_3_reg_5592;
wire   [31:0] add_ln684_5_fu_4202_p2;
wire  signed [63:0] sext_ln705_fu_4216_p1;
wire  signed [63:0] sext_ln705_1_fu_4221_p1;
wire  signed [63:0] sext_ln708_fu_4226_p1;
wire   [31:0] add_ln684_4_fu_4288_p2;
reg   [31:0] add_ln684_4_reg_5618;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
reg   [0:0] tmp_15_reg_5623;
reg   [0:0] tmp_16_reg_5629;
wire   [16:0] apl2_fu_4392_p2;
reg   [16:0] apl2_reg_5634;
wire    ap_block_pp0_stage24_11001;
wire   [0:0] icmp_ln719_fu_4398_p2;
reg   [0:0] icmp_ln719_reg_5639;
wire   [17:0] apl1_fu_4475_p2;
reg   [17:0] apl1_reg_5644;
wire   [14:0] wd3_7_fu_4481_p2;
reg   [14:0] wd3_7_reg_5650;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
reg   [31:0] ap_port_reg_xin2;
reg   [4:0] ap_phi_reg_pp0_iter0_mil_02_i_reg_710;
wire   [0:0] icmp_ln621_28_fu_3258_p2;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge29_reg_833;
reg   [5:0] ap_phi_mux_ril_2_phi_fu_847_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_ril_2_reg_844;
reg   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_856;
wire   [63:0] zext_ln656_1_fu_3004_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln628_fu_3406_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln303_fu_3562_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln656_fu_3864_p1;
wire    ap_block_pp0_stage21;
wire   [30:0] add_ln330_fu_3963_p2;
wire    ap_block_pp0_stage2;
wire   [15:0] apl1_3_fu_4525_p3;
wire    ap_block_pp0_stage1;
wire   [14:0] apl2_2_fu_4423_p3;
wire    ap_block_pp0_stage0;
wire   [14:0] shl_ln6_fu_3998_p3;
wire    ap_block_pp0_stage22;
wire   [14:0] select_ln643_fu_3830_p3;
wire    ap_block_pp0_stage20;
wire   [30:0] add_ln388_fu_3020_p2;
wire   [15:0] apl1_7_fu_3758_p3;
wire   [14:0] apl2_5_fu_3587_p3;
wire   [14:0] shl_ln657_1_fu_3090_p3;
wire    ap_block_pp0_stage16;
wire   [14:0] select_ln763_fu_2970_p3;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire   [31:0] add_ln684_fu_4102_p2;
wire   [31:0] add_ln684_1_fu_4127_p2;
wire   [31:0] wd3_3_fu_4025_p4;
wire   [31:0] wd3_4_fu_4049_p4;
wire    ap_block_pp0_stage23;
wire   [31:0] wd3_5_fu_4258_p4;
wire    ap_block_pp0_stage24;
wire   [31:0] wd3_14_fu_3117_p4;
wire    ap_block_pp0_stage17;
reg  signed [13:0] grp_fu_867_p0;
reg  signed [31:0] grp_fu_867_p1;
reg  signed [13:0] grp_fu_871_p0;
reg  signed [31:0] grp_fu_871_p1;
reg  signed [14:0] grp_fu_875_p0;
reg  signed [31:0] grp_fu_875_p1;
reg  signed [15:0] grp_fu_879_p0;
reg  signed [31:0] grp_fu_879_p1;
reg  signed [15:0] grp_fu_883_p0;
reg  signed [31:0] grp_fu_883_p1;
reg  signed [15:0] grp_fu_887_p0;
reg  signed [31:0] grp_fu_887_p1;
reg  signed [31:0] grp_fu_891_p0;
reg  signed [31:0] grp_fu_891_p1;
reg  signed [31:0] grp_fu_895_p0;
reg  signed [31:0] grp_fu_895_p1;
reg  signed [31:0] grp_fu_899_p0;
wire   [8:0] grp_fu_899_p1;
reg  signed [31:0] grp_fu_904_p0;
wire   [11:0] grp_fu_904_p1;
reg  signed [31:0] grp_fu_909_p0;
wire   [12:0] grp_fu_909_p1;
wire   [14:0] grp_fu_914_p1;
wire   [14:0] grp_fu_919_p1;
reg  signed [31:0] grp_fu_924_p0;
reg  signed [10:0] grp_fu_924_p1;
reg  signed [31:0] grp_fu_930_p0;
reg  signed [10:0] grp_fu_930_p1;
wire  signed [12:0] grp_fu_936_p1;
wire  signed [12:0] grp_fu_941_p1;
wire  signed [6:0] grp_fu_946_p1;
wire  signed [6:0] grp_fu_951_p1;
wire   [63:0] grp_fu_891_p2;
wire   [63:0] grp_fu_895_p2;
wire   [46:0] grp_fu_1036_p2;
wire   [14:0] mul_ln620_fu_1060_p0;
wire   [9:0] mul_ln620_fu_1060_p1;
wire   [23:0] mul_ln620_fu_1060_p2;
wire   [31:0] pl_2_fu_1092_p3;
wire  signed [15:0] sext_ln600_4_fu_1105_p0;
wire   [31:0] pl2_1_fu_1110_p3;
wire  signed [14:0] sext_ln604_3_fu_1123_p0;
wire   [14:0] mul_ln359_fu_1136_p0;
wire   [10:0] mul_ln359_fu_1136_p1;
wire  signed [31:0] sext_ln587_1_fu_1148_p0;
wire  signed [15:0] sext_ln587_3_fu_1153_p0;
wire  signed [31:0] sext_ln589_5_fu_1158_p0;
wire  signed [15:0] sext_ln589_7_fu_1163_p0;
wire   [31:0] pl2_fu_1176_p3;
wire  signed [14:0] sext_ln604_1_fu_1189_p0;
wire  signed [31:0] sext_ln587_4_fu_1194_p0;
wire  signed [31:0] sext_ln587_5_fu_1198_p0;
wire  signed [13:0] sext_ln587_7_fu_1203_p0;
wire  signed [31:0] sext_ln589_24_fu_1208_p0;
wire  signed [31:0] sext_ln589_25_fu_1212_p0;
wire  signed [13:0] sext_ln589_27_fu_1217_p0;
wire  signed [31:0] shl_ln672_6_fu_1222_p1;
wire   [39:0] shl_ln672_6_fu_1222_p3;
wire  signed [39:0] sext_ln587_4_fu_1194_p1;
wire   [39:0] sub_ln672_6_fu_1230_p2;
wire  signed [31:0] shl_ln672_8_fu_1246_p1;
wire   [39:0] shl_ln672_8_fu_1246_p3;
wire  signed [39:0] sext_ln589_24_fu_1208_p1;
wire   [39:0] sub_ln672_8_fu_1254_p2;
wire  signed [31:0] tqmf_load_21_cast_fu_1278_p0;
wire  signed [32:0] tqmf_load_21_cast_fu_1278_p1;
wire  signed [32:0] sext_ln266_fu_1270_p1;
wire  signed [31:0] tqmf_load_22_cast_fu_1288_p0;
wire  signed [32:0] tqmf_load_22_cast_fu_1288_p1;
wire  signed [32:0] sext_ln267_fu_1274_p1;
wire  signed [31:0] sext_ln589_9_fu_1298_p0;
wire  signed [15:0] sext_ln589_11_fu_1303_p0;
wire  signed [31:0] sext_ln589_13_fu_1308_p0;
wire  signed [15:0] sext_ln589_15_fu_1313_p0;
wire   [31:0] pl_fu_1326_p3;
wire  signed [15:0] sext_ln600_1_fu_1339_p0;
wire  signed [31:0] sext_ln589_28_fu_1350_p0;
wire  signed [31:0] sext_ln589_29_fu_1354_p0;
wire  signed [13:0] sext_ln589_31_fu_1359_p0;
wire  signed [31:0] sext_ln589_32_fu_1364_p0;
wire  signed [31:0] sext_ln589_33_fu_1368_p0;
wire  signed [13:0] sext_ln589_35_fu_1373_p0;
wire  signed [31:0] shl_ln672_9_fu_1378_p1;
wire   [39:0] shl_ln672_9_fu_1378_p3;
wire  signed [39:0] sext_ln589_28_fu_1350_p1;
wire   [39:0] sub_ln672_9_fu_1386_p2;
wire  signed [31:0] shl_ln672_s_fu_1402_p1;
wire   [39:0] shl_ln672_s_fu_1402_p3;
wire  signed [39:0] sext_ln589_32_fu_1364_p1;
wire   [39:0] sub_ln672_10_fu_1410_p2;
wire  signed [31:0] sext_ln267_1_fu_1426_p0;
wire  signed [31:0] sext_ln267_3_fu_1431_p0;
wire  signed [31:0] sext_ln589_1_fu_1444_p0;
wire  signed [15:0] sext_ln589_3_fu_1449_p0;
wire  signed [31:0] sext_ln589_17_fu_1454_p0;
wire  signed [15:0] sext_ln589_19_fu_1459_p0;
wire  signed [31:0] sext_ln589_21_fu_1470_p0;
wire  signed [13:0] sext_ln589_23_fu_1475_p0;
wire  signed [31:0] sext_ln589_37_fu_1480_p0;
wire  signed [13:0] sext_ln589_39_fu_1485_p0;
wire  signed [31:0] sext_ln267_5_fu_1496_p0;
wire  signed [31:0] sext_ln267_6_fu_1501_p0;
wire  signed [31:0] sext_ln266_6_fu_1511_p0;
wire   [45:0] add_ln589_2_fu_1520_p2;
wire   [45:0] add_ln589_3_fu_1525_p2;
wire   [45:0] add_ln589_1_fu_1516_p2;
wire   [45:0] zl_1_fu_1531_p2;
wire   [45:0] add_ln589_7_fu_1551_p2;
wire   [45:0] add_ln589_8_fu_1556_p2;
wire   [45:0] add_ln589_6_fu_1547_p2;
wire   [45:0] zl_3_fu_1562_p2;
wire  signed [41:0] sext_ln270_fu_1596_p1;
wire  signed [43:0] sext_ln266_4_fu_1582_p1;
wire   [43:0] add_ln271_4_fu_1605_p2;
wire  signed [43:0] sext_ln266_1_fu_1578_p1;
wire  signed [31:0] sext_ln267_8_fu_1617_p0;
wire  signed [31:0] sext_ln267_10_fu_1627_p0;
wire  signed [31:0] sext_ln266_10_fu_1632_p0;
wire  signed [31:0] sext_ln267_12_fu_1637_p0;
wire  signed [31:0] sext_ln266_13_fu_1642_p0;
wire  signed [46:0] sext_ln267_9_fu_1647_p1;
wire   [46:0] add_ln270_1_fu_1658_p2;
wire  signed [46:0] sext_ln267_11_fu_1654_p1;
wire  signed [44:0] sext_ln266_9_fu_1650_p1;
wire   [31:0] shl_ln_fu_1674_p1;
wire   [35:0] shl_ln_fu_1674_p3;
wire   [31:0] shl_ln261_1_fu_1686_p1;
wire   [33:0] shl_ln261_1_fu_1686_p3;
wire  signed [36:0] sext_ln261_fu_1682_p1;
wire  signed [36:0] sext_ln261_1_fu_1694_p1;
wire   [37:0] shl_ln1_fu_1704_p3;
wire   [35:0] shl_ln266_1_fu_1715_p3;
wire  signed [38:0] sext_ln266_2_fu_1711_p1;
wire  signed [38:0] sext_ln266_3_fu_1722_p1;
wire   [37:0] shl_ln267_1_fu_1732_p3;
wire   [35:0] shl_ln267_2_fu_1744_p3;
wire  signed [38:0] sext_ln267_13_fu_1740_p1;
wire  signed [38:0] sext_ln267_14_fu_1752_p1;
wire   [38:0] sub_ln267_fu_1756_p2;
wire  signed [41:0] sext_ln267_15_fu_1766_p1;
wire   [35:0] shl_ln3_fu_1776_p3;
wire   [33:0] shl_ln271_1_fu_1788_p3;
wire  signed [36:0] sext_ln271_fu_1784_p1;
wire  signed [36:0] sext_ln271_1_fu_1796_p1;
wire   [36:0] sub_ln271_fu_1800_p2;
wire  signed [39:0] sext_ln266_12_fu_1762_p1;
wire  signed [43:0] sext_ln271_2_fu_1806_p1;
wire   [38:0] shl_ln266_2_fu_1826_p3;
wire   [38:0] shl_ln2_fu_1838_p3;
wire  signed [46:0] sext_ln270_1_fu_1850_p1;
wire  signed [39:0] sext_ln267_2_fu_1823_p1;
wire  signed [39:0] sext_ln267_4_fu_1834_p1;
wire   [39:0] add_ln270_4_fu_1858_p2;
wire  signed [39:0] sext_ln255_fu_1820_p1;
wire   [39:0] add_ln270_5_fu_1864_p2;
wire  signed [44:0] sext_ln270_3_fu_1874_p1;
wire   [44:0] add_ln270_7_fu_1877_p2;
wire  signed [44:0] sext_ln270_2_fu_1870_p1;
wire   [44:0] add_ln270_8_fu_1882_p2;
wire  signed [46:0] sext_ln270_4_fu_1888_p1;
wire   [46:0] add_ln270_3_fu_1853_p2;
wire  signed [44:0] sext_ln266_11_fu_1846_p1;
wire   [44:0] add_ln271_2_fu_1901_p2;
wire  signed [44:0] sext_ln271_3_fu_1898_p1;
wire   [44:0] add_ln271_3_fu_1906_p2;
wire  signed [46:0] sext_ln271_6_fu_1919_p1;
wire   [46:0] add_ln271_7_fu_1922_p2;
wire  signed [46:0] sext_ln271_5_fu_1916_p1;
wire   [46:0] add_ln271_8_fu_1927_p2;
wire  signed [46:0] sext_ln271_4_fu_1912_p1;
wire   [46:0] add_ln281_fu_1939_p2;
wire   [46:0] sub_ln282_fu_1943_p2;
wire   [31:0] add_ln295_fu_1967_p2;
wire   [31:0] trunc_ln_fu_1947_p4;
wire   [31:0] add_ln345_fu_1989_p2;
wire   [31:0] trunc_ln1_fu_1957_p4;
wire   [31:0] m_fu_2017_p2;
wire   [31:0] zext_ln613_fu_2046_p1;
wire   [23:0] shl_ln4_fu_2055_p3;
wire   [20:0] shl_ln620_1_fu_2066_p3;
wire   [24:0] zext_ln620_8_fu_2062_p1;
wire   [24:0] zext_ln620_9_fu_2073_p1;
wire   [24:0] add_ln620_fu_2077_p2;
wire   [9:0] decis_1_fu_2083_p4;
wire   [31:0] zext_ln613_1_fu_2093_p1;
wire   [14:0] mul_ln620_1_fu_2103_p0;
wire   [10:0] mul_ln620_1_fu_2103_p1;
wire   [24:0] mul_ln620_1_fu_2103_p2;
wire   [9:0] decis_2_fu_2109_p4;
wire   [31:0] zext_ln613_2_fu_2119_p1;
wire   [14:0] mul_ln620_2_fu_2129_p0;
wire   [25:0] zext_ln620_5_fu_2040_p1;
wire   [11:0] mul_ln620_2_fu_2129_p1;
wire   [25:0] mul_ln620_2_fu_2129_p2;
wire   [10:0] decis_3_fu_2135_p4;
wire   [31:0] zext_ln613_3_fu_2145_p1;
wire   [14:0] mul_ln620_3_fu_2155_p0;
wire   [11:0] mul_ln620_3_fu_2155_p1;
wire   [25:0] mul_ln620_3_fu_2155_p2;
wire   [10:0] decis_4_fu_2161_p4;
wire   [31:0] zext_ln613_4_fu_2171_p1;
wire   [14:0] mul_ln620_4_fu_2181_p0;
wire   [11:0] mul_ln620_4_fu_2181_p1;
wire   [25:0] mul_ln620_4_fu_2181_p2;
wire   [10:0] decis_5_fu_2187_p4;
wire   [31:0] zext_ln613_5_fu_2197_p1;
wire   [14:0] mul_ln620_5_fu_2207_p0;
wire   [26:0] zext_ln620_3_fu_2037_p1;
wire   [12:0] mul_ln620_5_fu_2207_p1;
wire   [26:0] mul_ln620_5_fu_2207_p2;
wire   [11:0] decis_6_fu_2213_p4;
wire   [31:0] zext_ln613_6_fu_2223_p1;
wire   [14:0] mul_ln620_6_fu_2233_p0;
wire   [12:0] mul_ln620_6_fu_2233_p1;
wire   [26:0] mul_ln620_6_fu_2233_p2;
wire   [11:0] decis_7_fu_2239_p4;
wire   [31:0] zext_ln613_7_fu_2249_p1;
wire   [14:0] mul_ln620_7_fu_2259_p0;
wire   [12:0] mul_ln620_7_fu_2259_p1;
wire   [26:0] mul_ln620_7_fu_2259_p2;
wire   [11:0] decis_8_fu_2265_p4;
wire   [31:0] zext_ln613_8_fu_2275_p1;
wire   [14:0] mul_ln620_8_fu_2285_p0;
wire   [12:0] mul_ln620_8_fu_2285_p1;
wire   [26:0] mul_ln620_8_fu_2285_p2;
wire   [11:0] decis_9_fu_2291_p4;
wire   [31:0] zext_ln613_9_fu_2301_p1;
wire   [14:0] mul_ln620_9_fu_2311_p0;
wire   [12:0] mul_ln620_9_fu_2311_p1;
wire   [26:0] mul_ln620_9_fu_2311_p2;
wire   [11:0] decis_s_fu_2317_p4;
wire   [31:0] zext_ln613_10_fu_2327_p1;
wire   [14:0] mul_ln620_10_fu_2337_p0;
wire   [27:0] zext_ln620_2_fu_2034_p1;
wire   [13:0] mul_ln620_10_fu_2337_p1;
wire   [27:0] mul_ln620_10_fu_2337_p2;
wire   [12:0] decis_10_fu_2343_p4;
wire   [31:0] zext_ln613_11_fu_2353_p1;
wire   [14:0] mul_ln620_11_fu_2363_p0;
wire   [13:0] mul_ln620_11_fu_2363_p1;
wire   [27:0] mul_ln620_11_fu_2363_p2;
wire   [12:0] decis_11_fu_2369_p4;
wire   [31:0] zext_ln613_12_fu_2379_p1;
wire   [14:0] mul_ln620_12_fu_2389_p0;
wire   [13:0] mul_ln620_12_fu_2389_p1;
wire   [27:0] mul_ln620_12_fu_2389_p2;
wire   [12:0] decis_12_fu_2395_p4;
wire   [31:0] zext_ln613_13_fu_2405_p1;
wire   [14:0] mul_ln620_13_fu_2415_p0;
wire   [13:0] mul_ln620_13_fu_2415_p1;
wire   [27:0] mul_ln620_13_fu_2415_p2;
wire   [12:0] decis_13_fu_2421_p4;
wire   [31:0] zext_ln613_14_fu_2431_p1;
wire   [14:0] mul_ln620_14_fu_2441_p0;
wire   [13:0] mul_ln620_14_fu_2441_p1;
wire   [27:0] mul_ln620_14_fu_2441_p2;
wire   [12:0] decis_14_fu_2447_p4;
wire   [31:0] zext_ln613_15_fu_2457_p1;
wire   [14:0] mul_ln620_15_fu_2467_p0;
wire   [13:0] mul_ln620_15_fu_2467_p1;
wire   [27:0] mul_ln620_15_fu_2467_p2;
wire   [12:0] decis_15_fu_2473_p4;
wire   [31:0] zext_ln613_16_fu_2483_p1;
wire   [14:0] mul_ln620_16_fu_2493_p0;
wire   [13:0] mul_ln620_16_fu_2493_p1;
wire   [27:0] mul_ln620_16_fu_2493_p2;
wire   [12:0] decis_16_fu_2499_p4;
wire   [31:0] zext_ln613_17_fu_2509_p1;
wire   [27:0] shl_ln620_2_fu_2519_p3;
wire   [17:0] shl_ln620_3_fu_2530_p3;
wire   [28:0] zext_ln620_10_fu_2526_p1;
wire   [28:0] zext_ln620_11_fu_2537_p1;
wire   [28:0] sub_ln620_fu_2541_p2;
wire   [13:0] decis_17_fu_2547_p4;
wire  signed [31:0] sext_ln613_fu_2557_p1;
wire   [14:0] mul_ln620_17_fu_2567_p0;
wire   [28:0] zext_ln620_1_fu_2031_p1;
wire   [14:0] mul_ln620_17_fu_2567_p1;
wire   [28:0] mul_ln620_17_fu_2567_p2;
wire   [13:0] decis_18_fu_2573_p4;
wire   [31:0] zext_ln613_18_fu_2583_p1;
wire   [14:0] mul_ln620_18_fu_2593_p0;
wire   [14:0] mul_ln620_18_fu_2593_p1;
wire   [28:0] mul_ln620_18_fu_2593_p2;
wire   [13:0] decis_19_fu_2599_p4;
wire   [31:0] zext_ln613_19_fu_2609_p1;
wire   [14:0] mul_ln620_19_fu_2619_p0;
wire   [14:0] mul_ln620_19_fu_2619_p1;
wire   [28:0] mul_ln620_19_fu_2619_p2;
wire   [13:0] decis_20_fu_2625_p4;
wire   [31:0] zext_ln613_20_fu_2635_p1;
wire   [14:0] mul_ln620_20_fu_2645_p0;
wire   [14:0] mul_ln620_20_fu_2645_p1;
wire   [28:0] mul_ln620_20_fu_2645_p2;
wire   [13:0] decis_21_fu_2651_p4;
wire   [31:0] zext_ln613_21_fu_2661_p1;
wire   [14:0] mul_ln620_21_fu_2671_p0;
wire   [14:0] mul_ln620_21_fu_2671_p1;
wire   [28:0] mul_ln620_21_fu_2671_p2;
wire   [13:0] decis_22_fu_2677_p4;
wire   [31:0] zext_ln613_22_fu_2687_p1;
wire   [14:0] mul_ln620_22_fu_2697_p0;
wire   [14:0] mul_ln620_22_fu_2697_p1;
wire   [28:0] mul_ln620_22_fu_2697_p2;
wire   [13:0] decis_23_fu_2703_p4;
wire   [31:0] zext_ln613_23_fu_2713_p1;
wire   [14:0] mul_ln620_23_fu_2723_p0;
wire   [14:0] mul_ln620_23_fu_2723_p1;
wire   [28:0] mul_ln620_23_fu_2723_p2;
wire   [13:0] decis_24_fu_2729_p4;
wire   [31:0] zext_ln613_24_fu_2739_p1;
wire   [14:0] mul_ln620_24_fu_2749_p0;
wire   [15:0] mul_ln620_24_fu_2749_p1;
wire   [29:0] mul_ln620_24_fu_2749_p2;
wire   [12:0] decis_29_fu_2772_p4;
wire   [31:0] m_3_fu_2785_p3;
wire   [31:0] zext_ln359_2_fu_2781_p1;
wire   [0:0] icmp_ln360_fu_2790_p2;
wire   [1:0] select_ln360_fu_2796_p3;
wire   [1:0] select_ln351_fu_2765_p3;
wire   [21:0] shl_ln10_fu_2832_p3;
wire   [22:0] zext_ln759_1_fu_2840_p1;
wire   [22:0] zext_ln759_fu_2828_p1;
wire   [22:0] sub_ln759_fu_2844_p2;
wire   [15:0] wd_1_fu_2850_p4;
wire   [10:0] tmp_2_fu_2864_p6;
wire  signed [16:0] sext_ln758_fu_2860_p1;
wire  signed [16:0] sext_ln760_fu_2878_p1;
wire   [31:0] zext_ln613_25_fu_2888_p1;
wire   [14:0] mul_ln620_25_fu_2896_p0;
wire   [15:0] mul_ln620_25_fu_2896_p1;
wire   [29:0] mul_ln620_25_fu_2896_p2;
wire   [14:0] mul_ln364_fu_2917_p1;
wire   [28:0] mul_ln364_fu_2917_p2;
wire  signed [31:0] sext_ln756_fu_2942_p1;
wire   [0:0] tmp_18_fu_2945_p3;
wire   [16:0] select_ln761_fu_2953_p3;
wire   [0:0] icmp_ln763_fu_2964_p2;
wire   [14:0] trunc_ln756_fu_2960_p1;
wire   [4:0] wd1_1_fu_2984_p4;
wire  signed [31:0] sext_ln364_1_fu_2934_p1;
wire  signed [30:0] sext_ln759_fu_2938_p1;
wire   [31:0] zext_ln613_26_fu_3031_p1;
wire   [14:0] mul_ln620_26_fu_3039_p0;
wire   [15:0] mul_ln620_26_fu_3039_p1;
wire   [29:0] mul_ln620_26_fu_3039_p2;
wire   [3:0] sub_ln656_1_fu_3075_p2;
wire   [11:0] sub_ln656_1cast_fu_3080_p1;
wire   [11:0] wd3_8_fu_3084_p2;
wire   [39:0] shl_ln672_7_fu_3104_p3;
wire  signed [39:0] sext_ln589_20_fu_3057_p1;
wire   [39:0] sub_ln672_7_fu_3111_p2;
wire  signed [13:0] mul_ln679_6_fu_3131_p0;
wire  signed [27:0] sext_ln679_6_fu_3128_p1;
wire   [27:0] mul_ln679_6_fu_3131_p2;
wire  signed [63:0] sext_ln679_7_fu_3137_p1;
wire   [0:0] tmp_19_fu_3141_p3;
wire   [31:0] select_ln666_6_fu_3149_p3;
wire  signed [13:0] mul_ln679_7_fu_3162_p0;
wire   [27:0] mul_ln679_7_fu_3162_p2;
wire  signed [63:0] sext_ln679_8_fu_3168_p1;
wire   [0:0] tmp_20_fu_3172_p3;
wire   [31:0] select_ln666_7_fu_3180_p3;
wire  signed [13:0] mul_ln679_8_fu_3194_p0;
wire  signed [13:0] mul_ln679_9_fu_3200_p0;
wire  signed [13:0] mul_ln679_10_fu_3206_p0;
wire  signed [13:0] mul_ln679_11_fu_3212_p0;
wire  signed [31:0] sext_ln705_3_fu_3231_p0;
wire  signed [31:0] sext_ln708_1_fu_3236_p0;
wire   [31:0] zext_ln613_27_fu_3255_p1;
wire   [29:0] shl_ln620_4_fu_3263_p3;
wire   [30:0] zext_ln620_12_fu_3270_p1;
wire   [30:0] sub_ln620_1_fu_3274_p2;
wire   [15:0] decis_28_fu_3280_p4;
wire  signed [31:0] sext_ln613_1_fu_3290_p1;
wire   [0:0] icmp_ln621_29_fu_3294_p2;
wire   [39:0] shl_ln672_10_fu_3310_p3;
wire  signed [39:0] sext_ln589_36_fu_3307_p1;
wire   [39:0] sub_ln672_11_fu_3317_p2;
wire  signed [63:0] sext_ln679_9_fu_3333_p1;
wire   [0:0] tmp_21_fu_3336_p3;
wire   [31:0] select_ln666_8_fu_3344_p3;
wire  signed [63:0] sext_ln679_10_fu_3357_p1;
wire   [0:0] tmp_22_fu_3360_p3;
wire   [31:0] select_ln666_9_fu_3368_p3;
wire  signed [63:0] sext_ln679_12_fu_3381_p1;
wire   [0:0] tmp_24_fu_3384_p3;
wire   [31:0] select_ln666_11_fu_3392_p3;
wire  signed [63:0] sext_ln679_11_fu_3415_p1;
wire   [0:0] tmp_23_fu_3418_p3;
wire   [31:0] select_ln666_10_fu_3426_p3;
wire   [17:0] wd2_1_fu_3439_p3;
wire  signed [18:0] sext_ln702_1_fu_3446_p1;
wire   [10:0] tmp_7_fu_3456_p4;
wire   [18:0] sub_ln706_1_fu_3450_p2;
wire  signed [11:0] sext_ln707_1_fu_3465_p1;
wire   [11:0] tmp_8_fu_3469_p4;
wire   [11:0] select_ln705_1_fu_3479_p3;
wire   [21:0] shl_ln716_1_fu_3490_p3;
wire  signed [22:0] sext_ln716_2_fu_3497_p1;
wire  signed [22:0] sext_ln604_2_fu_3412_p1;
wire   [22:0] sub_ln716_1_fu_3501_p2;
wire   [15:0] trunc_ln716_1_fu_3507_p4;
wire  signed [16:0] sext_ln716_3_fu_3517_p1;
wire   [16:0] select_ln716_1_fu_3521_p3;
wire   [16:0] add_ln716_2_fu_3528_p2;
wire  signed [16:0] sext_ln708_3_fu_3486_p1;
wire   [3:0] lshr_ln_fu_3552_p4;
wire   [16:0] apl2_4_fu_3571_p3;
wire   [0:0] icmp_ln721_1_fu_3581_p2;
wire   [14:0] trunc_ln703_1_fu_3577_p1;
wire   [23:0] shl_ln734_1_fu_3601_p3;
wire  signed [24:0] sext_ln734_1_fu_3608_p1;
wire  signed [24:0] sext_ln602_1_fu_3568_p1;
wire   [24:0] sub_ln734_1_fu_3612_p2;
wire   [16:0] trunc_ln734_1_fu_3618_p4;
wire   [17:0] select_ln735_1_fu_3632_p3;
wire  signed [17:0] sext_ln735_1_fu_3628_p1;
wire   [14:0] mul_ln303_fu_3655_p1;
wire   [30:0] mul_ln303_fu_3655_p2;
wire   [21:0] shl_ln5_fu_3678_p3;
wire   [22:0] zext_ln639_1_fu_3686_p1;
wire   [22:0] zext_ln639_fu_3674_p1;
wire   [22:0] sub_ln639_fu_3690_p2;
wire   [15:0] trunc_ln7_fu_3696_p4;
wire  signed [16:0] sext_ln640_1_fu_3710_p1;
wire  signed [16:0] sext_ln640_fu_3706_p1;
wire   [17:0] zext_ln733_2_fu_3720_p1;
wire   [0:0] icmp_ln745_1_fu_3726_p2;
wire   [17:0] apl1_5_fu_3731_p3;
wire   [15:0] zext_ln733_3_fu_3723_p1;
wire  signed [15:0] apl1_6_fu_3742_p2;
wire  signed [17:0] sext_ln747_1_fu_3748_p1;
wire   [0:0] icmp_ln747_1_fu_3752_p2;
wire   [15:0] trunc_ln733_1_fu_3738_p1;
wire  signed [31:0] sext_ln636_fu_3802_p1;
wire   [0:0] tmp_6_fu_3805_p3;
wire   [16:0] select_ln641_fu_3813_p3;
wire   [0:0] icmp_ln643_fu_3824_p2;
wire   [14:0] trunc_ln636_fu_3820_p1;
wire   [4:0] wd1_fu_3844_p4;
wire  signed [31:0] sext_ln303_1_fu_3796_p1;
wire   [39:0] shl_ln7_fu_3879_p3;
wire  signed [39:0] sext_ln587_fu_3772_p1;
wire   [39:0] sub_ln672_fu_3886_p2;
wire   [39:0] shl_ln672_1_fu_3903_p3;
wire  signed [39:0] sext_ln589_fu_3778_p1;
wire   [39:0] sub_ln672_1_fu_3910_p2;
wire  signed [15:0] mul_ln679_fu_3927_p0;
wire  signed [15:0] mul_ln679_1_fu_3933_p0;
wire  signed [15:0] mul_ln679_2_fu_3939_p0;
wire  signed [15:0] mul_ln679_3_fu_3945_p0;
wire  signed [15:0] mul_ln679_4_fu_3951_p0;
wire  signed [15:0] mul_ln679_5_fu_3957_p0;
wire  signed [30:0] sext_ln639_fu_3799_p1;
wire   [3:0] sub_ln656_fu_3983_p2;
wire   [11:0] sub_ln656cast_fu_3988_p1;
wire   [11:0] wd3_fu_3992_p2;
wire   [39:0] shl_ln672_2_fu_4012_p3;
wire  signed [39:0] sext_ln589_4_fu_3974_p1;
wire   [39:0] sub_ln672_2_fu_4019_p2;
wire   [39:0] shl_ln672_3_fu_4036_p3;
wire  signed [39:0] sext_ln589_8_fu_3977_p1;
wire   [39:0] sub_ln672_3_fu_4043_p2;
wire   [39:0] shl_ln672_5_fu_4060_p3;
wire  signed [39:0] sext_ln589_16_fu_3980_p1;
wire   [39:0] sub_ln672_5_fu_4067_p2;
wire  signed [63:0] sext_ln679_fu_4083_p1;
wire   [0:0] tmp_9_fu_4086_p3;
wire   [31:0] select_ln666_fu_4094_p3;
wire  signed [63:0] sext_ln679_1_fu_4108_p1;
wire   [0:0] tmp_10_fu_4111_p3;
wire   [31:0] select_ln666_1_fu_4119_p3;
wire  signed [63:0] sext_ln679_2_fu_4133_p1;
wire   [0:0] tmp_11_fu_4136_p3;
wire   [31:0] select_ln666_2_fu_4144_p3;
wire  signed [63:0] sext_ln679_3_fu_4158_p1;
wire   [0:0] tmp_12_fu_4161_p3;
wire   [31:0] select_ln666_3_fu_4169_p3;
wire  signed [63:0] sext_ln679_5_fu_4183_p1;
wire   [0:0] tmp_14_fu_4186_p3;
wire   [31:0] select_ln666_5_fu_4194_p3;
wire  signed [31:0] sext_ln705_1_fu_4221_p0;
wire  signed [31:0] sext_ln708_fu_4226_p0;
wire   [39:0] shl_ln672_4_fu_4245_p3;
wire  signed [39:0] sext_ln589_12_fu_4242_p1;
wire   [39:0] sub_ln672_4_fu_4252_p2;
wire  signed [63:0] sext_ln679_4_fu_4269_p1;
wire   [0:0] tmp_13_fu_4272_p3;
wire   [31:0] select_ln666_4_fu_4280_p3;
wire   [17:0] wd2_fu_4297_p3;
wire  signed [18:0] sext_ln702_fu_4304_p1;
wire   [10:0] tmp_4_fu_4314_p4;
wire   [18:0] sub_ln706_fu_4308_p2;
wire  signed [11:0] sext_ln707_fu_4323_p1;
wire   [11:0] tmp_5_fu_4327_p4;
wire   [11:0] select_ln705_fu_4337_p3;
wire   [21:0] shl_ln8_fu_4348_p3;
wire  signed [22:0] sext_ln716_fu_4355_p1;
wire  signed [22:0] sext_ln604_fu_4294_p1;
wire   [22:0] sub_ln716_fu_4359_p2;
wire   [15:0] trunc_ln4_fu_4365_p4;
wire  signed [16:0] sext_ln716_1_fu_4375_p1;
wire   [16:0] select_ln716_fu_4379_p3;
wire   [16:0] add_ln716_fu_4386_p2;
wire  signed [16:0] sext_ln708_2_fu_4344_p1;
wire   [16:0] apl2_1_fu_4407_p3;
wire   [0:0] icmp_ln721_fu_4417_p2;
wire   [14:0] trunc_ln703_fu_4413_p1;
wire   [23:0] shl_ln9_fu_4437_p3;
wire  signed [24:0] sext_ln734_fu_4444_p1;
wire  signed [24:0] sext_ln602_fu_4404_p1;
wire   [24:0] sub_ln734_fu_4448_p2;
wire   [16:0] trunc_ln5_fu_4454_p4;
wire   [17:0] select_ln735_fu_4468_p3;
wire  signed [17:0] sext_ln735_fu_4464_p1;
wire   [17:0] zext_ln733_fu_4487_p1;
wire   [0:0] icmp_ln745_fu_4493_p2;
wire   [17:0] apl1_1_fu_4498_p3;
wire   [15:0] zext_ln733_1_fu_4490_p1;
wire  signed [15:0] apl1_2_fu_4509_p2;
wire  signed [17:0] sext_ln747_fu_4515_p1;
wire   [0:0] icmp_ln747_fu_4519_p2;
wire   [15:0] trunc_ln733_fu_4505_p1;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire   [24:0] mul_ln359_fu_1136_p00;
wire   [28:0] mul_ln364_fu_2917_p10;
wire   [24:0] mul_ln620_1_fu_2103_p00;
wire   [29:0] mul_ln620_24_fu_2749_p00;
wire   [23:0] mul_ln620_fu_1060_p00;
reg    ap_condition_3812;
reg    ap_condition_3816;
reg    ap_condition_3821;
reg    ap_condition_3827;
reg    ap_condition_3834;
reg    ap_condition_3842;
reg    ap_condition_3851;
reg    ap_condition_3861;
reg    ap_condition_3872;
reg    ap_condition_3884;
reg    ap_condition_3897;
reg    ap_condition_3911;
reg    ap_condition_3926;
reg    ap_condition_3942;
reg    ap_condition_3959;
reg    ap_condition_3977;
reg    ap_condition_3996;
reg    ap_condition_4016;
reg    ap_condition_4037;
reg    ap_condition_4059;
reg    ap_condition_4082;
reg    ap_condition_4106;
reg    ap_condition_4131;
reg    ap_condition_4157;
reg    ap_condition_4184;
reg    ap_condition_4212;
reg    ap_condition_4241;
reg    ap_condition_4271;
reg    ap_condition_4302;
reg    ap_condition_4305;
reg    ap_condition_768;
reg    ap_condition_1151;
reg    ap_condition_4314;
reg    ap_condition_4318;
reg    ap_condition_4322;
reg    ap_condition_4326;
reg    ap_condition_4333;
reg    ap_condition_4337;
reg    ap_condition_4341;
reg    ap_condition_4345;
reg    ap_condition_1143;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
quant26bt_pos_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(quant26bt_pos_address0),
    .ce0(quant26bt_pos_ce0),
    .q0(quant26bt_pos_q0)
);

adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
quant26bt_neg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(quant26bt_neg_address0),
    .ce0(quant26bt_neg_ce0),
    .q0(quant26bt_neg_q0)
);

adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
qq4_code4_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq4_code4_table_address0),
    .ce0(qq4_code4_table_ce0),
    .q0(qq4_code4_table_q0)
);

adpcm_main_encode_wl_code_table_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wl_code_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wl_code_table_address0),
    .ce0(wl_code_table_ce0),
    .q0(wl_code_table_q0)
);

adpcm_main_encode_ilb_table_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
ilb_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ilb_table_address0),
    .ce0(ilb_table_ce0),
    .q0(ilb_table_q0)
);

adpcm_main_mul_14s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .ce(1'b1),
    .dout(grp_fu_867_p2)
);

adpcm_main_mul_14s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_871_p0),
    .din1(grp_fu_871_p1),
    .ce(1'b1),
    .dout(grp_fu_871_p2)
);

adpcm_main_mul_15s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_875_p0),
    .din1(grp_fu_875_p1),
    .ce(1'b1),
    .dout(grp_fu_875_p2)
);

adpcm_main_mul_16s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p0),
    .din1(grp_fu_879_p1),
    .ce(1'b1),
    .dout(grp_fu_879_p2)
);

adpcm_main_mul_16s_32s_46_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_16s_32s_46_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_883_p0),
    .din1(grp_fu_883_p1),
    .ce(1'b1),
    .dout(grp_fu_883_p2)
);

adpcm_main_mul_16s_32s_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_887_p0),
    .din1(grp_fu_887_p1),
    .ce(1'b1),
    .dout(grp_fu_887_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_891_p0),
    .din1(grp_fu_891_p1),
    .ce(1'b1),
    .dout(grp_fu_891_p2)
);

adpcm_main_mul_32s_32s_64_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_895_p0),
    .din1(grp_fu_895_p1),
    .ce(1'b1),
    .dout(grp_fu_895_p2)
);

adpcm_main_mul_32s_9ns_41_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 41 ))
mul_32s_9ns_41_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

adpcm_main_mul_32s_12ns_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 44 ))
mul_32s_12ns_44_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_904_p0),
    .din1(grp_fu_904_p1),
    .ce(1'b1),
    .dout(grp_fu_904_p2)
);

adpcm_main_mul_32s_13ns_45_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13ns_45_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_909_p0),
    .din1(grp_fu_909_p1),
    .ce(1'b1),
    .dout(grp_fu_909_p2)
);

adpcm_main_mul_32s_15ns_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 47 ))
mul_32s_15ns_47_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_q1),
    .din1(grp_fu_914_p1),
    .ce(1'b1),
    .dout(grp_fu_914_p2)
);

adpcm_main_mul_32s_15ns_47_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 47 ))
mul_32s_15ns_47_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_q0),
    .din1(grp_fu_919_p1),
    .ce(1'b1),
    .dout(grp_fu_919_p2)
);

adpcm_main_mul_32s_11s_42_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 42 ))
mul_32s_11s_42_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_924_p0),
    .din1(grp_fu_924_p1),
    .ce(1'b1),
    .dout(grp_fu_924_p2)
);

adpcm_main_mul_32s_11s_43_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 43 ))
mul_32s_11s_43_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_930_p0),
    .din1(grp_fu_930_p1),
    .ce(1'b1),
    .dout(grp_fu_930_p2)
);

adpcm_main_mul_32s_13s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 44 ))
mul_32s_13s_44_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_q1),
    .din1(grp_fu_936_p1),
    .ce(1'b1),
    .dout(grp_fu_936_p2)
);

adpcm_main_mul_32s_13s_45_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 45 ))
mul_32s_13s_45_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tqmf_q0),
    .din1(grp_fu_941_p1),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

adpcm_main_mul_33s_7s_40_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 40 ))
mul_33s_7s_40_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_4713),
    .din1(grp_fu_946_p1),
    .ce(1'b1),
    .dout(grp_fu_946_p2)
);

adpcm_main_mul_33s_7s_40_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 40 ))
mul_33s_7s_40_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp34_reg_4718),
    .din1(grp_fu_951_p1),
    .ce(1'b1),
    .dout(grp_fu_951_p2)
);

adpcm_main_mul_15ns_10ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_15ns_10ns_24_1_1_U31(
    .din0(mul_ln620_fu_1060_p0),
    .din1(mul_ln620_fu_1060_p1),
    .dout(mul_ln620_fu_1060_p2)
);

adpcm_main_mul_15ns_11ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_1_1_U32(
    .din0(mul_ln359_fu_1136_p0),
    .din1(mul_ln359_fu_1136_p1),
    .dout(mul_ln359_fu_1136_p2)
);

adpcm_main_mul_15ns_11ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_1_1_U33(
    .din0(mul_ln620_1_fu_2103_p0),
    .din1(mul_ln620_1_fu_2103_p1),
    .dout(mul_ln620_1_fu_2103_p2)
);

adpcm_main_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U34(
    .din0(mul_ln620_2_fu_2129_p0),
    .din1(mul_ln620_2_fu_2129_p1),
    .dout(mul_ln620_2_fu_2129_p2)
);

adpcm_main_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U35(
    .din0(mul_ln620_3_fu_2155_p0),
    .din1(mul_ln620_3_fu_2155_p1),
    .dout(mul_ln620_3_fu_2155_p2)
);

adpcm_main_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U36(
    .din0(mul_ln620_4_fu_2181_p0),
    .din1(mul_ln620_4_fu_2181_p1),
    .dout(mul_ln620_4_fu_2181_p2)
);

adpcm_main_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U37(
    .din0(mul_ln620_5_fu_2207_p0),
    .din1(mul_ln620_5_fu_2207_p1),
    .dout(mul_ln620_5_fu_2207_p2)
);

adpcm_main_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U38(
    .din0(mul_ln620_6_fu_2233_p0),
    .din1(mul_ln620_6_fu_2233_p1),
    .dout(mul_ln620_6_fu_2233_p2)
);

adpcm_main_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U39(
    .din0(mul_ln620_7_fu_2259_p0),
    .din1(mul_ln620_7_fu_2259_p1),
    .dout(mul_ln620_7_fu_2259_p2)
);

adpcm_main_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U40(
    .din0(mul_ln620_8_fu_2285_p0),
    .din1(mul_ln620_8_fu_2285_p1),
    .dout(mul_ln620_8_fu_2285_p2)
);

adpcm_main_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U41(
    .din0(mul_ln620_9_fu_2311_p0),
    .din1(mul_ln620_9_fu_2311_p1),
    .dout(mul_ln620_9_fu_2311_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U42(
    .din0(mul_ln620_10_fu_2337_p0),
    .din1(mul_ln620_10_fu_2337_p1),
    .dout(mul_ln620_10_fu_2337_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U43(
    .din0(mul_ln620_11_fu_2363_p0),
    .din1(mul_ln620_11_fu_2363_p1),
    .dout(mul_ln620_11_fu_2363_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U44(
    .din0(mul_ln620_12_fu_2389_p0),
    .din1(mul_ln620_12_fu_2389_p1),
    .dout(mul_ln620_12_fu_2389_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U45(
    .din0(mul_ln620_13_fu_2415_p0),
    .din1(mul_ln620_13_fu_2415_p1),
    .dout(mul_ln620_13_fu_2415_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U46(
    .din0(mul_ln620_14_fu_2441_p0),
    .din1(mul_ln620_14_fu_2441_p1),
    .dout(mul_ln620_14_fu_2441_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U47(
    .din0(mul_ln620_15_fu_2467_p0),
    .din1(mul_ln620_15_fu_2467_p1),
    .dout(mul_ln620_15_fu_2467_p2)
);

adpcm_main_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U48(
    .din0(mul_ln620_16_fu_2493_p0),
    .din1(mul_ln620_16_fu_2493_p1),
    .dout(mul_ln620_16_fu_2493_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U49(
    .din0(mul_ln620_17_fu_2567_p0),
    .din1(mul_ln620_17_fu_2567_p1),
    .dout(mul_ln620_17_fu_2567_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U50(
    .din0(mul_ln620_18_fu_2593_p0),
    .din1(mul_ln620_18_fu_2593_p1),
    .dout(mul_ln620_18_fu_2593_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U51(
    .din0(mul_ln620_19_fu_2619_p0),
    .din1(mul_ln620_19_fu_2619_p1),
    .dout(mul_ln620_19_fu_2619_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U52(
    .din0(mul_ln620_20_fu_2645_p0),
    .din1(mul_ln620_20_fu_2645_p1),
    .dout(mul_ln620_20_fu_2645_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U53(
    .din0(mul_ln620_21_fu_2671_p0),
    .din1(mul_ln620_21_fu_2671_p1),
    .dout(mul_ln620_21_fu_2671_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U54(
    .din0(mul_ln620_22_fu_2697_p0),
    .din1(mul_ln620_22_fu_2697_p1),
    .dout(mul_ln620_22_fu_2697_p2)
);

adpcm_main_mul_15ns_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_15ns_15ns_29_1_1_U55(
    .din0(mul_ln620_23_fu_2723_p0),
    .din1(mul_ln620_23_fu_2723_p1),
    .dout(mul_ln620_23_fu_2723_p2)
);

adpcm_main_mul_15ns_16ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_1_1_U56(
    .din0(mul_ln620_24_fu_2749_p0),
    .din1(mul_ln620_24_fu_2749_p1),
    .dout(mul_ln620_24_fu_2749_p2)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U57(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(add_ln364_fu_2804_p2),
    .dout(tmp_1_fu_2810_p6)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U58(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(add_ln364_fu_2804_p2),
    .dout(tmp_2_fu_2864_p6)
);

adpcm_main_mul_15ns_16ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_1_1_U59(
    .din0(mul_ln620_25_fu_2896_p0),
    .din1(mul_ln620_25_fu_2896_p1),
    .dout(mul_ln620_25_fu_2896_p2)
);

adpcm_main_mul_14s_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_1_1_U60(
    .din0(tmp_1_reg_5317),
    .din1(mul_ln364_fu_2917_p1),
    .dout(mul_ln364_fu_2917_p2)
);

adpcm_main_mul_15ns_16ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_1_1_U61(
    .din0(mul_ln620_26_fu_3039_p0),
    .din1(mul_ln620_26_fu_3039_p1),
    .dout(mul_ln620_26_fu_3039_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U62(
    .din0(mul_ln679_6_fu_3131_p0),
    .din1(delay_dhx_load_reg_4675),
    .dout(mul_ln679_6_fu_3131_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U63(
    .din0(mul_ln679_7_fu_3162_p0),
    .din1(delay_dhx_load_1_reg_4915),
    .dout(mul_ln679_7_fu_3162_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U64(
    .din0(mul_ln679_8_fu_3194_p0),
    .din1(delay_dhx_load_2_reg_4691),
    .dout(mul_ln679_8_fu_3194_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U65(
    .din0(mul_ln679_9_fu_3200_p0),
    .din1(delay_dhx_load_3_reg_4789),
    .dout(mul_ln679_9_fu_3200_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U66(
    .din0(mul_ln679_10_fu_3206_p0),
    .din1(delay_dhx_load_4_reg_4805),
    .dout(mul_ln679_10_fu_3206_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U67(
    .din0(mul_ln679_11_fu_3212_p0),
    .din1(delay_dhx_load_5_reg_4936),
    .dout(mul_ln679_11_fu_3212_p2)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U68(
    .din0(qq4_code4_table_q0),
    .din1(mul_ln303_fu_3655_p1),
    .dout(mul_ln303_fu_3655_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U69(
    .din0(mul_ln679_fu_3927_p0),
    .din1(delay_dltx_load_reg_4622),
    .dout(mul_ln679_fu_3927_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U70(
    .din0(mul_ln679_1_fu_3933_p0),
    .din1(delay_dltx_load_1_reg_4868),
    .dout(mul_ln679_1_fu_3933_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U71(
    .din0(mul_ln679_2_fu_3939_p0),
    .din1(delay_dltx_load_2_reg_4644),
    .dout(mul_ln679_2_fu_3939_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U72(
    .din0(mul_ln679_3_fu_3945_p0),
    .din1(delay_dltx_load_3_reg_4734),
    .dout(mul_ln679_3_fu_3945_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U73(
    .din0(mul_ln679_4_fu_3951_p0),
    .din1(delay_dltx_load_4_reg_4756),
    .dout(mul_ln679_4_fu_3951_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U74(
    .din0(mul_ln679_5_fu_3957_p0),
    .din1(delay_dltx_load_5_reg_4889),
    .dout(mul_ln679_5_fu_3957_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_4305)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= select_ln621_fu_3299_p3;
        end else if ((1'b1 == ap_condition_4302)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd28;
        end else if ((1'b1 == ap_condition_4271)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd27;
        end else if ((1'b1 == ap_condition_4241)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd26;
        end else if ((1'b1 == ap_condition_4212)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd25;
        end else if ((1'b1 == ap_condition_4184)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd24;
        end else if ((1'b1 == ap_condition_4157)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd23;
        end else if ((1'b1 == ap_condition_4131)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd22;
        end else if ((1'b1 == ap_condition_4106)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd21;
        end else if ((1'b1 == ap_condition_4082)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd20;
        end else if ((1'b1 == ap_condition_4059)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd19;
        end else if ((1'b1 == ap_condition_4037)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd18;
        end else if ((1'b1 == ap_condition_4016)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd17;
        end else if ((1'b1 == ap_condition_3996)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd16;
        end else if ((1'b1 == ap_condition_3977)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd15;
        end else if ((1'b1 == ap_condition_3959)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd14;
        end else if ((1'b1 == ap_condition_3942)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd13;
        end else if ((1'b1 == ap_condition_3926)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd12;
        end else if ((1'b1 == ap_condition_3911)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd11;
        end else if ((1'b1 == ap_condition_3897)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd10;
        end else if ((1'b1 == ap_condition_3884)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd9;
        end else if ((1'b1 == ap_condition_3872)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd8;
        end else if ((1'b1 == ap_condition_3861)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd7;
        end else if ((1'b1 == ap_condition_3851)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd6;
        end else if ((1'b1 == ap_condition_3842)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd5;
        end else if ((1'b1 == ap_condition_3834)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd4;
        end else if ((1'b1 == ap_condition_3827)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd3;
        end else if ((1'b1 == ap_condition_3821)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd2;
        end else if ((1'b1 == ap_condition_3816)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd1;
        end else if ((1'b1 == ap_condition_3812)) begin
            ap_phi_reg_pp0_iter0_mil_02_i_reg_710 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_768)) begin
        if ((icmp_ln668_1_reg_5358 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_storemerge29_reg_833 <= {{sub_ln672_11_fu_3317_p2[39:8]}};
        end else if ((icmp_ln668_1_reg_5358 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_storemerge29_reg_833 <= add_ln684_11_fu_3400_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1151)) begin
        if ((icmp_ln668_reg_5538 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_856 <= {{sub_ln672_5_fu_4067_p2[39:8]}};
        end else if ((icmp_ln668_reg_5538 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_storemerge_reg_856 <= add_ln684_5_fu_4202_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1143)) begin
        if ((tmp_3_reg_5163 == 1'd1)) begin
            ril_2_reg_844 <= quant26bt_neg_q0;
        end else if ((tmp_3_reg_5163 == 1'd0)) begin
            ril_2_reg_844 <= quant26bt_pos_q0;
        end else if ((1'b1 == 1'b1)) begin
            ril_2_reg_844 <= ap_phi_reg_pp0_iter0_ril_2_reg_844;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln270_2_reg_5105 <= add_ln270_2_fu_1663_p2;
        add_ln271_1_reg_5110 <= add_ln271_1_fu_1669_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln270_6_reg_5038 <= add_ln270_6_fu_1599_p2;
        add_ln271_5_reg_5043 <= add_ln271_5_fu_1611_p2;
        mul_ln266_reg_5018 <= grp_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln270_reg_5125 <= add_ln270_fu_1770_p2;
        add_ln271_6_reg_5135 <= add_ln271_6_fu_1815_p2;
        add_ln271_reg_5130 <= add_ln271_fu_1810_p2;
        sub_ln266_reg_5120[38 : 4] <= sub_ln266_fu_1726_p2[38 : 4];
        xa_reg_5115[36 : 2] <= xa_fu_1698_p2[36 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln313_reg_5532 <= add_ln313_fu_3869_p2;
        icmp_ln668_reg_5538 <= icmp_ln668_fu_3874_p2;
        mul_ln679_1_reg_5557 <= mul_ln679_1_fu_3933_p2;
        mul_ln679_2_reg_5562 <= mul_ln679_2_fu_3939_p2;
        mul_ln679_3_reg_5567 <= mul_ln679_3_fu_3945_p2;
        mul_ln679_4_reg_5572 <= mul_ln679_4_fu_3951_p2;
        mul_ln679_5_reg_5577 <= mul_ln679_5_fu_3957_p2;
        mul_ln679_reg_5552 <= mul_ln679_fu_3927_p2;
        trunc_ln9_reg_5522 <= {{select_ln643_fu_3830_p3[14:11]}};
        wd3_1_reg_5542 <= {{sub_ln672_fu_3886_p2[39:8]}};
        wd3_2_reg_5547 <= {{sub_ln672_1_fu_3910_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln364_reg_5312 <= add_ln364_fu_2804_p2;
        add_ln760_reg_5322 <= add_ln760_fu_2882_p2;
        decis_25_reg_5307 <= {{mul_ln620_24_fu_2749_p2[29:15]}};
        icmp_ln621_10_reg_5243 <= icmp_ln621_10_fu_2331_p2;
        icmp_ln621_11_reg_5247 <= icmp_ln621_11_fu_2357_p2;
        icmp_ln621_12_reg_5251 <= icmp_ln621_12_fu_2383_p2;
        icmp_ln621_13_reg_5255 <= icmp_ln621_13_fu_2409_p2;
        icmp_ln621_14_reg_5259 <= icmp_ln621_14_fu_2435_p2;
        icmp_ln621_15_reg_5263 <= icmp_ln621_15_fu_2461_p2;
        icmp_ln621_16_reg_5267 <= icmp_ln621_16_fu_2487_p2;
        icmp_ln621_17_reg_5271 <= icmp_ln621_17_fu_2513_p2;
        icmp_ln621_18_reg_5275 <= icmp_ln621_18_fu_2561_p2;
        icmp_ln621_19_reg_5279 <= icmp_ln621_19_fu_2587_p2;
        icmp_ln621_1_reg_5207 <= icmp_ln621_1_fu_2097_p2;
        icmp_ln621_20_reg_5283 <= icmp_ln621_20_fu_2613_p2;
        icmp_ln621_21_reg_5287 <= icmp_ln621_21_fu_2639_p2;
        icmp_ln621_22_reg_5291 <= icmp_ln621_22_fu_2665_p2;
        icmp_ln621_23_reg_5295 <= icmp_ln621_23_fu_2691_p2;
        icmp_ln621_24_reg_5299 <= icmp_ln621_24_fu_2717_p2;
        icmp_ln621_25_reg_5303 <= icmp_ln621_25_fu_2743_p2;
        icmp_ln621_2_reg_5211 <= icmp_ln621_2_fu_2123_p2;
        icmp_ln621_3_reg_5215 <= icmp_ln621_3_fu_2149_p2;
        icmp_ln621_4_reg_5219 <= icmp_ln621_4_fu_2175_p2;
        icmp_ln621_5_reg_5223 <= icmp_ln621_5_fu_2201_p2;
        icmp_ln621_6_reg_5227 <= icmp_ln621_6_fu_2227_p2;
        icmp_ln621_7_reg_5231 <= icmp_ln621_7_fu_2253_p2;
        icmp_ln621_8_reg_5235 <= icmp_ln621_8_fu_2279_p2;
        icmp_ln621_9_reg_5239 <= icmp_ln621_9_fu_2305_p2;
        icmp_ln621_reg_5203 <= icmp_ln621_fu_2049_p2;
        m_4_reg_5189 <= m_4_fu_2022_p3;
        tmp_1_reg_5317 <= tmp_1_fu_2810_p6;
        zext_ln620_reg_5197[14 : 0] <= zext_ln620_fu_2028_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln373_reg_5352 <= add_ln373_fu_3009_p2;
        decis_26_reg_5332 <= {{mul_ln620_25_fu_2896_p2[29:15]}};
        icmp_ln621_26_reg_5328 <= icmp_ln621_26_fu_2891_p2;
        icmp_ln668_1_reg_5358 <= icmp_ln668_1_fu_3014_p2;
        trunc_ln653_1_reg_5342 <= {{select_ln763_fu_2970_p3[14:11]}};
        trunc_ln8_reg_5337 <= {{mul_ln364_fu_2917_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln589_5_reg_4946 <= add_ln589_5_fu_1490_p2;
        add_ln589_reg_4899 <= add_ln589_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        add_ln640_reg_5516 <= add_ln640_fu_3714_p2;
        trunc_ln6_reg_5508 <= {{mul_ln303_fu_3655_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln684_10_reg_5471 <= add_ln684_10_fu_3434_p2;
        apl2_3_reg_5476 <= apl2_3_fu_3534_p2;
        icmp_ln719_1_reg_5481 <= icmp_ln719_1_fu_3540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        add_ln684_2_reg_5587 <= add_ln684_2_fu_4152_p2;
        add_ln684_3_reg_5592 <= add_ln684_3_fu_4177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        add_ln684_4_reg_5618 <= add_ln684_4_fu_4288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln684_6_reg_5371 <= add_ln684_6_fu_3157_p2;
        add_ln684_7_reg_5376 <= add_ln684_7_fu_3188_p2;
        decis_27_reg_5366 <= {{mul_ln620_26_fu_3039_p2[29:15]}};
        icmp_ln621_27_reg_5362 <= icmp_ln621_27_fu_3034_p2;
        mul_ln679_10_reg_5391 <= mul_ln679_10_fu_3206_p2;
        mul_ln679_11_reg_5396 <= mul_ln679_11_fu_3212_p2;
        mul_ln679_8_reg_5381 <= mul_ln679_8_fu_3194_p2;
        mul_ln679_9_reg_5386 <= mul_ln679_9_fu_3200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln684_8_reg_5435 <= add_ln684_8_fu_3352_p2;
        add_ln684_9_reg_5440 <= add_ln684_9_fu_3376_p2;
        zext_ln620_4_reg_5417[14 : 0] <= zext_ln620_4_fu_3252_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ah1_load_reg_4567 <= ah1_i;
        ah2_load_reg_4575 <= ah2_i;
        apl1_reg_5644 <= apl1_fu_4475_p2;
        decis_reg_4562 <= {{mul_ln620_fu_1060_p2[23:15]}};
        deth_load_reg_4601 <= deth_i;
        detl_load_reg_4546 <= detl_i;
        mul_ln359_reg_4606 <= mul_ln359_fu_1136_p2;
        wd3_7_reg_5650 <= wd3_7_fu_4481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        al1_load_reg_4766 <= al1_i;
        tmp34_reg_4718 <= tmp34_fu_1292_p2;
        tmp_reg_4713 <= tmp_fu_1282_p2;
        wd3_11_reg_4820 <= {{sub_ln672_9_fu_1386_p2[39:8]}};
        wd3_12_reg_4826 <= {{sub_ln672_10_fu_1410_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        al2_load_reg_4654 <= al2_i;
        wd3_10_reg_4707 <= {{sub_ln672_8_fu_1254_p2[39:8]}};
        wd3_9_reg_4701 <= {{sub_ln672_6_fu_1230_p2[39:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_xin2 <= xin2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        apl1_4_reg_5496 <= apl1_4_fu_3639_p2;
        wd3_15_reg_5502 <= wd3_15_fu_3645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        apl2_reg_5634 <= apl2_fu_4392_p2;
        icmp_ln719_reg_5639 <= icmp_ln719_fu_4398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        delay_bph_load_1_reg_4904 <= delay_bph_q1;
        delay_bph_load_5_reg_4925 <= delay_bph_q0;
        delay_bpl_load_1_reg_4857 <= delay_bpl_q1;
        delay_bpl_load_5_reg_4878 <= delay_bpl_q0;
        delay_dhx_load_1_reg_4915 <= delay_dhx_q1;
        delay_dhx_load_5_reg_4936 <= delay_dhx_q0;
        delay_dltx_load_1_reg_4868 <= delay_dltx_q1;
        delay_dltx_load_5_reg_4889 <= delay_dltx_q0;
        tqmf_load_3_reg_4832 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        delay_bpl_load_2_reg_4633 <= delay_bpl_q0;
        delay_bpl_load_reg_4611 <= delay_bpl_q1;
        delay_dhx_load_2_reg_4691 <= delay_dhx_q0;
        delay_dhx_load_reg_4675 <= delay_dhx_q1;
        delay_dltx_load_2_reg_4644 <= delay_dltx_q0;
        delay_dltx_load_reg_4622 <= delay_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_bpl_load_3_reg_4723 <= delay_bpl_q1;
        delay_bpl_load_4_reg_4745 <= delay_bpl_q0;
        delay_dhx_load_3_reg_4789 <= delay_dhx_q0;
        delay_dhx_load_4_reg_4805 <= delay_dhx_q1;
        delay_dltx_load_3_reg_4734 <= delay_dltx_q0;
        delay_dltx_load_4_reg_4756 <= delay_dltx_q1;
        trunc_ln605_1_reg_4815 <= {{grp_fu_1036_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        m_2_reg_5184 <= m_2_fu_2011_p2;
        sub_ln296_reg_5157 <= sub_ln296_fu_1975_p2;
        sub_ln347_reg_5173 <= sub_ln347_fu_1997_p2;
        tmp_17_reg_5178 <= sub_ln347_fu_1997_p2[32'd31];
        tmp_3_reg_5163 <= sub_ln296_fu_1975_p2[32'd31];
        trunc_ln296_reg_5152 <= trunc_ln296_fu_1971_p1;
        trunc_ln347_reg_5168 <= trunc_ln347_fu_1993_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln266_1_reg_5023 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln266_2_reg_5053 <= grp_fu_919_p2;
        mul_ln267_4_reg_5048 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln266_3_reg_5073 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln267_5_reg_5068 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln589_4_reg_4976 <= grp_fu_883_p2;
        mul_ln589_5_reg_4986 <= grp_fu_867_p2;
        mul_ln589_9_reg_4991 <= grp_fu_871_p2;
        mul_ln589_reg_4971 <= grp_fu_879_p2;
        trunc_ln3_reg_4981 <= {{grp_fu_1036_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1000 <= grp_fu_867_p2;
        reg_1004 <= grp_fu_871_p2;
        reg_992 <= grp_fu_879_p2;
        reg_996 <= grp_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1008 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1012 <= grp_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1016 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1020 <= grp_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1024 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1030 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_972 <= tqmf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_978 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_984 <= grp_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_988 <= grp_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        storemerge29_reg_833 <= ap_phi_reg_pp0_iter0_storemerge29_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        storemerge_reg_856 <= ap_phi_reg_pp0_iter0_storemerge_reg_856;
        tmp_15_reg_5623 <= grp_fu_891_p2[32'd63];
        tmp_16_reg_5629 <= grp_fu_895_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp33_reg_4961 <= grp_fu_946_p2;
        tmp35_reg_4966 <= grp_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_25_reg_5450 <= grp_fu_891_p2[32'd63];
        tmp_26_reg_5456 <= grp_fu_895_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tqmf_load_4_reg_5098 <= tqmf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln2_reg_5006 <= {{zl_1_fu_1531_p2[45:14]}};
        trunc_ln591_1_reg_5012 <= {{zl_3_fu_1562_p2[45:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        xa_2_reg_5140 <= xa_2_fu_1892_p2;
        xb_reg_5146 <= xb_fu_1933_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ah1_o = apl1_7_fu_3758_p3;
    end else begin
        ah1_o = ah1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ah1_o_ap_vld = 1'b1;
    end else begin
        ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ah2_o = apl2_5_fu_3587_p3;
    end else begin
        ah2_o = ah2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ah2_o_ap_vld = 1'b1;
    end else begin
        ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        al1_o = apl1_3_fu_4525_p3;
    end else begin
        al1_o = al1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        al1_o_ap_vld = 1'b1;
    end else begin
        al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        al2_o = apl2_2_fu_4423_p3;
    end else begin
        al2_o = al2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        al2_o_ap_vld = 1'b1;
    end else begin
        al2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_3_reg_5163 == 1'd1)) begin
        ap_phi_mux_ril_2_phi_fu_847_p4 = quant26bt_neg_q0;
    end else if ((tmp_3_reg_5163 == 1'd0)) begin
        ap_phi_mux_ril_2_phi_fu_847_p4 = quant26bt_pos_q0;
    end else begin
        ap_phi_mux_ril_2_phi_fu_847_p4 = ap_phi_reg_pp0_iter0_ril_2_reg_844;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        delay_bph_address0 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_address0 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_bph_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        delay_bph_address0 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_bph_address0 = 3'd2;
    end else begin
        delay_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        delay_bph_address1 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_address1 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_bph_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        delay_bph_address1 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_address1 = 3'd0;
    end else begin
        delay_bph_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 
    == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_ce0 = 1'b1;
    end else begin
        delay_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_ce1 = 1'b1;
    end else begin
        delay_bph_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            delay_bph_d0 = add_ln684_10_reg_5471;
        end else if ((1'b1 == ap_condition_4326)) begin
            delay_bph_d0 = wd3_12_reg_4826;
        end else if ((1'b1 == ap_condition_4322)) begin
            delay_bph_d0 = add_ln684_9_reg_5440;
        end else if ((1'b1 == ap_condition_4318)) begin
            delay_bph_d0 = wd3_11_reg_4820;
        end else if ((1'b1 == ap_condition_4314)) begin
            delay_bph_d0 = add_ln684_7_reg_5376;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            delay_bph_d0 = {{sub_ln672_7_fu_3111_p2[39:8]}};
        end else begin
            delay_bph_d0 = 'bx;
        end
    end else begin
        delay_bph_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            delay_bph_d1 = storemerge29_reg_833;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            delay_bph_d1 = add_ln684_8_reg_5435;
        end else if ((1'b1 == ap_condition_4318)) begin
            delay_bph_d1 = wd3_10_reg_4707;
        end else if ((1'b1 == ap_condition_4314)) begin
            delay_bph_d1 = add_ln684_6_reg_5371;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            delay_bph_d1 = wd3_9_reg_4701;
        end else begin
            delay_bph_d1 = 'bx;
        end
    end else begin
        delay_bph_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_we0 = 1'b1;
    end else begin
        delay_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        delay_bph_we1 = 1'b1;
    end else begin
        delay_bph_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        delay_bpl_address0 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_address0 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_bpl_address0 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)))) begin
        delay_bpl_address0 = 3'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_bpl_address0 = 3'd2;
    end else begin
        delay_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        delay_bpl_address1 = 3'd5;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_address1 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_bpl_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        delay_bpl_address1 = 3'd3;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_address1 = 3'd0;
    end else begin
        delay_bpl_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_ce0 = 1'b1;
    end else begin
        delay_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_ce1 = 1'b1;
    end else begin
        delay_bpl_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            delay_bpl_d0 = add_ln684_4_reg_5618;
        end else if ((1'b1 == ap_condition_4345)) begin
            delay_bpl_d0 = {{sub_ln672_4_fu_4252_p2[39:8]}};
        end else if ((1'b1 == ap_condition_4341)) begin
            delay_bpl_d0 = add_ln684_3_reg_5592;
        end else if ((1'b1 == ap_condition_4337)) begin
            delay_bpl_d0 = {{sub_ln672_3_fu_4043_p2[39:8]}};
        end else if ((1'b1 == ap_condition_4333)) begin
            delay_bpl_d0 = add_ln684_1_fu_4127_p2;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            delay_bpl_d0 = {{sub_ln672_1_fu_3910_p2[39:8]}};
        end else begin
            delay_bpl_d0 = 'bx;
        end
    end else begin
        delay_bpl_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            delay_bpl_d1 = storemerge_reg_856;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            delay_bpl_d1 = add_ln684_2_reg_5587;
        end else if ((1'b1 == ap_condition_4337)) begin
            delay_bpl_d1 = {{sub_ln672_2_fu_4019_p2[39:8]}};
        end else if ((1'b1 == ap_condition_4333)) begin
            delay_bpl_d1 = add_ln684_fu_4102_p2;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            delay_bpl_d1 = {{sub_ln672_fu_3886_p2[39:8]}};
        end else begin
            delay_bpl_d1 = 'bx;
        end
    end else begin
        delay_bpl_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln668_fu_3874_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_we0 = 1'b1;
    end else begin
        delay_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln668_fu_3874_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)))) begin
        delay_bpl_we1 = 1'b1;
    end else begin
        delay_bpl_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dhx_address0 = 3'd4;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dhx_address0 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            delay_dhx_address0 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_dhx_address0 = 3'd2;
        end else begin
            delay_dhx_address0 = 'bx;
        end
    end else begin
        delay_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        delay_dhx_address1 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_dhx_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        delay_dhx_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        delay_dhx_address1 = 3'd0;
    end else begin
        delay_dhx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dhx_ce0 = 1'b1;
    end else begin
        delay_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dhx_ce1 = 1'b1;
    end else begin
        delay_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dhx_d0 = delay_dhx_load_3_reg_4789;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dhx_d0 = delay_dhx_q1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            delay_dhx_d0 = delay_dhx_q0;
        end else begin
            delay_dhx_d0 = 'bx;
        end
    end else begin
        delay_dhx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            delay_dhx_d1 = {{mul_ln364_fu_2917_p2[28:15]}};
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dhx_d1 = delay_dhx_q1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dhx_d1 = delay_dhx_load_reg_4675;
        end else begin
            delay_dhx_d1 = 'bx;
        end
    end else begin
        delay_dhx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dhx_we0 = 1'b1;
    end else begin
        delay_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        delay_dhx_we1 = 1'b1;
    end else begin
        delay_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dltx_address0 = 3'd4;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dltx_address0 = 3'd5;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            delay_dltx_address0 = 3'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            delay_dltx_address0 = 3'd2;
        end else begin
            delay_dltx_address0 = 'bx;
        end
    end else begin
        delay_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        delay_dltx_address1 = 3'd2;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        delay_dltx_address1 = 3'd1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        delay_dltx_address1 = 3'd4;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        delay_dltx_address1 = 3'd0;
    end else begin
        delay_dltx_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dltx_ce0 = 1'b1;
    end else begin
        delay_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dltx_ce1 = 1'b1;
    end else begin
        delay_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dltx_d0 = delay_dltx_load_3_reg_4734;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dltx_d0 = delay_dltx_q1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            delay_dltx_d0 = delay_dltx_q0;
        end else begin
            delay_dltx_d0 = 'bx;
        end
    end else begin
        delay_dltx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            delay_dltx_d1 = trunc_ln6_reg_5508;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            delay_dltx_d1 = delay_dltx_q1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            delay_dltx_d1 = delay_dltx_load_reg_4622;
        end else begin
            delay_dltx_d1 = 'bx;
        end
    end else begin
        delay_dltx_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        delay_dltx_we0 = 1'b1;
    end else begin
        delay_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        delay_dltx_we1 = 1'b1;
    end else begin
        delay_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        deth_o = shl_ln657_1_fu_3090_p3;
    end else begin
        deth_o = deth_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        deth_o_ap_vld = 1'b1;
    end else begin
        deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        detl_o = shl_ln6_fu_3998_p3;
    end else begin
        detl_o = detl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        detl_o_ap_vld = 1'b1;
    end else begin
        detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_867_p0 = sext_ln589_23_fu_1475_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_867_p0 = sext_ln589_31_fu_1359_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_867_p0 = sext_ln587_7_fu_1203_p1;
        end else begin
            grp_fu_867_p0 = 'bx;
        end
    end else begin
        grp_fu_867_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_867_p1 = sext_ln589_21_fu_1470_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_867_p1 = sext_ln589_29_fu_1354_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_867_p1 = sext_ln587_5_fu_1198_p1;
        end else begin
            grp_fu_867_p1 = 'bx;
        end
    end else begin
        grp_fu_867_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_871_p0 = sext_ln589_39_fu_1485_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_871_p0 = sext_ln589_35_fu_1373_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_871_p0 = sext_ln589_27_fu_1217_p1;
        end else begin
            grp_fu_871_p0 = 'bx;
        end
    end else begin
        grp_fu_871_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_871_p1 = sext_ln589_37_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_871_p1 = sext_ln589_33_fu_1368_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_871_p1 = sext_ln589_25_fu_1212_p1;
        end else begin
            grp_fu_871_p1 = 'bx;
        end
    end else begin
        grp_fu_871_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_875_p0 = sext_ln604_1_fu_1189_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_875_p0 = sext_ln604_3_fu_1123_p1;
        end else begin
            grp_fu_875_p0 = 'bx;
        end
    end else begin
        grp_fu_875_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_875_p1 = sext_ln600_2_fu_1184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_875_p1 = sext_ln600_5_fu_1118_p1;
        end else begin
            grp_fu_875_p1 = 'bx;
        end
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_879_p0 = sext_ln589_3_fu_1449_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_879_p0 = sext_ln589_11_fu_1303_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_879_p0 = sext_ln587_3_fu_1153_p1;
        end else begin
            grp_fu_879_p0 = 'bx;
        end
    end else begin
        grp_fu_879_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_879_p1 = sext_ln589_1_fu_1444_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_879_p1 = sext_ln589_9_fu_1298_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_879_p1 = sext_ln587_1_fu_1148_p1;
        end else begin
            grp_fu_879_p1 = 'bx;
        end
    end else begin
        grp_fu_879_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_883_p0 = sext_ln589_19_fu_1459_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_883_p0 = sext_ln589_15_fu_1313_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_883_p0 = sext_ln589_7_fu_1163_p1;
        end else begin
            grp_fu_883_p0 = 'bx;
        end
    end else begin
        grp_fu_883_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_883_p1 = sext_ln589_17_fu_1454_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_883_p1 = sext_ln589_13_fu_1308_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_883_p1 = sext_ln589_5_fu_1158_p1;
        end else begin
            grp_fu_883_p1 = 'bx;
        end
    end else begin
        grp_fu_883_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_887_p0 = sext_ln600_1_fu_1339_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_887_p0 = sext_ln600_4_fu_1105_p1;
        end else begin
            grp_fu_887_p0 = 'bx;
        end
    end else begin
        grp_fu_887_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_887_p1 = sext_ln600_fu_1334_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_887_p1 = sext_ln600_3_fu_1100_p1;
        end else begin
            grp_fu_887_p1 = 'bx;
        end
    end else begin
        grp_fu_887_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_891_p0 = sext_ln705_1_fu_4221_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_891_p0 = sext_ln705_3_fu_3231_p1;
        end else begin
            grp_fu_891_p0 = 'bx;
        end
    end else begin
        grp_fu_891_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_891_p1 = sext_ln705_fu_4216_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_891_p1 = sext_ln705_2_fu_3226_p1;
        end else begin
            grp_fu_891_p1 = 'bx;
        end
    end else begin
        grp_fu_891_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_895_p0 = sext_ln708_fu_4226_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_895_p0 = sext_ln708_1_fu_3236_p1;
        end else begin
            grp_fu_895_p0 = 'bx;
        end
    end else begin
        grp_fu_895_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_fu_895_p1 = sext_ln705_fu_4216_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_895_p1 = sext_ln705_2_fu_3226_p1;
        end else begin
            grp_fu_895_p1 = 'bx;
        end
    end else begin
        grp_fu_895_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_899_p0 = sext_ln266_13_fu_1642_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_899_p0 = sext_ln267_1_fu_1426_p1;
        end else begin
            grp_fu_899_p0 = 'bx;
        end
    end else begin
        grp_fu_899_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_904_p0 = sext_ln266_10_fu_1632_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_904_p0 = sext_ln267_5_fu_1496_p1;
        end else begin
            grp_fu_904_p0 = 'bx;
        end
    end else begin
        grp_fu_904_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_909_p0 = sext_ln267_8_fu_1617_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_909_p0 = sext_ln266_6_fu_1511_p1;
        end else begin
            grp_fu_909_p0 = 'bx;
        end
    end else begin
        grp_fu_909_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_924_p0 = sext_ln267_12_fu_1637_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_924_p0 = sext_ln267_6_fu_1501_p1;
        end else begin
            grp_fu_924_p0 = 'bx;
        end
    end else begin
        grp_fu_924_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_924_p1 = 42'd4398046510480;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_924_p1 = 42'd4398046510264;
        end else begin
            grp_fu_924_p1 = 'bx;
        end
    end else begin
        grp_fu_924_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_930_p0 = sext_ln267_10_fu_1627_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_930_p0 = sext_ln267_3_fu_1431_p1;
        end else begin
            grp_fu_930_p0 = 'bx;
        end
    end else begin
        grp_fu_930_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_930_p1 = 43'd8796093021368;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_930_p1 = 43'd8796093021584;
        end else begin
            grp_fu_930_p1 = 'bx;
        end
    end else begin
        grp_fu_930_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        il_ap_vld = 1'b1;
    end else begin
        il_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            ilb_table_address0 = zext_ln656_fu_3864_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ilb_table_address0 = zext_ln656_1_fu_3004_p1;
        end else begin
            ilb_table_address0 = 'bx;
        end
    end else begin
        ilb_table_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        nbh_o = select_ln763_fu_2970_p3;
    end else begin
        nbh_o = nbh_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        nbh_o_ap_vld = 1'b1;
    end else begin
        nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        nbl_o = select_ln643_fu_3830_p3;
    end else begin
        nbl_o = nbl_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        nbl_o_ap_vld = 1'b1;
    end else begin
        nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ph1_o = add_ln373_reg_5352;
    end else begin
        ph1_o = ph1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ph1_o_ap_vld = 1'b1;
    end else begin
        ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ph2_o = ph1_i;
    end else begin
        ph2_o = ph2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ph2_o_ap_vld = 1'b1;
    end else begin
        ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        plt1_o = add_ln313_reg_5532;
    end else begin
        plt1_o = plt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        plt1_o_ap_vld = 1'b1;
    end else begin
        plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        plt2_o = plt1_i;
    end else begin
        plt2_o = plt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        plt2_o_ap_vld = 1'b1;
    end else begin
        plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        quant26bt_neg_ce0 = 1'b1;
    end else begin
        quant26bt_neg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        quant26bt_pos_ce0 = 1'b1;
    end else begin
        quant26bt_pos_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        rh1_o = add_ln388_fu_3020_p2;
    end else begin
        rh1_o = rh1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        rh1_o_ap_vld = 1'b1;
    end else begin
        rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rh2_o = rh1_i;
    end else begin
        rh2_o = rh2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rh2_o_ap_vld = 1'b1;
    end else begin
        rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        rlt1_o = add_ln330_fu_3963_p2;
    end else begin
        rlt1_o = rlt1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        rlt1_o_ap_vld = 1'b1;
    end else begin
        rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rlt2_o = rlt1_i;
    end else begin
        rlt2_o = rlt2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rlt2_o_ap_vld = 1'b1;
    end else begin
        rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tqmf_address0 = 5'd8;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tqmf_address0 = 5'd22;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tqmf_address0 = 5'd17;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tqmf_address0 = 5'd23;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tqmf_address0 = 5'd0;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        tqmf_address0 = 5'd20;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tqmf_address0 = 5'd16;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tqmf_address0 = 5'd14;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tqmf_address0 = 5'd12;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tqmf_address0 = 5'd10;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tqmf_address0 = 5'd7;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tqmf_address0 = 5'd5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tqmf_address0 = 5'd21;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tqmf_address0 = 5'd1;
    end else begin
        tqmf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tqmf_address1 = 5'd5;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tqmf_address1 = 5'd21;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tqmf_address1 = 5'd6;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        tqmf_address1 = 5'd19;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tqmf_address1 = 5'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tqmf_address1 = 5'd18;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tqmf_address1 = 5'd15;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tqmf_address1 = 5'd13;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tqmf_address1 = 5'd11;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tqmf_address1 = 5'd9;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tqmf_address1 = 5'd8;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tqmf_address1 = 5'd3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tqmf_address1 = 5'd22;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        tqmf_address1 = 5'd2;
    end else begin
        tqmf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tqmf_ce0 = 1'b1;
    end else begin
        tqmf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tqmf_ce1 = 1'b1;
    end else begin
        tqmf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tqmf_d0 = reg_978;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tqmf_d0 = reg_1030;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        tqmf_d0 = reg_1024;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tqmf_d0 = reg_972;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tqmf_d0 = ap_port_reg_xin2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tqmf_d0 = tqmf_q1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        tqmf_d0 = tqmf_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tqmf_d0 = xin1;
    end else begin
        tqmf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tqmf_d1 = tqmf_load_3_reg_4832;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tqmf_d1 = reg_1030;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tqmf_d1 = reg_1024;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tqmf_d1 = tqmf_load_4_reg_5098;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tqmf_d1 = reg_978;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        tqmf_d1 = tqmf_q1;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        tqmf_d1 = tqmf_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        tqmf_d1 = reg_972;
    end else begin
        tqmf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        tqmf_we0 = 1'b1;
    end else begin
        tqmf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        tqmf_we1 = 1'b1;
    end else begin
        tqmf_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln270_1_fu_1658_p2 = ($signed(sext_ln267_9_fu_1647_p1) + $signed(mul_ln266_2_reg_5053));

assign add_ln270_2_fu_1663_p2 = ($signed(add_ln270_1_fu_1658_p2) + $signed(sext_ln267_11_fu_1654_p1));

assign add_ln270_3_fu_1853_p2 = ($signed(add_ln270_2_reg_5105) + $signed(sext_ln270_1_fu_1850_p1));

assign add_ln270_4_fu_1858_p2 = ($signed(sext_ln267_2_fu_1823_p1) + $signed(sext_ln267_4_fu_1834_p1));

assign add_ln270_5_fu_1864_p2 = ($signed(add_ln270_4_fu_1858_p2) + $signed(sext_ln255_fu_1820_p1));

assign add_ln270_6_fu_1599_p2 = ($signed(reg_1020) + $signed(sext_ln270_fu_1596_p1));

assign add_ln270_7_fu_1877_p2 = ($signed(sext_ln270_3_fu_1874_p1) + $signed(mul_ln266_1_reg_5023));

assign add_ln270_8_fu_1882_p2 = ($signed(add_ln270_7_fu_1877_p2) + $signed(sext_ln270_2_fu_1870_p1));

assign add_ln270_fu_1770_p2 = ($signed(reg_1020) + $signed(sext_ln267_15_fu_1766_p1));

assign add_ln271_1_fu_1669_p2 = ($signed(sext_ln266_9_fu_1650_p1) + $signed(mul_ln267_5_reg_5068));

assign add_ln271_2_fu_1901_p2 = ($signed(add_ln271_1_reg_5110) + $signed(sext_ln266_11_fu_1846_p1));

assign add_ln271_3_fu_1906_p2 = ($signed(add_ln271_2_fu_1901_p2) + $signed(sext_ln271_3_fu_1898_p1));

assign add_ln271_4_fu_1605_p2 = ($signed(sext_ln266_4_fu_1582_p1) + $signed(reg_1016));

assign add_ln271_5_fu_1611_p2 = ($signed(add_ln271_4_fu_1605_p2) + $signed(sext_ln266_1_fu_1578_p1));

assign add_ln271_6_fu_1815_p2 = ($signed(mul_ln266_reg_5018) + $signed(sext_ln271_2_fu_1806_p1));

assign add_ln271_7_fu_1922_p2 = ($signed(sext_ln271_6_fu_1919_p1) + $signed(mul_ln267_4_reg_5048));

assign add_ln271_8_fu_1927_p2 = ($signed(add_ln271_7_fu_1922_p2) + $signed(sext_ln271_5_fu_1916_p1));

assign add_ln271_fu_1810_p2 = ($signed(sext_ln266_12_fu_1762_p1) + $signed(tmp33_reg_4961));

assign add_ln281_fu_1939_p2 = (xb_reg_5146 + xa_2_reg_5140);

assign add_ln295_fu_1967_p2 = (trunc_ln3_reg_4981 + trunc_ln2_reg_5006);

assign add_ln313_fu_3869_p2 = ($signed(sext_ln303_1_fu_3796_p1) + $signed(trunc_ln2_reg_5006));

assign add_ln330_fu_3963_p2 = ($signed(sext_ln639_fu_3799_p1) + $signed(trunc_ln296_reg_5152));

assign add_ln345_fu_1989_p2 = (trunc_ln605_1_reg_4815 + trunc_ln591_1_reg_5012);

assign add_ln364_fu_2804_p2 = (select_ln360_fu_2796_p3 + select_ln351_fu_2765_p3);

assign add_ln373_fu_3009_p2 = ($signed(sext_ln364_1_fu_2934_p1) + $signed(trunc_ln591_1_reg_5012));

assign add_ln388_fu_3020_p2 = ($signed(trunc_ln347_reg_5168) + $signed(sext_ln759_fu_2938_p1));

assign add_ln589_1_fu_1516_p2 = (add_ln589_reg_4899 + mul_ln589_reg_4971);

assign add_ln589_2_fu_1520_p2 = (reg_996 + mul_ln589_4_reg_4976);

assign add_ln589_3_fu_1525_p2 = (add_ln589_2_fu_1520_p2 + reg_992);

assign add_ln589_5_fu_1490_p2 = (reg_1000 + reg_1004);

assign add_ln589_6_fu_1547_p2 = (add_ln589_5_reg_4946 + mul_ln589_5_reg_4986);

assign add_ln589_7_fu_1551_p2 = (reg_1004 + mul_ln589_9_reg_4991);

assign add_ln589_8_fu_1556_p2 = (add_ln589_7_fu_1551_p2 + reg_1000);

assign add_ln589_fu_1464_p2 = (reg_992 + reg_996);

assign add_ln620_fu_2077_p2 = (zext_ln620_8_fu_2062_p1 + zext_ln620_9_fu_2073_p1);

assign add_ln640_fu_3714_p2 = ($signed(sext_ln640_1_fu_3710_p1) + $signed(sext_ln640_fu_3706_p1));

assign add_ln684_10_fu_3434_p2 = (select_ln666_10_fu_3426_p3 + wd3_12_reg_4826);

assign add_ln684_11_fu_3400_p2 = (select_ln666_11_fu_3392_p3 + wd3_13_fu_3323_p4);

assign add_ln684_1_fu_4127_p2 = (select_ln666_1_fu_4119_p3 + wd3_2_reg_5547);

assign add_ln684_2_fu_4152_p2 = (select_ln666_2_fu_4144_p3 + wd3_3_fu_4025_p4);

assign add_ln684_3_fu_4177_p2 = (select_ln666_3_fu_4169_p3 + wd3_4_fu_4049_p4);

assign add_ln684_4_fu_4288_p2 = (select_ln666_4_fu_4280_p3 + wd3_5_fu_4258_p4);

assign add_ln684_5_fu_4202_p2 = (select_ln666_5_fu_4194_p3 + wd3_6_fu_4073_p4);

assign add_ln684_6_fu_3157_p2 = (select_ln666_6_fu_3149_p3 + wd3_9_reg_4701);

assign add_ln684_7_fu_3188_p2 = (select_ln666_7_fu_3180_p3 + wd3_14_fu_3117_p4);

assign add_ln684_8_fu_3352_p2 = (select_ln666_8_fu_3344_p3 + wd3_10_reg_4707);

assign add_ln684_9_fu_3376_p2 = (select_ln666_9_fu_3368_p3 + wd3_11_reg_4820);

assign add_ln684_fu_4102_p2 = (select_ln666_fu_4094_p3 + wd3_1_reg_5542);

assign add_ln716_2_fu_3528_p2 = ($signed(sext_ln716_3_fu_3517_p1) + $signed(select_ln716_1_fu_3521_p3));

assign add_ln716_fu_4386_p2 = ($signed(sext_ln716_1_fu_4375_p1) + $signed(select_ln716_fu_4379_p3));

assign add_ln760_fu_2882_p2 = ($signed(sext_ln758_fu_2860_p1) + $signed(sext_ln760_fu_2878_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1143 = ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19));
end

always @ (*) begin
    ap_condition_1151 = ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22));
end

always @ (*) begin
    ap_condition_3812 = ((icmp_ln621_fu_2049_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_3816 = ((icmp_ln621_1_fu_2097_p2 == 1'd0) & (icmp_ln621_fu_2049_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_3821 = ((icmp_ln621_2_reg_5211 == 1'd0) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3827 = ((icmp_ln621_3_reg_5215 == 1'd0) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3834 = ((icmp_ln621_4_reg_5219 == 1'd0) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3842 = ((icmp_ln621_5_reg_5223 == 1'd0) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3851 = ((icmp_ln621_6_reg_5227 == 1'd0) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3861 = ((icmp_ln621_7_reg_5231 == 1'd0) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3872 = ((icmp_ln621_8_reg_5235 == 1'd0) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3884 = ((icmp_ln621_9_reg_5239 == 1'd0) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3897 = ((icmp_ln621_10_reg_5243 == 1'd0) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3911 = ((icmp_ln621_11_reg_5247 == 1'd0) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3926 = ((icmp_ln621_12_reg_5251 == 1'd0) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3942 = ((icmp_ln621_13_reg_5255 == 1'd0) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3959 = ((icmp_ln621_14_reg_5259 == 1'd0) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3977 = ((icmp_ln621_15_reg_5263 == 1'd0) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_3996 = ((icmp_ln621_16_reg_5267 == 1'd0) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4016 = ((icmp_ln621_17_reg_5271 == 1'd0) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4037 = ((icmp_ln621_18_fu_2561_p2 == 1'd0) & (icmp_ln621_17_fu_2513_p2 == 1'd1) & (icmp_ln621_16_fu_2487_p2 == 1'd1) & (icmp_ln621_15_fu_2461_p2 == 1'd1) & (icmp_ln621_14_fu_2435_p2 == 1'd1) & (icmp_ln621_13_fu_2409_p2 == 1'd1) & (icmp_ln621_12_fu_2383_p2 == 1'd1) & (icmp_ln621_11_fu_2357_p2 == 1'd1) & (icmp_ln621_10_fu_2331_p2 == 1'd1) & (icmp_ln621_9_fu_2305_p2 == 1'd1) & (icmp_ln621_8_fu_2279_p2 == 1'd1) & (icmp_ln621_7_fu_2253_p2 == 1'd1) & (icmp_ln621_6_fu_2227_p2 == 1'd1) & (icmp_ln621_5_fu_2201_p2 == 1'd1) & (icmp_ln621_4_fu_2175_p2 == 1'd1) & (icmp_ln621_3_fu_2149_p2 == 1'd1) & (icmp_ln621_2_fu_2123_p2 == 1'd1) & (icmp_ln621_1_fu_2097_p2 == 1'd1) & (icmp_ln621_fu_2049_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_4059 = ((icmp_ln621_19_reg_5279 == 1'd0) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4082 = ((icmp_ln621_20_reg_5283 == 1'd0) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4106 = ((icmp_ln621_21_reg_5287 == 1'd0) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4131 = ((icmp_ln621_22_reg_5291 == 1'd0) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4157 = ((icmp_ln621_23_reg_5295 == 1'd0) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4184 = ((icmp_ln621_24_reg_5299 == 1'd0) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4212 = ((icmp_ln621_25_reg_5303 == 1'd0) & (icmp_ln621_24_reg_5299 == 1'd1) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4241 = ((icmp_ln621_26_fu_2891_p2 == 1'd0) & (icmp_ln621_25_reg_5303 == 1'd1) & (icmp_ln621_24_reg_5299 == 1'd1) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_4271 = ((icmp_ln621_27_fu_3034_p2 == 1'd0) & (icmp_ln621_26_reg_5328 == 1'd1) & (icmp_ln621_25_reg_5303 == 1'd1) & (icmp_ln621_24_reg_5299 == 1'd1) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16));
end

always @ (*) begin
    ap_condition_4302 = ((icmp_ln621_27_reg_5362 == 1'd1) & (icmp_ln621_26_reg_5328 == 1'd1) & (icmp_ln621_25_reg_5303 == 1'd1) & (icmp_ln621_24_reg_5299 == 1'd1) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) 
    & (icmp_ln621_28_fu_3258_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4305 = ((icmp_ln621_27_reg_5362 == 1'd1) & (icmp_ln621_26_reg_5328 == 1'd1) & (icmp_ln621_25_reg_5303 == 1'd1) & (icmp_ln621_24_reg_5299 == 1'd1) & (icmp_ln621_23_reg_5295 == 1'd1) & (icmp_ln621_22_reg_5291 == 1'd1) & (icmp_ln621_21_reg_5287 == 1'd1) & (icmp_ln621_20_reg_5283 == 1'd1) & (icmp_ln621_19_reg_5279 == 1'd1) & (icmp_ln621_18_reg_5275 == 1'd1) & (icmp_ln621_17_reg_5271 == 1'd1) & (icmp_ln621_16_reg_5267 == 1'd1) & (icmp_ln621_15_reg_5263 == 1'd1) & (icmp_ln621_14_reg_5259 == 1'd1) & (icmp_ln621_13_reg_5255 == 1'd1) & (icmp_ln621_12_reg_5251 == 1'd1) & (icmp_ln621_11_reg_5247 == 1'd1) & (icmp_ln621_10_reg_5243 == 1'd1) & (icmp_ln621_9_reg_5239 == 1'd1) & (icmp_ln621_8_reg_5235 == 1'd1) & (icmp_ln621_7_reg_5231 == 1'd1) & (icmp_ln621_6_reg_5227 == 1'd1) & (icmp_ln621_5_reg_5223 == 1'd1) & (icmp_ln621_4_reg_5219 == 1'd1) & (icmp_ln621_3_reg_5215 == 1'd1) & (icmp_ln621_2_reg_5211 == 1'd1) & (icmp_ln621_1_reg_5207 == 1'd1) & (icmp_ln621_reg_5203 == 1'd1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) 
    & (icmp_ln621_28_fu_3258_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4314 = ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

always @ (*) begin
    ap_condition_4318 = ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

always @ (*) begin
    ap_condition_4322 = ((icmp_ln668_1_reg_5358 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_condition_4326 = ((icmp_ln668_1_reg_5358 == 1'd1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18));
end

always @ (*) begin
    ap_condition_4333 = ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22));
end

always @ (*) begin
    ap_condition_4337 = ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22));
end

always @ (*) begin
    ap_condition_4341 = ((icmp_ln668_reg_5538 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23));
end

always @ (*) begin
    ap_condition_4345 = ((icmp_ln668_reg_5538 == 1'd1) & (1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23));
end

always @ (*) begin
    ap_condition_768 = ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_ril_2_reg_844 = 'bx;

assign ap_return = {{add_ln364_reg_5312}, {ril_2_reg_844}};

assign apl1_1_fu_4498_p3 = ((icmp_ln745_fu_4493_p2[0:0] == 1'b1) ? zext_ln733_fu_4487_p1 : apl1_reg_5644);

assign apl1_2_fu_4509_p2 = (16'd0 - zext_ln733_1_fu_4490_p1);

assign apl1_3_fu_4525_p3 = ((icmp_ln747_fu_4519_p2[0:0] == 1'b1) ? apl1_2_fu_4509_p2 : trunc_ln733_fu_4505_p1);

assign apl1_4_fu_3639_p2 = ($signed(select_ln735_1_fu_3632_p3) + $signed(sext_ln735_1_fu_3628_p1));

assign apl1_5_fu_3731_p3 = ((icmp_ln745_1_fu_3726_p2[0:0] == 1'b1) ? zext_ln733_2_fu_3720_p1 : apl1_4_reg_5496);

assign apl1_6_fu_3742_p2 = (16'd0 - zext_ln733_3_fu_3723_p1);

assign apl1_7_fu_3758_p3 = ((icmp_ln747_1_fu_3752_p2[0:0] == 1'b1) ? apl1_6_fu_3742_p2 : trunc_ln733_1_fu_3738_p1);

assign apl1_fu_4475_p2 = ($signed(select_ln735_fu_4468_p3) + $signed(sext_ln735_fu_4464_p1));

assign apl2_1_fu_4407_p3 = ((icmp_ln719_reg_5639[0:0] == 1'b1) ? 17'd12288 : apl2_reg_5634);

assign apl2_2_fu_4423_p3 = ((icmp_ln721_fu_4417_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_fu_4413_p1);

assign apl2_3_fu_3534_p2 = ($signed(add_ln716_2_fu_3528_p2) + $signed(sext_ln708_3_fu_3486_p1));

assign apl2_4_fu_3571_p3 = ((icmp_ln719_1_reg_5481[0:0] == 1'b1) ? 17'd12288 : apl2_3_reg_5476);

assign apl2_5_fu_3587_p3 = ((icmp_ln721_1_fu_3581_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln703_1_fu_3577_p1);

assign apl2_fu_4392_p2 = ($signed(add_ln716_fu_4386_p2) + $signed(sext_ln708_2_fu_4344_p1));

assign decis_10_fu_2343_p4 = {{mul_ln620_10_fu_2337_p2[27:15]}};

assign decis_11_fu_2369_p4 = {{mul_ln620_11_fu_2363_p2[27:15]}};

assign decis_12_fu_2395_p4 = {{mul_ln620_12_fu_2389_p2[27:15]}};

assign decis_13_fu_2421_p4 = {{mul_ln620_13_fu_2415_p2[27:15]}};

assign decis_14_fu_2447_p4 = {{mul_ln620_14_fu_2441_p2[27:15]}};

assign decis_15_fu_2473_p4 = {{mul_ln620_15_fu_2467_p2[27:15]}};

assign decis_16_fu_2499_p4 = {{mul_ln620_16_fu_2493_p2[27:15]}};

assign decis_17_fu_2547_p4 = {{sub_ln620_fu_2541_p2[28:15]}};

assign decis_18_fu_2573_p4 = {{mul_ln620_17_fu_2567_p2[28:15]}};

assign decis_19_fu_2599_p4 = {{mul_ln620_18_fu_2593_p2[28:15]}};

assign decis_1_fu_2083_p4 = {{add_ln620_fu_2077_p2[24:15]}};

assign decis_20_fu_2625_p4 = {{mul_ln620_19_fu_2619_p2[28:15]}};

assign decis_21_fu_2651_p4 = {{mul_ln620_20_fu_2645_p2[28:15]}};

assign decis_22_fu_2677_p4 = {{mul_ln620_21_fu_2671_p2[28:15]}};

assign decis_23_fu_2703_p4 = {{mul_ln620_22_fu_2697_p2[28:15]}};

assign decis_24_fu_2729_p4 = {{mul_ln620_23_fu_2723_p2[28:15]}};

assign decis_28_fu_3280_p4 = {{sub_ln620_1_fu_3274_p2[30:15]}};

assign decis_29_fu_2772_p4 = {{mul_ln359_reg_4606[24:12]}};

assign decis_2_fu_2109_p4 = {{mul_ln620_1_fu_2103_p2[24:15]}};

assign decis_3_fu_2135_p4 = {{mul_ln620_2_fu_2129_p2[25:15]}};

assign decis_4_fu_2161_p4 = {{mul_ln620_3_fu_2155_p2[25:15]}};

assign decis_5_fu_2187_p4 = {{mul_ln620_4_fu_2181_p2[25:15]}};

assign decis_6_fu_2213_p4 = {{mul_ln620_5_fu_2207_p2[26:15]}};

assign decis_7_fu_2239_p4 = {{mul_ln620_6_fu_2233_p2[26:15]}};

assign decis_8_fu_2265_p4 = {{mul_ln620_7_fu_2259_p2[26:15]}};

assign decis_9_fu_2291_p4 = {{mul_ln620_8_fu_2285_p2[26:15]}};

assign decis_s_fu_2317_p4 = {{mul_ln620_9_fu_2311_p2[26:15]}};

assign grp_fu_1036_p2 = (reg_988 + reg_984);

assign grp_fu_899_p1 = 41'd212;

assign grp_fu_904_p1 = 44'd1448;

assign grp_fu_909_p1 = 45'd3804;

assign grp_fu_914_p1 = 47'd15504;

assign grp_fu_919_p1 = 47'd15504;

assign grp_fu_936_p1 = 44'd17592186041196;

assign grp_fu_941_p1 = 45'd35184372085612;

assign grp_fu_946_p1 = 40'd1099511627732;

assign grp_fu_951_p1 = 40'd1099511627732;

assign icmp_ln360_fu_2790_p2 = (($signed(m_3_fu_2785_p3) > $signed(zext_ln359_2_fu_2781_p1)) ? 1'b1 : 1'b0);

assign icmp_ln621_10_fu_2331_p2 = (($signed(zext_ln613_10_fu_2327_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_11_fu_2357_p2 = (($signed(zext_ln613_11_fu_2353_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_12_fu_2383_p2 = (($signed(zext_ln613_12_fu_2379_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_13_fu_2409_p2 = (($signed(zext_ln613_13_fu_2405_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_14_fu_2435_p2 = (($signed(zext_ln613_14_fu_2431_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_15_fu_2461_p2 = (($signed(zext_ln613_15_fu_2457_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_16_fu_2487_p2 = (($signed(zext_ln613_16_fu_2483_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_17_fu_2513_p2 = (($signed(zext_ln613_17_fu_2509_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_18_fu_2561_p2 = (($signed(sext_ln613_fu_2557_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_19_fu_2587_p2 = (($signed(zext_ln613_18_fu_2583_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_1_fu_2097_p2 = (($signed(zext_ln613_1_fu_2093_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_20_fu_2613_p2 = (($signed(zext_ln613_19_fu_2609_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_21_fu_2639_p2 = (($signed(zext_ln613_20_fu_2635_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_22_fu_2665_p2 = (($signed(zext_ln613_21_fu_2661_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_23_fu_2691_p2 = (($signed(zext_ln613_22_fu_2687_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_24_fu_2717_p2 = (($signed(zext_ln613_23_fu_2713_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_25_fu_2743_p2 = (($signed(zext_ln613_24_fu_2739_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_26_fu_2891_p2 = (($signed(zext_ln613_25_fu_2888_p1) < $signed(m_4_reg_5189)) ? 1'b1 : 1'b0);

assign icmp_ln621_27_fu_3034_p2 = (($signed(zext_ln613_26_fu_3031_p1) < $signed(m_4_reg_5189)) ? 1'b1 : 1'b0);

assign icmp_ln621_28_fu_3258_p2 = (($signed(zext_ln613_27_fu_3255_p1) < $signed(m_4_reg_5189)) ? 1'b1 : 1'b0);

assign icmp_ln621_29_fu_3294_p2 = (($signed(sext_ln613_1_fu_3290_p1) < $signed(m_4_reg_5189)) ? 1'b1 : 1'b0);

assign icmp_ln621_2_fu_2123_p2 = (($signed(zext_ln613_2_fu_2119_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_3_fu_2149_p2 = (($signed(zext_ln613_3_fu_2145_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_4_fu_2175_p2 = (($signed(zext_ln613_4_fu_2171_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_5_fu_2201_p2 = (($signed(zext_ln613_5_fu_2197_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_6_fu_2227_p2 = (($signed(zext_ln613_6_fu_2223_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_7_fu_2253_p2 = (($signed(zext_ln613_7_fu_2249_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_8_fu_2279_p2 = (($signed(zext_ln613_8_fu_2275_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_9_fu_2305_p2 = (($signed(zext_ln613_9_fu_2301_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln621_fu_2049_p2 = (($signed(zext_ln613_fu_2046_p1) < $signed(m_4_fu_2022_p3)) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_3824_p2 = ((select_ln641_fu_3813_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln668_1_fu_3014_p2 = ((trunc_ln8_fu_2923_p4 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln668_fu_3874_p2 = ((trunc_ln6_reg_5508 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln719_1_fu_3540_p2 = (($signed(apl2_3_fu_3534_p2) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln719_fu_4398_p2 = (($signed(apl2_fu_4392_p2) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln721_1_fu_3581_p2 = (($signed(apl2_4_fu_3571_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln721_fu_4417_p2 = (($signed(apl2_1_fu_4407_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln745_1_fu_3726_p2 = (($signed(apl1_4_reg_5496) > $signed(zext_ln733_2_fu_3720_p1)) ? 1'b1 : 1'b0);

assign icmp_ln745_fu_4493_p2 = (($signed(apl1_reg_5644) > $signed(zext_ln733_fu_4487_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_1_fu_3752_p2 = (($signed(apl1_5_fu_3731_p3) < $signed(sext_ln747_1_fu_3748_p1)) ? 1'b1 : 1'b0);

assign icmp_ln747_fu_4519_p2 = (($signed(apl1_1_fu_4498_p3) < $signed(sext_ln747_fu_4515_p1)) ? 1'b1 : 1'b0);

assign icmp_ln763_fu_2964_p2 = ((select_ln761_fu_2953_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign il = ap_phi_mux_ril_2_phi_fu_847_p4;

assign lshr_ln_fu_3552_p4 = {{ap_phi_mux_ril_2_phi_fu_847_p4[5:2]}};

assign m_2_fu_2011_p2 = (32'd0 - sub_ln347_fu_1997_p2);

assign m_3_fu_2785_p3 = ((tmp_17_reg_5178[0:0] == 1'b1) ? m_2_reg_5184 : sub_ln347_reg_5173);

assign m_4_fu_2022_p3 = ((tmp_3_reg_5163[0:0] == 1'b1) ? m_fu_2017_p2 : sub_ln296_reg_5157);

assign m_fu_2017_p2 = (32'd0 - sub_ln296_reg_5157);

assign mul_ln303_fu_3655_p1 = zext_ln620_4_reg_5417;

assign mul_ln359_fu_1136_p0 = mul_ln359_fu_1136_p00;

assign mul_ln359_fu_1136_p00 = deth_i;

assign mul_ln359_fu_1136_p1 = 25'd564;

assign mul_ln364_fu_2917_p1 = mul_ln364_fu_2917_p10;

assign mul_ln364_fu_2917_p10 = deth_load_reg_4601;

assign mul_ln620_10_fu_2337_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_10_fu_2337_p1 = 28'd4240;

assign mul_ln620_11_fu_2363_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_11_fu_2363_p1 = 28'd4696;

assign mul_ln620_12_fu_2389_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_12_fu_2389_p1 = 28'd5200;

assign mul_ln620_13_fu_2415_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_13_fu_2415_p1 = 28'd5712;

assign mul_ln620_14_fu_2441_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_14_fu_2441_p1 = 28'd6288;

assign mul_ln620_15_fu_2467_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_15_fu_2467_p1 = 28'd6864;

assign mul_ln620_16_fu_2493_p0 = zext_ln620_2_fu_2034_p1;

assign mul_ln620_16_fu_2493_p1 = 28'd7520;

assign mul_ln620_17_fu_2567_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_17_fu_2567_p1 = 29'd8968;

assign mul_ln620_18_fu_2593_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_18_fu_2593_p1 = 29'd9752;

assign mul_ln620_19_fu_2619_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_19_fu_2619_p1 = 29'd10712;

assign mul_ln620_1_fu_2103_p0 = mul_ln620_1_fu_2103_p00;

assign mul_ln620_1_fu_2103_p00 = detl_load_reg_4546;

assign mul_ln620_1_fu_2103_p1 = 25'd880;

assign mul_ln620_20_fu_2645_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_20_fu_2645_p1 = 29'd11664;

assign mul_ln620_21_fu_2671_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_21_fu_2671_p1 = 29'd12896;

assign mul_ln620_22_fu_2697_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_22_fu_2697_p1 = 29'd14120;

assign mul_ln620_23_fu_2723_p0 = zext_ln620_1_fu_2031_p1;

assign mul_ln620_23_fu_2723_p1 = 29'd15840;

assign mul_ln620_24_fu_2749_p0 = mul_ln620_24_fu_2749_p00;

assign mul_ln620_24_fu_2749_p00 = detl_load_reg_4546;

assign mul_ln620_24_fu_2749_p1 = 30'd17560;

assign mul_ln620_25_fu_2896_p0 = zext_ln620_reg_5197;

assign mul_ln620_25_fu_2896_p1 = 30'd20456;

assign mul_ln620_26_fu_3039_p0 = zext_ln620_reg_5197;

assign mul_ln620_26_fu_3039_p1 = 30'd23352;

assign mul_ln620_2_fu_2129_p0 = zext_ln620_5_fu_2040_p1;

assign mul_ln620_2_fu_2129_p1 = 26'd1200;

assign mul_ln620_3_fu_2155_p0 = zext_ln620_5_fu_2040_p1;

assign mul_ln620_3_fu_2155_p1 = 26'd1520;

assign mul_ln620_4_fu_2181_p0 = zext_ln620_5_fu_2040_p1;

assign mul_ln620_4_fu_2181_p1 = 26'd1864;

assign mul_ln620_5_fu_2207_p0 = zext_ln620_3_fu_2037_p1;

assign mul_ln620_5_fu_2207_p1 = 27'd2208;

assign mul_ln620_6_fu_2233_p0 = zext_ln620_3_fu_2037_p1;

assign mul_ln620_6_fu_2233_p1 = 27'd2584;

assign mul_ln620_7_fu_2259_p0 = zext_ln620_3_fu_2037_p1;

assign mul_ln620_7_fu_2259_p1 = 27'd2960;

assign mul_ln620_8_fu_2285_p0 = zext_ln620_3_fu_2037_p1;

assign mul_ln620_8_fu_2285_p1 = 27'd3376;

assign mul_ln620_9_fu_2311_p0 = zext_ln620_3_fu_2037_p1;

assign mul_ln620_9_fu_2311_p1 = 27'd3784;

assign mul_ln620_fu_1060_p0 = mul_ln620_fu_1060_p00;

assign mul_ln620_fu_1060_p00 = detl_i;

assign mul_ln620_fu_1060_p1 = 24'd280;

assign mul_ln679_10_fu_3206_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_11_fu_3212_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_1_fu_3933_p0 = sext_ln303_1_fu_3796_p1;

assign mul_ln679_2_fu_3939_p0 = sext_ln303_1_fu_3796_p1;

assign mul_ln679_3_fu_3945_p0 = sext_ln303_1_fu_3796_p1;

assign mul_ln679_4_fu_3951_p0 = sext_ln303_1_fu_3796_p1;

assign mul_ln679_5_fu_3957_p0 = sext_ln303_1_fu_3796_p1;

assign mul_ln679_6_fu_3131_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_7_fu_3162_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_8_fu_3194_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_9_fu_3200_p0 = sext_ln679_6_fu_3128_p1;

assign mul_ln679_fu_3927_p0 = sext_ln303_1_fu_3796_p1;

assign pl2_1_fu_1110_p3 = {{rh2_i}, {1'd0}};

assign pl2_fu_1176_p3 = {{rlt2_i}, {1'd0}};

assign pl_2_fu_1092_p3 = {{rh1_i}, {1'd0}};

assign pl_fu_1326_p3 = {{rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln303_fu_3562_p1;

assign quant26bt_neg_address0 = zext_ln628_fu_3406_p1;

assign quant26bt_pos_address0 = zext_ln628_fu_3406_p1;

assign select_ln351_fu_2765_p3 = ((tmp_17_reg_5178[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln360_fu_2796_p3 = ((icmp_ln360_fu_2790_p2[0:0] == 1'b1) ? 2'd2 : 2'd3);

assign select_ln621_fu_3299_p3 = ((icmp_ln621_29_fu_3294_p2[0:0] == 1'b1) ? 5'd30 : 5'd29);

assign select_ln641_fu_3813_p3 = ((tmp_6_fu_3805_p3[0:0] == 1'b1) ? 17'd0 : add_ln640_reg_5516);

assign select_ln643_fu_3830_p3 = ((icmp_ln643_fu_3824_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln636_fu_3820_p1);

assign select_ln666_10_fu_3426_p3 = ((tmp_23_fu_3418_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_11_fu_3392_p3 = ((tmp_24_fu_3384_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_1_fu_4119_p3 = ((tmp_10_fu_4111_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_2_fu_4144_p3 = ((tmp_11_fu_4136_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_3_fu_4169_p3 = ((tmp_12_fu_4161_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_4_fu_4280_p3 = ((tmp_13_fu_4272_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_5_fu_4194_p3 = ((tmp_14_fu_4186_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_6_fu_3149_p3 = ((tmp_19_fu_3141_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_7_fu_3180_p3 = ((tmp_20_fu_3172_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_8_fu_3344_p3 = ((tmp_21_fu_3336_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_9_fu_3368_p3 = ((tmp_22_fu_3360_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln666_fu_4094_p3 = ((tmp_9_fu_4086_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln705_1_fu_3479_p3 = ((tmp_25_reg_5450[0:0] == 1'b1) ? sext_ln707_1_fu_3465_p1 : tmp_8_fu_3469_p4);

assign select_ln705_fu_4337_p3 = ((tmp_15_reg_5623[0:0] == 1'b1) ? sext_ln707_fu_4323_p1 : tmp_5_fu_4327_p4);

assign select_ln716_1_fu_3521_p3 = ((tmp_26_reg_5456[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln716_fu_4379_p3 = ((tmp_16_reg_5629[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign select_ln735_1_fu_3632_p3 = ((tmp_25_reg_5450[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln735_fu_4468_p3 = ((tmp_15_reg_5623[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln761_fu_2953_p3 = ((tmp_18_fu_2945_p3[0:0] == 1'b1) ? 17'd0 : add_ln760_reg_5322);

assign select_ln763_fu_2970_p3 = ((icmp_ln763_fu_2964_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln756_fu_2960_p1);

assign sext_ln255_fu_1820_p1 = $signed(xa_reg_5115);

assign sext_ln261_1_fu_1694_p1 = $signed(shl_ln261_1_fu_1686_p3);

assign sext_ln261_fu_1682_p1 = $signed(shl_ln_fu_1674_p3);

assign sext_ln266_10_fu_1632_p0 = tqmf_q0;

assign sext_ln266_10_fu_1632_p1 = sext_ln266_10_fu_1632_p0;

assign sext_ln266_11_fu_1846_p1 = $signed(shl_ln2_fu_1838_p3);

assign sext_ln266_12_fu_1762_p1 = $signed(sub_ln267_fu_1756_p2);

assign sext_ln266_13_fu_1642_p0 = tqmf_q0;

assign sext_ln266_13_fu_1642_p1 = sext_ln266_13_fu_1642_p0;

assign sext_ln266_1_fu_1578_p1 = $signed(reg_1008);

assign sext_ln266_2_fu_1711_p1 = $signed(shl_ln1_fu_1704_p3);

assign sext_ln266_3_fu_1722_p1 = $signed(shl_ln266_1_fu_1715_p3);

assign sext_ln266_4_fu_1582_p1 = $signed(reg_1012);

assign sext_ln266_6_fu_1511_p0 = tqmf_q0;

assign sext_ln266_6_fu_1511_p1 = sext_ln266_6_fu_1511_p0;

assign sext_ln266_9_fu_1650_p1 = $signed(reg_1012);

assign sext_ln266_fu_1270_p1 = reg_972;

assign sext_ln267_10_fu_1627_p0 = tqmf_q1;

assign sext_ln267_10_fu_1627_p1 = sext_ln267_10_fu_1627_p0;

assign sext_ln267_11_fu_1654_p1 = $signed(reg_1016);

assign sext_ln267_12_fu_1637_p0 = tqmf_q1;

assign sext_ln267_12_fu_1637_p1 = sext_ln267_12_fu_1637_p0;

assign sext_ln267_13_fu_1740_p1 = $signed(shl_ln267_1_fu_1732_p3);

assign sext_ln267_14_fu_1752_p1 = $signed(shl_ln267_2_fu_1744_p3);

assign sext_ln267_15_fu_1766_p1 = $signed(reg_1008);

assign sext_ln267_1_fu_1426_p0 = tqmf_q1;

assign sext_ln267_1_fu_1426_p1 = sext_ln267_1_fu_1426_p0;

assign sext_ln267_2_fu_1823_p1 = $signed(sub_ln266_reg_5120);

assign sext_ln267_3_fu_1431_p0 = tqmf_q0;

assign sext_ln267_3_fu_1431_p1 = sext_ln267_3_fu_1431_p0;

assign sext_ln267_4_fu_1834_p1 = $signed(shl_ln266_2_fu_1826_p3);

assign sext_ln267_5_fu_1496_p0 = tqmf_q0;

assign sext_ln267_5_fu_1496_p1 = sext_ln267_5_fu_1496_p0;

assign sext_ln267_6_fu_1501_p0 = tqmf_q1;

assign sext_ln267_6_fu_1501_p1 = sext_ln267_6_fu_1501_p0;

assign sext_ln267_8_fu_1617_p0 = tqmf_q1;

assign sext_ln267_8_fu_1617_p1 = sext_ln267_8_fu_1617_p0;

assign sext_ln267_9_fu_1647_p1 = $signed(mul_ln266_3_reg_5073);

assign sext_ln267_fu_1274_p1 = reg_978;

assign sext_ln270_1_fu_1850_p1 = $signed(add_ln270_reg_5125);

assign sext_ln270_2_fu_1870_p1 = $signed(add_ln270_5_fu_1864_p2);

assign sext_ln270_3_fu_1874_p1 = $signed(add_ln270_6_reg_5038);

assign sext_ln270_4_fu_1888_p1 = $signed(add_ln270_8_fu_1882_p2);

assign sext_ln270_fu_1596_p1 = $signed(tmp35_reg_4966);

assign sext_ln271_1_fu_1796_p1 = $signed(shl_ln271_1_fu_1788_p3);

assign sext_ln271_2_fu_1806_p1 = $signed(sub_ln271_fu_1800_p2);

assign sext_ln271_3_fu_1898_p1 = $signed(add_ln271_reg_5130);

assign sext_ln271_4_fu_1912_p1 = $signed(add_ln271_3_fu_1906_p2);

assign sext_ln271_5_fu_1916_p1 = $signed(add_ln271_5_reg_5043);

assign sext_ln271_6_fu_1919_p1 = $signed(add_ln271_6_reg_5135);

assign sext_ln271_fu_1784_p1 = $signed(shl_ln3_fu_1776_p3);

assign sext_ln303_1_fu_3796_p1 = trunc_ln6_reg_5508;

assign sext_ln364_1_fu_2934_p1 = trunc_ln8_fu_2923_p4;

assign sext_ln587_1_fu_1148_p0 = delay_bpl_q1;

assign sext_ln587_1_fu_1148_p1 = sext_ln587_1_fu_1148_p0;

assign sext_ln587_3_fu_1153_p0 = delay_dltx_q1;

assign sext_ln587_3_fu_1153_p1 = sext_ln587_3_fu_1153_p0;

assign sext_ln587_4_fu_1194_p0 = delay_bph_q1;

assign sext_ln587_4_fu_1194_p1 = sext_ln587_4_fu_1194_p0;

assign sext_ln587_5_fu_1198_p0 = delay_bph_q1;

assign sext_ln587_5_fu_1198_p1 = sext_ln587_5_fu_1198_p0;

assign sext_ln587_7_fu_1203_p0 = delay_dhx_q1;

assign sext_ln587_7_fu_1203_p1 = sext_ln587_7_fu_1203_p0;

assign sext_ln587_fu_3772_p1 = delay_bpl_load_reg_4611;

assign sext_ln589_11_fu_1303_p0 = delay_dltx_q0;

assign sext_ln589_11_fu_1303_p1 = sext_ln589_11_fu_1303_p0;

assign sext_ln589_12_fu_4242_p1 = delay_bpl_load_4_reg_4745;

assign sext_ln589_13_fu_1308_p0 = delay_bpl_q0;

assign sext_ln589_13_fu_1308_p1 = sext_ln589_13_fu_1308_p0;

assign sext_ln589_15_fu_1313_p0 = delay_dltx_q1;

assign sext_ln589_15_fu_1313_p1 = sext_ln589_15_fu_1313_p0;

assign sext_ln589_16_fu_3980_p1 = delay_bpl_load_5_reg_4878;

assign sext_ln589_17_fu_1454_p0 = delay_bpl_q0;

assign sext_ln589_17_fu_1454_p1 = sext_ln589_17_fu_1454_p0;

assign sext_ln589_19_fu_1459_p0 = delay_dltx_q0;

assign sext_ln589_19_fu_1459_p1 = sext_ln589_19_fu_1459_p0;

assign sext_ln589_1_fu_1444_p0 = delay_bpl_q1;

assign sext_ln589_1_fu_1444_p1 = sext_ln589_1_fu_1444_p0;

assign sext_ln589_20_fu_3057_p1 = delay_bph_load_1_reg_4904;

assign sext_ln589_21_fu_1470_p0 = delay_bph_q1;

assign sext_ln589_21_fu_1470_p1 = sext_ln589_21_fu_1470_p0;

assign sext_ln589_23_fu_1475_p0 = delay_dhx_q1;

assign sext_ln589_23_fu_1475_p1 = sext_ln589_23_fu_1475_p0;

assign sext_ln589_24_fu_1208_p0 = delay_bph_q0;

assign sext_ln589_24_fu_1208_p1 = sext_ln589_24_fu_1208_p0;

assign sext_ln589_25_fu_1212_p0 = delay_bph_q0;

assign sext_ln589_25_fu_1212_p1 = sext_ln589_25_fu_1212_p0;

assign sext_ln589_27_fu_1217_p0 = delay_dhx_q0;

assign sext_ln589_27_fu_1217_p1 = sext_ln589_27_fu_1217_p0;

assign sext_ln589_28_fu_1350_p0 = delay_bph_q1;

assign sext_ln589_28_fu_1350_p1 = sext_ln589_28_fu_1350_p0;

assign sext_ln589_29_fu_1354_p0 = delay_bph_q1;

assign sext_ln589_29_fu_1354_p1 = sext_ln589_29_fu_1354_p0;

assign sext_ln589_31_fu_1359_p0 = delay_dhx_q0;

assign sext_ln589_31_fu_1359_p1 = sext_ln589_31_fu_1359_p0;

assign sext_ln589_32_fu_1364_p0 = delay_bph_q0;

assign sext_ln589_32_fu_1364_p1 = sext_ln589_32_fu_1364_p0;

assign sext_ln589_33_fu_1368_p0 = delay_bph_q0;

assign sext_ln589_33_fu_1368_p1 = sext_ln589_33_fu_1368_p0;

assign sext_ln589_35_fu_1373_p0 = delay_dhx_q1;

assign sext_ln589_35_fu_1373_p1 = sext_ln589_35_fu_1373_p0;

assign sext_ln589_36_fu_3307_p1 = delay_bph_load_5_reg_4925;

assign sext_ln589_37_fu_1480_p0 = delay_bph_q0;

assign sext_ln589_37_fu_1480_p1 = sext_ln589_37_fu_1480_p0;

assign sext_ln589_39_fu_1485_p0 = delay_dhx_q0;

assign sext_ln589_39_fu_1485_p1 = sext_ln589_39_fu_1485_p0;

assign sext_ln589_3_fu_1449_p0 = delay_dltx_q1;

assign sext_ln589_3_fu_1449_p1 = sext_ln589_3_fu_1449_p0;

assign sext_ln589_4_fu_3974_p1 = delay_bpl_load_2_reg_4633;

assign sext_ln589_5_fu_1158_p0 = delay_bpl_q0;

assign sext_ln589_5_fu_1158_p1 = sext_ln589_5_fu_1158_p0;

assign sext_ln589_7_fu_1163_p0 = delay_dltx_q0;

assign sext_ln589_7_fu_1163_p1 = sext_ln589_7_fu_1163_p0;

assign sext_ln589_8_fu_3977_p1 = delay_bpl_load_3_reg_4723;

assign sext_ln589_9_fu_1298_p0 = delay_bpl_q1;

assign sext_ln589_9_fu_1298_p1 = sext_ln589_9_fu_1298_p0;

assign sext_ln589_fu_3778_p1 = delay_bpl_load_1_reg_4857;

assign sext_ln600_1_fu_1339_p0 = al1_i;

assign sext_ln600_1_fu_1339_p1 = sext_ln600_1_fu_1339_p0;

assign sext_ln600_2_fu_1184_p1 = $signed(pl2_fu_1176_p3);

assign sext_ln600_3_fu_1100_p1 = $signed(pl_2_fu_1092_p3);

assign sext_ln600_4_fu_1105_p0 = ah1_i;

assign sext_ln600_4_fu_1105_p1 = sext_ln600_4_fu_1105_p0;

assign sext_ln600_5_fu_1118_p1 = $signed(pl2_1_fu_1110_p3);

assign sext_ln600_fu_1334_p1 = $signed(pl_fu_1326_p3);

assign sext_ln602_1_fu_3568_p1 = ah1_load_reg_4567;

assign sext_ln602_fu_4404_p1 = al1_load_reg_4766;

assign sext_ln604_1_fu_1189_p0 = al2_i;

assign sext_ln604_1_fu_1189_p1 = sext_ln604_1_fu_1189_p0;

assign sext_ln604_2_fu_3412_p1 = ah2_load_reg_4575;

assign sext_ln604_3_fu_1123_p0 = ah2_i;

assign sext_ln604_3_fu_1123_p1 = sext_ln604_3_fu_1123_p0;

assign sext_ln604_fu_4294_p1 = al2_load_reg_4654;

assign sext_ln613_1_fu_3290_p1 = $signed(decis_28_fu_3280_p4);

assign sext_ln613_fu_2557_p1 = $signed(decis_17_fu_2547_p4);

assign sext_ln636_fu_3802_p1 = add_ln640_reg_5516;

assign sext_ln639_fu_3799_p1 = trunc_ln6_reg_5508;

assign sext_ln640_1_fu_3710_p1 = $signed(wl_code_table_q0);

assign sext_ln640_fu_3706_p1 = $signed(trunc_ln7_fu_3696_p4);

assign sext_ln679_10_fu_3357_p1 = $signed(mul_ln679_9_reg_5386);

assign sext_ln679_11_fu_3415_p1 = $signed(mul_ln679_10_reg_5391);

assign sext_ln679_12_fu_3381_p1 = $signed(mul_ln679_11_reg_5396);

assign sext_ln679_1_fu_4108_p1 = $signed(mul_ln679_1_reg_5557);

assign sext_ln679_2_fu_4133_p1 = $signed(mul_ln679_2_reg_5562);

assign sext_ln679_3_fu_4158_p1 = $signed(mul_ln679_3_reg_5567);

assign sext_ln679_4_fu_4269_p1 = $signed(mul_ln679_4_reg_5572);

assign sext_ln679_5_fu_4183_p1 = $signed(mul_ln679_5_reg_5577);

assign sext_ln679_6_fu_3128_p1 = trunc_ln8_reg_5337;

assign sext_ln679_7_fu_3137_p1 = $signed(mul_ln679_6_fu_3131_p2);

assign sext_ln679_8_fu_3168_p1 = $signed(mul_ln679_7_fu_3162_p2);

assign sext_ln679_9_fu_3333_p1 = $signed(mul_ln679_8_reg_5381);

assign sext_ln679_fu_4083_p1 = $signed(mul_ln679_reg_5552);

assign sext_ln702_1_fu_3446_p1 = $signed(wd2_1_fu_3439_p3);

assign sext_ln702_fu_4304_p1 = $signed(wd2_fu_4297_p3);

assign sext_ln705_1_fu_4221_p0 = plt1_i;

assign sext_ln705_1_fu_4221_p1 = sext_ln705_1_fu_4221_p0;

assign sext_ln705_2_fu_3226_p1 = add_ln373_reg_5352;

assign sext_ln705_3_fu_3231_p0 = ph1_i;

assign sext_ln705_3_fu_3231_p1 = sext_ln705_3_fu_3231_p0;

assign sext_ln705_fu_4216_p1 = add_ln313_reg_5532;

assign sext_ln707_1_fu_3465_p1 = $signed(tmp_7_fu_3456_p4);

assign sext_ln707_fu_4323_p1 = $signed(tmp_4_fu_4314_p4);

assign sext_ln708_1_fu_3236_p0 = ph2_i;

assign sext_ln708_1_fu_3236_p1 = sext_ln708_1_fu_3236_p0;

assign sext_ln708_2_fu_4344_p1 = $signed(select_ln705_fu_4337_p3);

assign sext_ln708_3_fu_3486_p1 = $signed(select_ln705_1_fu_3479_p3);

assign sext_ln708_fu_4226_p0 = plt2_i;

assign sext_ln708_fu_4226_p1 = sext_ln708_fu_4226_p0;

assign sext_ln716_1_fu_4375_p1 = $signed(trunc_ln4_fu_4365_p4);

assign sext_ln716_2_fu_3497_p1 = $signed(shl_ln716_1_fu_3490_p3);

assign sext_ln716_3_fu_3517_p1 = $signed(trunc_ln716_1_fu_3507_p4);

assign sext_ln716_fu_4355_p1 = $signed(shl_ln8_fu_4348_p3);

assign sext_ln734_1_fu_3608_p1 = $signed(shl_ln734_1_fu_3601_p3);

assign sext_ln734_fu_4444_p1 = $signed(shl_ln9_fu_4437_p3);

assign sext_ln735_1_fu_3628_p1 = $signed(trunc_ln734_1_fu_3618_p4);

assign sext_ln735_fu_4464_p1 = $signed(trunc_ln5_fu_4454_p4);

assign sext_ln747_1_fu_3748_p1 = apl1_6_fu_3742_p2;

assign sext_ln747_fu_4515_p1 = apl1_2_fu_4509_p2;

assign sext_ln756_fu_2942_p1 = add_ln760_reg_5322;

assign sext_ln758_fu_2860_p1 = $signed(wd_1_fu_2850_p4);

assign sext_ln759_fu_2938_p1 = trunc_ln8_fu_2923_p4;

assign sext_ln760_fu_2878_p1 = $signed(tmp_2_fu_2864_p6);

assign shl_ln10_fu_2832_p3 = {{nbh_i}, {7'd0}};

assign shl_ln1_fu_1704_p3 = {{tqmf_load_4_reg_5098}, {6'd0}};

assign shl_ln261_1_fu_1686_p1 = reg_972;

assign shl_ln261_1_fu_1686_p3 = {{shl_ln261_1_fu_1686_p1}, {2'd0}};

assign shl_ln266_1_fu_1715_p3 = {{tqmf_load_4_reg_5098}, {4'd0}};

assign shl_ln266_2_fu_1826_p3 = {{tqmf_q1}, {7'd0}};

assign shl_ln267_1_fu_1732_p3 = {{tqmf_q1}, {6'd0}};

assign shl_ln267_2_fu_1744_p3 = {{tqmf_q1}, {4'd0}};

assign shl_ln271_1_fu_1788_p3 = {{tqmf_q0}, {2'd0}};

assign shl_ln2_fu_1838_p3 = {{tqmf_q0}, {7'd0}};

assign shl_ln3_fu_1776_p3 = {{tqmf_q0}, {4'd0}};

assign shl_ln4_fu_2055_p3 = {{detl_load_reg_4546}, {9'd0}};

assign shl_ln5_fu_3678_p3 = {{nbl_i}, {7'd0}};

assign shl_ln620_1_fu_2066_p3 = {{detl_load_reg_4546}, {6'd0}};

assign shl_ln620_2_fu_2519_p3 = {{detl_load_reg_4546}, {13'd0}};

assign shl_ln620_3_fu_2530_p3 = {{detl_load_reg_4546}, {3'd0}};

assign shl_ln620_4_fu_3263_p3 = {{detl_load_reg_4546}, {15'd0}};

assign shl_ln657_1_fu_3090_p3 = {{wd3_8_fu_3084_p2}, {3'd0}};

assign shl_ln672_10_fu_3310_p3 = {{delay_bph_load_5_reg_4925}, {8'd0}};

assign shl_ln672_1_fu_3903_p3 = {{delay_bpl_load_1_reg_4857}, {8'd0}};

assign shl_ln672_2_fu_4012_p3 = {{delay_bpl_load_2_reg_4633}, {8'd0}};

assign shl_ln672_3_fu_4036_p3 = {{delay_bpl_load_3_reg_4723}, {8'd0}};

assign shl_ln672_4_fu_4245_p3 = {{delay_bpl_load_4_reg_4745}, {8'd0}};

assign shl_ln672_5_fu_4060_p3 = {{delay_bpl_load_5_reg_4878}, {8'd0}};

assign shl_ln672_6_fu_1222_p1 = delay_bph_q1;

assign shl_ln672_6_fu_1222_p3 = {{shl_ln672_6_fu_1222_p1}, {8'd0}};

assign shl_ln672_7_fu_3104_p3 = {{delay_bph_load_1_reg_4904}, {8'd0}};

assign shl_ln672_8_fu_1246_p1 = delay_bph_q0;

assign shl_ln672_8_fu_1246_p3 = {{shl_ln672_8_fu_1246_p1}, {8'd0}};

assign shl_ln672_9_fu_1378_p1 = delay_bph_q1;

assign shl_ln672_9_fu_1378_p3 = {{shl_ln672_9_fu_1378_p1}, {8'd0}};

assign shl_ln672_s_fu_1402_p1 = delay_bph_q0;

assign shl_ln672_s_fu_1402_p3 = {{shl_ln672_s_fu_1402_p1}, {8'd0}};

assign shl_ln6_fu_3998_p3 = {{wd3_fu_3992_p2}, {3'd0}};

assign shl_ln716_1_fu_3490_p3 = {{ah2_load_reg_4575}, {7'd0}};

assign shl_ln734_1_fu_3601_p3 = {{ah1_load_reg_4567}, {8'd0}};

assign shl_ln7_fu_3879_p3 = {{delay_bpl_load_reg_4611}, {8'd0}};

assign shl_ln8_fu_4348_p3 = {{al2_load_reg_4654}, {7'd0}};

assign shl_ln9_fu_4437_p3 = {{al1_load_reg_4766}, {8'd0}};

assign shl_ln_fu_1674_p1 = reg_972;

assign shl_ln_fu_1674_p3 = {{shl_ln_fu_1674_p1}, {4'd0}};

assign sub_ln266_fu_1726_p2 = ($signed(sext_ln266_2_fu_1711_p1) - $signed(sext_ln266_3_fu_1722_p1));

assign sub_ln267_fu_1756_p2 = ($signed(sext_ln267_13_fu_1740_p1) - $signed(sext_ln267_14_fu_1752_p1));

assign sub_ln271_fu_1800_p2 = ($signed(sext_ln271_fu_1784_p1) - $signed(sext_ln271_1_fu_1796_p1));

assign sub_ln282_fu_1943_p2 = (xa_2_reg_5140 - xb_reg_5146);

assign sub_ln296_fu_1975_p2 = (trunc_ln_fu_1947_p4 - add_ln295_fu_1967_p2);

assign sub_ln347_fu_1997_p2 = (trunc_ln1_fu_1957_p4 - add_ln345_fu_1989_p2);

assign sub_ln620_1_fu_3274_p2 = (zext_ln620_12_fu_3270_p1 - zext_ln620_4_fu_3252_p1);

assign sub_ln620_fu_2541_p2 = (zext_ln620_10_fu_2526_p1 - zext_ln620_11_fu_2537_p1);

assign sub_ln639_fu_3690_p2 = (zext_ln639_1_fu_3686_p1 - zext_ln639_fu_3674_p1);

assign sub_ln656_1_fu_3075_p2 = ($signed(4'd11) - $signed(trunc_ln653_1_reg_5342));

assign sub_ln656_1cast_fu_3080_p1 = sub_ln656_1_fu_3075_p2;

assign sub_ln656_fu_3983_p2 = ($signed(4'd9) - $signed(trunc_ln9_reg_5522));

assign sub_ln656cast_fu_3988_p1 = sub_ln656_fu_3983_p2;

assign sub_ln672_10_fu_1410_p2 = ($signed(shl_ln672_s_fu_1402_p3) - $signed(sext_ln589_32_fu_1364_p1));

assign sub_ln672_11_fu_3317_p2 = ($signed(shl_ln672_10_fu_3310_p3) - $signed(sext_ln589_36_fu_3307_p1));

assign sub_ln672_1_fu_3910_p2 = ($signed(shl_ln672_1_fu_3903_p3) - $signed(sext_ln589_fu_3778_p1));

assign sub_ln672_2_fu_4019_p2 = ($signed(shl_ln672_2_fu_4012_p3) - $signed(sext_ln589_4_fu_3974_p1));

assign sub_ln672_3_fu_4043_p2 = ($signed(shl_ln672_3_fu_4036_p3) - $signed(sext_ln589_8_fu_3977_p1));

assign sub_ln672_4_fu_4252_p2 = ($signed(shl_ln672_4_fu_4245_p3) - $signed(sext_ln589_12_fu_4242_p1));

assign sub_ln672_5_fu_4067_p2 = ($signed(shl_ln672_5_fu_4060_p3) - $signed(sext_ln589_16_fu_3980_p1));

assign sub_ln672_6_fu_1230_p2 = ($signed(shl_ln672_6_fu_1222_p3) - $signed(sext_ln587_4_fu_1194_p1));

assign sub_ln672_7_fu_3111_p2 = ($signed(shl_ln672_7_fu_3104_p3) - $signed(sext_ln589_20_fu_3057_p1));

assign sub_ln672_8_fu_1254_p2 = ($signed(shl_ln672_8_fu_1246_p3) - $signed(sext_ln589_24_fu_1208_p1));

assign sub_ln672_9_fu_1386_p2 = ($signed(shl_ln672_9_fu_1378_p3) - $signed(sext_ln589_28_fu_1350_p1));

assign sub_ln672_fu_3886_p2 = ($signed(shl_ln7_fu_3879_p3) - $signed(sext_ln587_fu_3772_p1));

assign sub_ln706_1_fu_3450_p2 = ($signed(19'd0) - $signed(sext_ln702_1_fu_3446_p1));

assign sub_ln706_fu_4308_p2 = ($signed(19'd0) - $signed(sext_ln702_fu_4304_p1));

assign sub_ln716_1_fu_3501_p2 = ($signed(sext_ln716_2_fu_3497_p1) - $signed(sext_ln604_2_fu_3412_p1));

assign sub_ln716_fu_4359_p2 = ($signed(sext_ln716_fu_4355_p1) - $signed(sext_ln604_fu_4294_p1));

assign sub_ln734_1_fu_3612_p2 = ($signed(sext_ln734_1_fu_3608_p1) - $signed(sext_ln602_1_fu_3568_p1));

assign sub_ln734_fu_4448_p2 = ($signed(sext_ln734_fu_4444_p1) - $signed(sext_ln602_fu_4404_p1));

assign sub_ln759_fu_2844_p2 = (zext_ln759_1_fu_2840_p1 - zext_ln759_fu_2828_p1);

assign tmp34_fu_1292_p2 = ($signed(tqmf_load_22_cast_fu_1288_p1) + $signed(sext_ln267_fu_1274_p1));

assign tmp_10_fu_4111_p3 = sext_ln679_1_fu_4108_p1[32'd63];

assign tmp_11_fu_4136_p3 = sext_ln679_2_fu_4133_p1[32'd63];

assign tmp_12_fu_4161_p3 = sext_ln679_3_fu_4158_p1[32'd63];

assign tmp_13_fu_4272_p3 = sext_ln679_4_fu_4269_p1[32'd63];

assign tmp_14_fu_4186_p3 = sext_ln679_5_fu_4183_p1[32'd63];

assign tmp_18_fu_2945_p3 = sext_ln756_fu_2942_p1[32'd31];

assign tmp_19_fu_3141_p3 = sext_ln679_7_fu_3137_p1[32'd63];

assign tmp_20_fu_3172_p3 = sext_ln679_8_fu_3168_p1[32'd63];

assign tmp_21_fu_3336_p3 = sext_ln679_9_fu_3333_p1[32'd63];

assign tmp_22_fu_3360_p3 = sext_ln679_10_fu_3357_p1[32'd63];

assign tmp_23_fu_3418_p3 = sext_ln679_11_fu_3415_p1[32'd63];

assign tmp_24_fu_3384_p3 = sext_ln679_12_fu_3381_p1[32'd63];

assign tmp_4_fu_4314_p4 = {{al1_load_reg_4766[15:5]}};

assign tmp_5_fu_4327_p4 = {{sub_ln706_fu_4308_p2[18:7]}};

assign tmp_6_fu_3805_p3 = sext_ln636_fu_3802_p1[32'd31];

assign tmp_7_fu_3456_p4 = {{ah1_load_reg_4567[15:5]}};

assign tmp_8_fu_3469_p4 = {{sub_ln706_1_fu_3450_p2[18:7]}};

assign tmp_9_fu_4086_p3 = sext_ln679_fu_4083_p1[32'd63];

assign tmp_fu_1282_p2 = ($signed(tqmf_load_21_cast_fu_1278_p1) + $signed(sext_ln266_fu_1270_p1));

assign tqmf_load_21_cast_fu_1278_p0 = tqmf_q0;

assign tqmf_load_21_cast_fu_1278_p1 = tqmf_load_21_cast_fu_1278_p0;

assign tqmf_load_22_cast_fu_1288_p0 = tqmf_q1;

assign tqmf_load_22_cast_fu_1288_p1 = tqmf_load_22_cast_fu_1288_p0;

assign trunc_ln1_fu_1957_p4 = {{sub_ln282_fu_1943_p2[46:15]}};

assign trunc_ln296_fu_1971_p1 = add_ln295_fu_1967_p2[30:0];

assign trunc_ln347_fu_1993_p1 = add_ln345_fu_1989_p2[30:0];

assign trunc_ln4_fu_4365_p4 = {{sub_ln716_fu_4359_p2[22:7]}};

assign trunc_ln5_fu_4454_p4 = {{sub_ln734_fu_4448_p2[24:8]}};

assign trunc_ln636_fu_3820_p1 = select_ln641_fu_3813_p3[14:0];

assign trunc_ln703_1_fu_3577_p1 = apl2_4_fu_3571_p3[14:0];

assign trunc_ln703_fu_4413_p1 = apl2_1_fu_4407_p3[14:0];

assign trunc_ln716_1_fu_3507_p4 = {{sub_ln716_1_fu_3501_p2[22:7]}};

assign trunc_ln733_1_fu_3738_p1 = apl1_5_fu_3731_p3[15:0];

assign trunc_ln733_fu_4505_p1 = apl1_1_fu_4498_p3[15:0];

assign trunc_ln734_1_fu_3618_p4 = {{sub_ln734_1_fu_3612_p2[24:8]}};

assign trunc_ln756_fu_2960_p1 = select_ln761_fu_2953_p3[14:0];

assign trunc_ln7_fu_3696_p4 = {{sub_ln639_fu_3690_p2[22:7]}};

assign trunc_ln8_fu_2923_p4 = {{mul_ln364_fu_2917_p2[28:15]}};

assign trunc_ln_fu_1947_p4 = {{add_ln281_fu_1939_p2[46:15]}};

assign wd1_1_fu_2984_p4 = {{select_ln763_fu_2970_p3[10:6]}};

assign wd1_fu_3844_p4 = {{select_ln643_fu_3830_p3[10:6]}};

assign wd2_1_fu_3439_p3 = {{ah1_load_reg_4567}, {2'd0}};

assign wd2_fu_4297_p3 = {{al1_load_reg_4766}, {2'd0}};

assign wd3_13_fu_3323_p4 = {{sub_ln672_11_fu_3317_p2[39:8]}};

assign wd3_14_fu_3117_p4 = {{sub_ln672_7_fu_3111_p2[39:8]}};

assign wd3_15_fu_3645_p2 = (15'd15360 - apl2_5_fu_3587_p3);

assign wd3_3_fu_4025_p4 = {{sub_ln672_2_fu_4019_p2[39:8]}};

assign wd3_4_fu_4049_p4 = {{sub_ln672_3_fu_4043_p2[39:8]}};

assign wd3_5_fu_4258_p4 = {{sub_ln672_4_fu_4252_p2[39:8]}};

assign wd3_6_fu_4073_p4 = {{sub_ln672_5_fu_4067_p2[39:8]}};

assign wd3_7_fu_4481_p2 = (15'd15360 - apl2_2_fu_4423_p3);

assign wd3_8_fu_3084_p2 = ilb_table_q0 >> sub_ln656_1cast_fu_3080_p1;

assign wd3_fu_3992_p2 = ilb_table_q0 >> sub_ln656cast_fu_3988_p1;

assign wd_1_fu_2850_p4 = {{sub_ln759_fu_2844_p2[22:7]}};

assign wl_code_table_address0 = zext_ln303_fu_3562_p1;

assign xa_2_fu_1892_p2 = ($signed(sext_ln270_4_fu_1888_p1) + $signed(add_ln270_3_fu_1853_p2));

assign xa_fu_1698_p2 = ($signed(sext_ln261_fu_1682_p1) - $signed(sext_ln261_1_fu_1694_p1));

assign xb_fu_1933_p2 = ($signed(add_ln271_8_fu_1927_p2) + $signed(sext_ln271_4_fu_1912_p1));

assign zext_ln303_fu_3562_p1 = lshr_ln_fu_3552_p4;

assign zext_ln359_2_fu_2781_p1 = decis_29_fu_2772_p4;

assign zext_ln613_10_fu_2327_p1 = decis_s_fu_2317_p4;

assign zext_ln613_11_fu_2353_p1 = decis_10_fu_2343_p4;

assign zext_ln613_12_fu_2379_p1 = decis_11_fu_2369_p4;

assign zext_ln613_13_fu_2405_p1 = decis_12_fu_2395_p4;

assign zext_ln613_14_fu_2431_p1 = decis_13_fu_2421_p4;

assign zext_ln613_15_fu_2457_p1 = decis_14_fu_2447_p4;

assign zext_ln613_16_fu_2483_p1 = decis_15_fu_2473_p4;

assign zext_ln613_17_fu_2509_p1 = decis_16_fu_2499_p4;

assign zext_ln613_18_fu_2583_p1 = decis_18_fu_2573_p4;

assign zext_ln613_19_fu_2609_p1 = decis_19_fu_2599_p4;

assign zext_ln613_1_fu_2093_p1 = decis_1_fu_2083_p4;

assign zext_ln613_20_fu_2635_p1 = decis_20_fu_2625_p4;

assign zext_ln613_21_fu_2661_p1 = decis_21_fu_2651_p4;

assign zext_ln613_22_fu_2687_p1 = decis_22_fu_2677_p4;

assign zext_ln613_23_fu_2713_p1 = decis_23_fu_2703_p4;

assign zext_ln613_24_fu_2739_p1 = decis_24_fu_2729_p4;

assign zext_ln613_25_fu_2888_p1 = decis_25_reg_5307;

assign zext_ln613_26_fu_3031_p1 = decis_26_reg_5332;

assign zext_ln613_27_fu_3255_p1 = decis_27_reg_5366;

assign zext_ln613_2_fu_2119_p1 = decis_2_fu_2109_p4;

assign zext_ln613_3_fu_2145_p1 = decis_3_fu_2135_p4;

assign zext_ln613_4_fu_2171_p1 = decis_4_fu_2161_p4;

assign zext_ln613_5_fu_2197_p1 = decis_5_fu_2187_p4;

assign zext_ln613_6_fu_2223_p1 = decis_6_fu_2213_p4;

assign zext_ln613_7_fu_2249_p1 = decis_7_fu_2239_p4;

assign zext_ln613_8_fu_2275_p1 = decis_8_fu_2265_p4;

assign zext_ln613_9_fu_2301_p1 = decis_9_fu_2291_p4;

assign zext_ln613_fu_2046_p1 = decis_reg_4562;

assign zext_ln620_10_fu_2526_p1 = shl_ln620_2_fu_2519_p3;

assign zext_ln620_11_fu_2537_p1 = shl_ln620_3_fu_2530_p3;

assign zext_ln620_12_fu_3270_p1 = shl_ln620_4_fu_3263_p3;

assign zext_ln620_1_fu_2031_p1 = detl_load_reg_4546;

assign zext_ln620_2_fu_2034_p1 = detl_load_reg_4546;

assign zext_ln620_3_fu_2037_p1 = detl_load_reg_4546;

assign zext_ln620_4_fu_3252_p1 = detl_load_reg_4546;

assign zext_ln620_5_fu_2040_p1 = detl_load_reg_4546;

assign zext_ln620_8_fu_2062_p1 = shl_ln4_fu_2055_p3;

assign zext_ln620_9_fu_2073_p1 = shl_ln620_1_fu_2066_p3;

assign zext_ln620_fu_2028_p1 = detl_load_reg_4546;

assign zext_ln628_fu_3406_p1 = ap_phi_reg_pp0_iter0_mil_02_i_reg_710;

assign zext_ln639_1_fu_3686_p1 = shl_ln5_fu_3678_p3;

assign zext_ln639_fu_3674_p1 = nbl_i;

assign zext_ln656_1_fu_3004_p1 = wd1_1_fu_2984_p4;

assign zext_ln656_fu_3864_p1 = wd1_fu_3844_p4;

assign zext_ln733_1_fu_4490_p1 = wd3_7_reg_5650;

assign zext_ln733_2_fu_3720_p1 = wd3_15_reg_5502;

assign zext_ln733_3_fu_3723_p1 = wd3_15_reg_5502;

assign zext_ln733_fu_4487_p1 = wd3_7_reg_5650;

assign zext_ln759_1_fu_2840_p1 = shl_ln10_fu_2832_p3;

assign zext_ln759_fu_2828_p1 = nbh_i;

assign zl_1_fu_1531_p2 = (add_ln589_3_fu_1525_p2 + add_ln589_1_fu_1516_p2);

assign zl_3_fu_1562_p2 = (add_ln589_8_fu_1556_p2 + add_ln589_6_fu_1547_p2);

always @ (posedge ap_clk) begin
    xa_reg_5115[1:0] <= 2'b00;
    sub_ln266_reg_5120[3:0] <= 4'b0000;
    zext_ln620_reg_5197[29:15] <= 15'b000000000000000;
    zext_ln620_4_reg_5417[30:15] <= 16'b0000000000000000;
end

endmodule //adpcm_main_encode
