
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000003 cycles: 2614593 heartbeat IPC: 3.82469 cumulative IPC: 3.82469 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5224008 heartbeat IPC: 3.83228 cumulative IPC: 3.82848 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6529312 (Simulation time: 0 hr 1 min 9 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 31496354 heartbeat IPC: 0.380628 cumulative IPC: 0.200264 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 81246326 heartbeat IPC: 0.201005 cumulative IPC: 0.200757 (Simulation time: 0 hr 5 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 132053195 heartbeat IPC: 0.196824 cumulative IPC: 0.199165 (Simulation time: 0 hr 8 min 13 sec) 
Finished CPU 0 instructions: 25000002 cycles: 125523884 cumulative IPC: 0.199165 (Simulation time: 0 hr 8 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.199165 instructions: 25000002 cycles: 125523884
cpu0_DTLB TOTAL     ACCESS:    4450012  HIT:    4415965  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981839  HIT:    1977218  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2468173  HIT:    2438747  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 561.7 cycles
cpu0_ITLB TOTAL     ACCESS:     472920  HIT:     472920  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472920  HIT:     472920  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     550531  HIT:     550531  MISS:          0
cpu0_L1I LOAD      ACCESS:     550531  HIT:     550531  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1018.35 cycles
cpu0_L1D TOTAL     ACCESS:    5918496  HIT:    3967925  MISS:    1950571
cpu0_L1D LOAD      ACCESS:    1405780  HIT:    1110228  MISS:     295552
cpu0_L1D RFO       ACCESS:    4495187  HIT:    2840177  MISS:    1655010
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17529  HIT:      17520  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 816.617 cycles
cpu0_L2C TOTAL     ACCESS:    3729893  HIT:    2393525  MISS:    1336368
cpu0_L2C LOAD      ACCESS:     295552  HIT:          3  MISS:     295549
cpu0_L2C RFO       ACCESS:    1655010  HIT:     733315  MISS:     921695
cpu0_L2C PREFETCH  ACCESS:     124283  HIT:       5224  MISS:     119059
cpu0_L2C WRITEBACK ACCESS:    1655039  HIT:    1654983  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     224490  ISSUED:     224490  USEFUL:       5224  USELESS:     114180
cpu0_L2C AVERAGE MISS LATENCY: 1299.19 cycles
LLC TOTAL     ACCESS:    2350838  HIT:     960780  MISS:    1390058
LLC LOAD      ACCESS:     295549  HIT:         36  MISS:     295513
LLC RFO       ACCESS:     921640  HIT:      35063  MISS:     886577
LLC PREFETCH  ACCESS:     212323  HIT:       4415  MISS:     207908
LLC WRITEBACK ACCESS:     921317  HIT:     921266  MISS:         51
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1348.47 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     135271  ROW_BUFFER_MISS:    1254736
 DBUS AVG_CONGESTED_CYCLE:    3.99775
 WQ ROW_BUFFER_HIT:      10219  ROW_BUFFER_MISS:     876625  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.005
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

