head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.02.15.14.54.27;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2013.01.11.09.53.22;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@	* metag-dis.c: Initialize outf->bytes_per_chunk to 4
	which also makes the disassembler output be in little
	endian like it should be.

	* metag/labelarithmetic.d: Fix the expected disassembler
	output to be in little endian format
	* metag/metacore12.d: likewise
	* metag/metacore21.d: likewise
	* metag/metacore21ext.d: likewise
	* metag/metadsp21.d: likewise
	* metag/metadsp21ext.d: likewise
	* metag/metafpu.d: likewise
	* metag/metafpuext.d: likewise
	* metag/tls.d: likewise

	* ld-metag/pcrel.d: Fix the expected disassembler
	output to be in little endian format
	* ld-metag/shared.d: likewise
	* ld-metag/stub.d: likewise
	* ld-metag/stub_pic_app.d: likewise
	* ld-metag/stub_pic_shared.d: likewise
	* ld-metag/stub_shared.d: likewise
@
text
@#as: -mcpu=metac21
#objdump: -dr
#name: metacpu21ext

.*: +file format .*

Disassembly of section \.text:

00000000 <.text>:
.*:	60004640 	          MULD      D0Re0,D0Ar6,D0Ar2
.*:	c7c041ad 	          MOVL      RABZ,\[D0Ar6\+\+\]
.*:	c7c841cd 	          MOVL      RAWZ,\[D1Ar5\+\+\]
.*:	c7d081ad 	          MOVL      RADZ,\[D0Ar4\+\+\]
.*:	c7e081cd 	          MOVL      RABX,\[D1Ar3\+\+\]
.*:	c7e8c1ad 	          MOVL      RAWX,\[D0Ar2\+\+\]
.*:	c7f0c1cd 	          MOVL      RADX,\[D1Ar1\+\+\]
.*:	c7f901ad 	          MOVL      RAMX,\[D0FrT\+\+\]
.*:	c7f881ed 	          MOVL      RAMX,\[A0\.2\+\+\]
@


1.1
log
@oops - omitted from previous delta
@
text
@d10 9
a18 9
.*:	40 46 00 60 	          MULD      D0Re0,D0Ar6,D0Ar2
.*:	ad 41 c0 c7 	          MOVL      RABZ,\[D0Ar6\+\+\]
.*:	cd 41 c8 c7 	          MOVL      RAWZ,\[D1Ar5\+\+\]
.*:	ad 81 d0 c7 	          MOVL      RADZ,\[D0Ar4\+\+\]
.*:	cd 81 e0 c7 	          MOVL      RABX,\[D1Ar3\+\+\]
.*:	ad c1 e8 c7 	          MOVL      RAWX,\[D0Ar2\+\+\]
.*:	cd c1 f0 c7 	          MOVL      RADX,\[D1Ar1\+\+\]
.*:	ad 01 f9 c7 	          MOVL      RAMX,\[D0FrT\+\+\]
.*:	ed 81 f8 c7 	          MOVL      RAMX,\[A0\.2\+\+\]
@

