library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 5
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (2 downto 0);
begin
  o <= n2382_o;
  -- vhdl_source/peres.vhdl:13:17
  n2373_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2374_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2375_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2376_o <= n2374_o xor n2375_o;
  -- vhdl_source/peres.vhdl:15:17
  n2377_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2378_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2379_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2380_o <= n2378_o and n2379_o;
  -- vhdl_source/peres.vhdl:15:21
  n2381_o <= n2377_o xor n2380_o;
  n2382_o <= n2373_o & n2376_o & n2381_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1869 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1877 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1885 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1893 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1901 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1909 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1917 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1925 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1933 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1945 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1953 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1961 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1969 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1977 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1985 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1993 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2001 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (1 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2013 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic_vector (1 downto 0);
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2024 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (1 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2035 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2046 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (1 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2057 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2068 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2079 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (1 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2090 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2101 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2112 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2122 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2133 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2144 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2155 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2166 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic_vector (1 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2177 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2188 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2199 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2210 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2221 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2229 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2237 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2245 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2253 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2261 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2269 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2277 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2289 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2297 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2305 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2313 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2321 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2329 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2337 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2345 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2353 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (9 downto 0);
  signal n2359_o : std_logic_vector (9 downto 0);
  signal n2360_o : std_logic_vector (9 downto 0);
  signal n2361_o : std_logic_vector (9 downto 0);
  signal n2362_o : std_logic_vector (9 downto 0);
  signal n2363_o : std_logic_vector (9 downto 0);
  signal n2364_o : std_logic_vector (9 downto 0);
  signal n2365_o : std_logic_vector (9 downto 0);
  signal n2366_o : std_logic_vector (9 downto 0);
  signal n2367_o : std_logic_vector (9 downto 0);
  signal n2368_o : std_logic_vector (9 downto 0);
  signal n2369_o : std_logic_vector (9 downto 0);
  signal n2370_o : std_logic_vector (9 downto 0);
  signal n2371_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2358_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2359_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2360_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2361_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2362_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2363_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2364_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2365_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2366_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2367_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2368_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2369_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2370_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2371_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1866_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1867_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1869 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1868_o,
    o => gen1_n1_cnot1_j_o);
  n1872_o <= gen1_n1_cnot1_j_n1869 (1);
  n1873_o <= gen1_n1_cnot1_j_n1869 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1874_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1875_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1876_o <= n1874_o & n1875_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1877 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1876_o,
    o => gen1_n2_cnot1_j_o);
  n1880_o <= gen1_n2_cnot1_j_n1877 (1);
  n1881_o <= gen1_n2_cnot1_j_n1877 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1882_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1883_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1885 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1884_o,
    o => gen1_n3_cnot1_j_o);
  n1888_o <= gen1_n3_cnot1_j_n1885 (1);
  n1889_o <= gen1_n3_cnot1_j_n1885 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1890_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1891_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1893 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1892_o,
    o => gen1_n4_cnot1_j_o);
  n1896_o <= gen1_n4_cnot1_j_n1893 (1);
  n1897_o <= gen1_n4_cnot1_j_n1893 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1898_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1899_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1901 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1900_o,
    o => gen1_n5_cnot1_j_o);
  n1904_o <= gen1_n5_cnot1_j_n1901 (1);
  n1905_o <= gen1_n5_cnot1_j_n1901 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1906_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1907_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1908_o <= n1906_o & n1907_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1909 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1908_o,
    o => gen1_n6_cnot1_j_o);
  n1912_o <= gen1_n6_cnot1_j_n1909 (1);
  n1913_o <= gen1_n6_cnot1_j_n1909 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1914_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1915_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1916_o <= n1914_o & n1915_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1917 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1916_o,
    o => gen1_n7_cnot1_j_o);
  n1920_o <= gen1_n7_cnot1_j_n1917 (1);
  n1921_o <= gen1_n7_cnot1_j_n1917 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1922_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1923_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1925 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1924_o,
    o => gen1_n8_cnot1_j_o);
  n1928_o <= gen1_n8_cnot1_j_n1925 (1);
  n1929_o <= gen1_n8_cnot1_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1930_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1931_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1933 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1932_o,
    o => gen1_n9_cnot1_j_o);
  n1936_o <= gen1_n9_cnot1_j_n1933 (1);
  n1937_o <= gen1_n9_cnot1_j_n1933 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1938_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1939_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1940_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1941_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1942_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1943_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1945 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1944_o,
    o => gen2_n9_cnot2_j_o);
  n1948_o <= gen2_n9_cnot2_j_n1945 (1);
  n1949_o <= gen2_n9_cnot2_j_n1945 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1950_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1951_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1953 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1952_o,
    o => gen2_n8_cnot2_j_o);
  n1956_o <= gen2_n8_cnot2_j_n1953 (1);
  n1957_o <= gen2_n8_cnot2_j_n1953 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1958_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1959_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1961 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1960_o,
    o => gen2_n7_cnot2_j_o);
  n1964_o <= gen2_n7_cnot2_j_n1961 (1);
  n1965_o <= gen2_n7_cnot2_j_n1961 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1966_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1967_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1969 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1968_o,
    o => gen2_n6_cnot2_j_o);
  n1972_o <= gen2_n6_cnot2_j_n1969 (1);
  n1973_o <= gen2_n6_cnot2_j_n1969 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1974_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1975_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1977 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1976_o,
    o => gen2_n5_cnot2_j_o);
  n1980_o <= gen2_n5_cnot2_j_n1977 (1);
  n1981_o <= gen2_n5_cnot2_j_n1977 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1982_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1983_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1985 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1984_o,
    o => gen2_n4_cnot2_j_o);
  n1988_o <= gen2_n4_cnot2_j_n1985 (1);
  n1989_o <= gen2_n4_cnot2_j_n1985 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1990_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1991_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1993 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1992_o,
    o => gen2_n3_cnot2_j_o);
  n1996_o <= gen2_n3_cnot2_j_n1993 (1);
  n1997_o <= gen2_n3_cnot2_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1998_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1999_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2001 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2000_o,
    o => gen2_n2_cnot2_j_o);
  n2004_o <= gen2_n2_cnot2_j_n2001 (1);
  n2005_o <= gen2_n2_cnot2_j_n2001 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2006_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2007_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2008_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2009_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2010_o <= n2008_o & n2009_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2011_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2013 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2012_o,
    o => gen3_n1_ccnot3_j_o);
  n2016_o <= gen3_n1_ccnot3_j_n2013 (2);
  n2017_o <= gen3_n1_ccnot3_j_n2013 (1);
  n2018_o <= gen3_n1_ccnot3_j_n2013 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2019_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2020_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2021_o <= n2019_o & n2020_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2022_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2024 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2023_o,
    o => gen3_n2_ccnot3_j_o);
  n2027_o <= gen3_n2_ccnot3_j_n2024 (2);
  n2028_o <= gen3_n2_ccnot3_j_n2024 (1);
  n2029_o <= gen3_n2_ccnot3_j_n2024 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2030_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2031_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2033_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2035 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2034_o,
    o => gen3_n3_ccnot3_j_o);
  n2038_o <= gen3_n3_ccnot3_j_n2035 (2);
  n2039_o <= gen3_n3_ccnot3_j_n2035 (1);
  n2040_o <= gen3_n3_ccnot3_j_n2035 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2041_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2042_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2043_o <= n2041_o & n2042_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2044_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2046 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2045_o,
    o => gen3_n4_ccnot3_j_o);
  n2049_o <= gen3_n4_ccnot3_j_n2046 (2);
  n2050_o <= gen3_n4_ccnot3_j_n2046 (1);
  n2051_o <= gen3_n4_ccnot3_j_n2046 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2052_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2053_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2055_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2057 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2056_o,
    o => gen3_n5_ccnot3_j_o);
  n2060_o <= gen3_n5_ccnot3_j_n2057 (2);
  n2061_o <= gen3_n5_ccnot3_j_n2057 (1);
  n2062_o <= gen3_n5_ccnot3_j_n2057 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2063_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2064_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2066_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2067_o <= n2065_o & n2066_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2068 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2067_o,
    o => gen3_n6_ccnot3_j_o);
  n2071_o <= gen3_n6_ccnot3_j_n2068 (2);
  n2072_o <= gen3_n6_ccnot3_j_n2068 (1);
  n2073_o <= gen3_n6_ccnot3_j_n2068 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2074_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2075_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2077_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2079 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2078_o,
    o => gen3_n7_ccnot3_j_o);
  n2082_o <= gen3_n7_ccnot3_j_n2079 (2);
  n2083_o <= gen3_n7_ccnot3_j_n2079 (1);
  n2084_o <= gen3_n7_ccnot3_j_n2079 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2085_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2086_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2088_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2090 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2089_o,
    o => gen3_n8_ccnot3_j_o);
  n2093_o <= gen3_n8_ccnot3_j_n2090 (2);
  n2094_o <= gen3_n8_ccnot3_j_n2090 (1);
  n2095_o <= gen3_n8_ccnot3_j_n2090 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2096_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2097_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2099_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2101 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2100_o,
    o => gen3_n9_ccnot3_j_o);
  n2104_o <= gen3_n9_ccnot3_j_n2101 (2);
  n2105_o <= gen3_n9_ccnot3_j_n2101 (1);
  n2106_o <= gen3_n9_ccnot3_j_n2101 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2107_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2108_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2109_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2110_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2112 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2111_o,
    o => cnot_4_o);
  n2115_o <= cnot_4_n2112 (1);
  n2116_o <= cnot_4_n2112 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2117_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2118_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2120_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2122 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2121_o,
    o => gen4_n8_peres4_j_o);
  n2125_o <= gen4_n8_peres4_j_n2122 (2);
  n2126_o <= gen4_n8_peres4_j_n2122 (1);
  n2127_o <= gen4_n8_peres4_j_n2122 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2128_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2129_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2131_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2133 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2132_o,
    o => gen4_n7_peres4_j_o);
  n2136_o <= gen4_n7_peres4_j_n2133 (2);
  n2137_o <= gen4_n7_peres4_j_n2133 (1);
  n2138_o <= gen4_n7_peres4_j_n2133 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2139_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2140_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2142_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2144 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2143_o,
    o => gen4_n6_peres4_j_o);
  n2147_o <= gen4_n6_peres4_j_n2144 (2);
  n2148_o <= gen4_n6_peres4_j_n2144 (1);
  n2149_o <= gen4_n6_peres4_j_n2144 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2150_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2151_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2153_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2155 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2154_o,
    o => gen4_n5_peres4_j_o);
  n2158_o <= gen4_n5_peres4_j_n2155 (2);
  n2159_o <= gen4_n5_peres4_j_n2155 (1);
  n2160_o <= gen4_n5_peres4_j_n2155 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2161_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2162_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2164_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2166 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2165_o,
    o => gen4_n4_peres4_j_o);
  n2169_o <= gen4_n4_peres4_j_n2166 (2);
  n2170_o <= gen4_n4_peres4_j_n2166 (1);
  n2171_o <= gen4_n4_peres4_j_n2166 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2172_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2173_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2174_o <= n2172_o & n2173_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2175_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2177 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2176_o,
    o => gen4_n3_peres4_j_o);
  n2180_o <= gen4_n3_peres4_j_n2177 (2);
  n2181_o <= gen4_n3_peres4_j_n2177 (1);
  n2182_o <= gen4_n3_peres4_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2183_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2184_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2186_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2188 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2187_o,
    o => gen4_n2_peres4_j_o);
  n2191_o <= gen4_n2_peres4_j_n2188 (2);
  n2192_o <= gen4_n2_peres4_j_n2188 (1);
  n2193_o <= gen4_n2_peres4_j_n2188 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2194_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2195_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2197_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2198_o <= n2196_o & n2197_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2199 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2198_o,
    o => gen4_n1_peres4_j_o);
  n2202_o <= gen4_n1_peres4_j_n2199 (2);
  n2203_o <= gen4_n1_peres4_j_n2199 (1);
  n2204_o <= gen4_n1_peres4_j_n2199 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2205_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2206_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2208_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2210 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2209_o,
    o => gen4_n0_peres4_j_o);
  n2213_o <= gen4_n0_peres4_j_n2210 (2);
  n2214_o <= gen4_n0_peres4_j_n2210 (1);
  n2215_o <= gen4_n0_peres4_j_n2210 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2216_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2217_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2218_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2219_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2221 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2220_o,
    o => gen5_n1_cnot5_j_o);
  n2224_o <= gen5_n1_cnot5_j_n2221 (1);
  n2225_o <= gen5_n1_cnot5_j_n2221 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2226_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2227_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2229 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2228_o,
    o => gen5_n2_cnot5_j_o);
  n2232_o <= gen5_n2_cnot5_j_n2229 (1);
  n2233_o <= gen5_n2_cnot5_j_n2229 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2234_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2235_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2237 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2236_o,
    o => gen5_n3_cnot5_j_o);
  n2240_o <= gen5_n3_cnot5_j_n2237 (1);
  n2241_o <= gen5_n3_cnot5_j_n2237 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2242_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2243_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2245 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2244_o,
    o => gen5_n4_cnot5_j_o);
  n2248_o <= gen5_n4_cnot5_j_n2245 (1);
  n2249_o <= gen5_n4_cnot5_j_n2245 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2250_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2251_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2253 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2252_o,
    o => gen5_n5_cnot5_j_o);
  n2256_o <= gen5_n5_cnot5_j_n2253 (1);
  n2257_o <= gen5_n5_cnot5_j_n2253 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2258_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2259_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2261 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2260_o,
    o => gen5_n6_cnot5_j_o);
  n2264_o <= gen5_n6_cnot5_j_n2261 (1);
  n2265_o <= gen5_n6_cnot5_j_n2261 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2266_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2267_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2269 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2268_o,
    o => gen5_n7_cnot5_j_o);
  n2272_o <= gen5_n7_cnot5_j_n2269 (1);
  n2273_o <= gen5_n7_cnot5_j_n2269 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2274_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2275_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2277 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2276_o,
    o => gen5_n8_cnot5_j_o);
  n2280_o <= gen5_n8_cnot5_j_n2277 (1);
  n2281_o <= gen5_n8_cnot5_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2282_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2283_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2284_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2285_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2286_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2287_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2288_o <= n2286_o & n2287_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2289 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2288_o,
    o => gen6_n1_cnot1_j_o);
  n2292_o <= gen6_n1_cnot1_j_n2289 (1);
  n2293_o <= gen6_n1_cnot1_j_n2289 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2294_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2295_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2297 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2296_o,
    o => gen6_n2_cnot1_j_o);
  n2300_o <= gen6_n2_cnot1_j_n2297 (1);
  n2301_o <= gen6_n2_cnot1_j_n2297 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2302_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2303_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2304_o <= n2302_o & n2303_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2305 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2304_o,
    o => gen6_n3_cnot1_j_o);
  n2308_o <= gen6_n3_cnot1_j_n2305 (1);
  n2309_o <= gen6_n3_cnot1_j_n2305 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2310_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2311_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2312_o <= n2310_o & n2311_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2313 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2312_o,
    o => gen6_n4_cnot1_j_o);
  n2316_o <= gen6_n4_cnot1_j_n2313 (1);
  n2317_o <= gen6_n4_cnot1_j_n2313 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2318_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2319_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2320_o <= n2318_o & n2319_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2321 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2320_o,
    o => gen6_n5_cnot1_j_o);
  n2324_o <= gen6_n5_cnot1_j_n2321 (1);
  n2325_o <= gen6_n5_cnot1_j_n2321 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2326_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2327_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2328_o <= n2326_o & n2327_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2329 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2328_o,
    o => gen6_n6_cnot1_j_o);
  n2332_o <= gen6_n6_cnot1_j_n2329 (1);
  n2333_o <= gen6_n6_cnot1_j_n2329 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2334_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2335_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2336_o <= n2334_o & n2335_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2337 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2336_o,
    o => gen6_n7_cnot1_j_o);
  n2340_o <= gen6_n7_cnot1_j_n2337 (1);
  n2341_o <= gen6_n7_cnot1_j_n2337 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2342_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2343_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2344_o <= n2342_o & n2343_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2345 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2344_o,
    o => gen6_n8_cnot1_j_o);
  n2348_o <= gen6_n8_cnot1_j_n2345 (1);
  n2349_o <= gen6_n8_cnot1_j_n2345 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2350_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2351_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2353 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2352_o,
    o => gen6_n9_cnot1_j_o);
  n2356_o <= gen6_n9_cnot1_j_n2353 (1);
  n2357_o <= gen6_n9_cnot1_j_n2353 (0);
  n2358_o <= n1936_o & n1928_o & n1920_o & n1912_o & n1904_o & n1896_o & n1888_o & n1880_o & n1872_o & n1938_o;
  n2359_o <= n1937_o & n1929_o & n1921_o & n1913_o & n1905_o & n1897_o & n1889_o & n1881_o & n1873_o & n1939_o;
  n2360_o <= n1941_o & n1948_o & n1956_o & n1964_o & n1972_o & n1980_o & n1988_o & n1996_o & n2004_o & n1940_o;
  n2361_o <= n1949_o & n1957_o & n1965_o & n1973_o & n1981_o & n1989_o & n1997_o & n2005_o & n2006_o;
  n2362_o <= n2106_o & n2095_o & n2084_o & n2073_o & n2062_o & n2051_o & n2040_o & n2029_o & n2018_o & n2007_o;
  n2363_o <= n2107_o & n2105_o & n2094_o & n2083_o & n2072_o & n2061_o & n2050_o & n2039_o & n2028_o & n2017_o;
  n2364_o <= n2108_o & n2104_o & n2093_o & n2082_o & n2071_o & n2060_o & n2049_o & n2038_o & n2027_o & n2016_o;
  n2365_o <= n2115_o & n2125_o & n2136_o & n2147_o & n2158_o & n2169_o & n2180_o & n2191_o & n2202_o & n2213_o;
  n2366_o <= n2127_o & n2138_o & n2149_o & n2160_o & n2171_o & n2182_o & n2193_o & n2204_o & n2215_o & n2216_o;
  n2367_o <= n2116_o & n2126_o & n2137_o & n2148_o & n2159_o & n2170_o & n2181_o & n2192_o & n2203_o & n2214_o;
  n2368_o <= n2281_o & n2273_o & n2265_o & n2257_o & n2249_o & n2241_o & n2233_o & n2225_o & n2217_o;
  n2369_o <= n2283_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & n2282_o;
  n2370_o <= n2356_o & n2348_o & n2340_o & n2332_o & n2324_o & n2316_o & n2308_o & n2300_o & n2292_o & n2284_o;
  n2371_o <= n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1857_o : std_logic_vector (1 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic_vector (2 downto 0);
begin
  o <= n1863_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1857_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1858_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1859_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1860_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1861_o <= n1859_o and n1860_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1862_o <= n1858_o xor n1861_o;
  n1863_o <= n1857_o & n1862_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
begin
  o <= n1855_o;
  -- vhdl_source/cnot.vhdl:24:17
  n1851_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n1852_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n1853_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n1854_o <= n1852_o xor n1853_o;
  n1855_o <= n1851_o & n1854_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_4 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_4;

architecture rtl of angleh_lookup_9_4 is
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic_vector (8 downto 0);
begin
  o <= n1849_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1839_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1840_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1841_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1842_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1843_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1844_o <= not n1843_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1845_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1846_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1847_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1848_o <= i (0);
  n1849_o <= n1839_o & n1840_o & n1841_o & n1842_o & n1844_o & n1845_o & n1846_o & n1847_o & n1848_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1806 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1814 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1822 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1830 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (3 downto 0);
  signal n1837_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n1835_o;
  o <= n1836_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1837_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1803_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1804_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1805_o <= n1803_o & n1804_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1806 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1805_o,
    o => gen1_n0_cnot0_o);
  n1809_o <= gen1_n0_cnot0_n1806 (1);
  n1810_o <= gen1_n0_cnot0_n1806 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1811_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1812_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1814 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1813_o,
    o => gen1_n1_cnot0_o);
  n1817_o <= gen1_n1_cnot0_n1814 (1);
  n1818_o <= gen1_n1_cnot0_n1814 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1819_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1820_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1822 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1821_o,
    o => gen1_n2_cnot0_o);
  n1825_o <= gen1_n2_cnot0_n1822 (1);
  n1826_o <= gen1_n2_cnot0_n1822 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1827_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1828_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1829_o <= n1827_o & n1828_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1830 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1829_o,
    o => gen1_n3_cnot0_o);
  n1833_o <= gen1_n3_cnot0_n1830 (1);
  n1834_o <= gen1_n3_cnot0_n1830 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1835_o <= ctrl_prop (4);
  n1836_o <= n1834_o & n1826_o & n1818_o & n1810_o;
  n1837_o <= n1833_o & n1825_o & n1817_o & n1809_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (8 downto 0);
begin
  o <= n1800_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1790_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1791_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1792_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1793_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1794_o <= not n1793_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1795_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1796_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1797_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1798_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1799_o <= i (0);
  n1800_o <= n1790_o & n1791_o & n1792_o & n1794_o & n1795_o & n1796_o & n1797_o & n1798_o & n1799_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1765 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1773 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1781 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (2 downto 0);
  signal n1788_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1786_o;
  o <= n1787_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1788_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1762_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1763_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1765 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1764_o,
    o => gen1_n0_cnot0_o);
  n1768_o <= gen1_n0_cnot0_n1765 (1);
  n1769_o <= gen1_n0_cnot0_n1765 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1770_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1771_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1772_o <= n1770_o & n1771_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1773 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1772_o,
    o => gen1_n1_cnot0_o);
  n1776_o <= gen1_n1_cnot0_n1773 (1);
  n1777_o <= gen1_n1_cnot0_n1773 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1778_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1779_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1780_o <= n1778_o & n1779_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1781 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1780_o,
    o => gen1_n2_cnot0_o);
  n1784_o <= gen1_n2_cnot0_n1781 (1);
  n1785_o <= gen1_n2_cnot0_n1781 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1786_o <= ctrl_prop (3);
  n1787_o <= n1785_o & n1777_o & n1769_o;
  n1788_o <= n1784_o & n1776_o & n1768_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic_vector (8 downto 0);
begin
  o <= n1759_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1748_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1749_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1750_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1751_o <= not n1750_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1752_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1753_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1754_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1755_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1756_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1757_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1758_o <= not n1757_o;
  n1759_o <= n1748_o & n1749_o & n1751_o & n1752_o & n1753_o & n1754_o & n1755_o & n1756_o & n1758_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1731 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1739 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (1 downto 0);
  signal n1746_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1744_o;
  o <= n1745_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1746_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1728_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1729_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1731 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1730_o,
    o => gen1_n0_cnot0_o);
  n1734_o <= gen1_n0_cnot0_n1731 (1);
  n1735_o <= gen1_n0_cnot0_n1731 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1736_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1737_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1739 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1738_o,
    o => gen1_n1_cnot0_o);
  n1742_o <= gen1_n1_cnot0_n1739 (1);
  n1743_o <= gen1_n1_cnot0_n1739 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1744_o <= ctrl_prop (2);
  n1745_o <= n1743_o & n1735_o;
  n1746_o <= n1742_o & n1734_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic_vector (8 downto 0);
begin
  o <= n1725_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1713_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1714_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1715_o <= not n1714_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1716_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1717_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1718_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1719_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1720_o <= not n1719_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1721_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1722_o <= not n1721_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1723_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1724_o <= i (0);
  n1725_o <= n1713_o & n1715_o & n1716_o & n1717_o & n1718_o & n1720_o & n1722_o & n1723_o & n1724_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1648 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1656 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1664 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1672 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1680 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1688 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1696 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1704 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (7 downto 0);
  signal n1711_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1709_o;
  o <= n1710_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1711_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1645_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1646_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1648 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1647_o,
    o => gen1_n0_cnot0_o);
  n1651_o <= gen1_n0_cnot0_n1648 (1);
  n1652_o <= gen1_n0_cnot0_n1648 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1653_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1654_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1656 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1655_o,
    o => gen1_n1_cnot0_o);
  n1659_o <= gen1_n1_cnot0_n1656 (1);
  n1660_o <= gen1_n1_cnot0_n1656 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1661_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1662_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1663_o <= n1661_o & n1662_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1664 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1663_o,
    o => gen1_n2_cnot0_o);
  n1667_o <= gen1_n2_cnot0_n1664 (1);
  n1668_o <= gen1_n2_cnot0_n1664 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1669_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1670_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1671_o <= n1669_o & n1670_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1672 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1671_o,
    o => gen1_n3_cnot0_o);
  n1675_o <= gen1_n3_cnot0_n1672 (1);
  n1676_o <= gen1_n3_cnot0_n1672 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1677_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1678_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1680 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1679_o,
    o => gen1_n4_cnot0_o);
  n1683_o <= gen1_n4_cnot0_n1680 (1);
  n1684_o <= gen1_n4_cnot0_n1680 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1685_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1686_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1688 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1687_o,
    o => gen1_n5_cnot0_o);
  n1691_o <= gen1_n5_cnot0_n1688 (1);
  n1692_o <= gen1_n5_cnot0_n1688 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1693_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1694_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1696 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1695_o,
    o => gen1_n6_cnot0_o);
  n1699_o <= gen1_n6_cnot0_n1696 (1);
  n1700_o <= gen1_n6_cnot0_n1696 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1701_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1702_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1703_o <= n1701_o & n1702_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1704 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1703_o,
    o => gen1_n7_cnot0_o);
  n1707_o <= gen1_n7_cnot0_n1704 (1);
  n1708_o <= gen1_n7_cnot0_n1704 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1709_o <= ctrl_prop (8);
  n1710_o <= n1708_o & n1700_o & n1692_o & n1684_o & n1676_o & n1668_o & n1660_o & n1652_o;
  n1711_o <= n1707_o & n1699_o & n1691_o & n1683_o & n1675_o & n1667_o & n1659_o & n1651_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1571 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1579 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1587 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1595 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1603 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1611 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1619 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1627 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1635 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic_vector (8 downto 0);
  signal n1642_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1640_o;
  o <= n1641_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1642_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1568_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1569_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1571 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1570_o,
    o => gen1_n0_cnot0_o);
  n1574_o <= gen1_n0_cnot0_n1571 (1);
  n1575_o <= gen1_n0_cnot0_n1571 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1576_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1577_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1579 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1578_o,
    o => gen1_n1_cnot0_o);
  n1582_o <= gen1_n1_cnot0_n1579 (1);
  n1583_o <= gen1_n1_cnot0_n1579 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1584_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1585_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1587 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1586_o,
    o => gen1_n2_cnot0_o);
  n1590_o <= gen1_n2_cnot0_n1587 (1);
  n1591_o <= gen1_n2_cnot0_n1587 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1592_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1593_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1595 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1594_o,
    o => gen1_n3_cnot0_o);
  n1598_o <= gen1_n3_cnot0_n1595 (1);
  n1599_o <= gen1_n3_cnot0_n1595 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1600_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1601_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1603 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1602_o,
    o => gen1_n4_cnot0_o);
  n1606_o <= gen1_n4_cnot0_n1603 (1);
  n1607_o <= gen1_n4_cnot0_n1603 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1608_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1609_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1611 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1610_o,
    o => gen1_n5_cnot0_o);
  n1614_o <= gen1_n5_cnot0_n1611 (1);
  n1615_o <= gen1_n5_cnot0_n1611 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1616_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1617_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1619 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1618_o,
    o => gen1_n6_cnot0_o);
  n1622_o <= gen1_n6_cnot0_n1619 (1);
  n1623_o <= gen1_n6_cnot0_n1619 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1624_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1625_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1627 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1626_o,
    o => gen1_n7_cnot0_o);
  n1630_o <= gen1_n7_cnot0_n1627 (1);
  n1631_o <= gen1_n7_cnot0_n1627 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1632_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1633_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1635 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1634_o,
    o => gen1_n8_cnot0_o);
  n1638_o <= gen1_n8_cnot0_n1635 (1);
  n1639_o <= gen1_n8_cnot0_n1635 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1640_o <= ctrl_prop (9);
  n1641_o <= n1639_o & n1631_o & n1623_o & n1615_o & n1607_o & n1599_o & n1591_o & n1583_o & n1575_o;
  n1642_o <= n1638_o & n1630_o & n1622_o & n1614_o & n1606_o & n1598_o & n1590_o & n1582_o & n1574_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1117 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1125 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1133 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1141 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1149 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1157 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1165 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1173 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1185 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1193 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1201 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1209 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1217 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1225 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1233 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic_vector (1 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (1 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1245 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic_vector (1 downto 0);
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1256 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic_vector (1 downto 0);
  signal n1265_o : std_logic;
  signal n1266_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1267 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic_vector (1 downto 0);
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1278 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic_vector (1 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1289 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic_vector (1 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1300 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic_vector (1 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1311 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic_vector (1 downto 0);
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1322 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1333 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (1 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1343 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic_vector (1 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1354 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1365 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1376 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1387 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic_vector (1 downto 0);
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1398 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1409 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic_vector (1 downto 0);
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1420 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1431 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1439 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1447 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1455 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1463 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1471 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1479 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1491 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1499 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1507 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1515 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1523 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1531 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1539 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1547 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (8 downto 0);
  signal n1553_o : std_logic_vector (8 downto 0);
  signal n1554_o : std_logic_vector (8 downto 0);
  signal n1555_o : std_logic_vector (8 downto 0);
  signal n1556_o : std_logic_vector (8 downto 0);
  signal n1557_o : std_logic_vector (8 downto 0);
  signal n1558_o : std_logic_vector (8 downto 0);
  signal n1559_o : std_logic_vector (8 downto 0);
  signal n1560_o : std_logic_vector (8 downto 0);
  signal n1561_o : std_logic_vector (8 downto 0);
  signal n1562_o : std_logic_vector (8 downto 0);
  signal n1563_o : std_logic_vector (8 downto 0);
  signal n1564_o : std_logic_vector (8 downto 0);
  signal n1565_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1552_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1553_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1554_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1555_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1556_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1557_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1558_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1559_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1560_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1561_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1562_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1563_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1564_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1565_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1114_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1115_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1116_o <= n1114_o & n1115_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1117 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1116_o,
    o => gen1_n1_cnot1_j_o);
  n1120_o <= gen1_n1_cnot1_j_n1117 (1);
  n1121_o <= gen1_n1_cnot1_j_n1117 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1122_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1123_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1124_o <= n1122_o & n1123_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1125 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1124_o,
    o => gen1_n2_cnot1_j_o);
  n1128_o <= gen1_n2_cnot1_j_n1125 (1);
  n1129_o <= gen1_n2_cnot1_j_n1125 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1130_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1131_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1132_o <= n1130_o & n1131_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1133 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1132_o,
    o => gen1_n3_cnot1_j_o);
  n1136_o <= gen1_n3_cnot1_j_n1133 (1);
  n1137_o <= gen1_n3_cnot1_j_n1133 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1138_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1139_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1141 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1140_o,
    o => gen1_n4_cnot1_j_o);
  n1144_o <= gen1_n4_cnot1_j_n1141 (1);
  n1145_o <= gen1_n4_cnot1_j_n1141 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1146_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1147_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1149 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1148_o,
    o => gen1_n5_cnot1_j_o);
  n1152_o <= gen1_n5_cnot1_j_n1149 (1);
  n1153_o <= gen1_n5_cnot1_j_n1149 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1154_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1155_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1156_o <= n1154_o & n1155_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1157 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1156_o,
    o => gen1_n6_cnot1_j_o);
  n1160_o <= gen1_n6_cnot1_j_n1157 (1);
  n1161_o <= gen1_n6_cnot1_j_n1157 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1162_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1163_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1165 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1164_o,
    o => gen1_n7_cnot1_j_o);
  n1168_o <= gen1_n7_cnot1_j_n1165 (1);
  n1169_o <= gen1_n7_cnot1_j_n1165 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1170_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1171_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1173 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1172_o,
    o => gen1_n8_cnot1_j_o);
  n1176_o <= gen1_n8_cnot1_j_n1173 (1);
  n1177_o <= gen1_n8_cnot1_j_n1173 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1178_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1179_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1180_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1181_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1182_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1183_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1184_o <= n1182_o & n1183_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1185 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1184_o,
    o => gen2_n8_cnot2_j_o);
  n1188_o <= gen2_n8_cnot2_j_n1185 (1);
  n1189_o <= gen2_n8_cnot2_j_n1185 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1190_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1191_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1192_o <= n1190_o & n1191_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1193 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1192_o,
    o => gen2_n7_cnot2_j_o);
  n1196_o <= gen2_n7_cnot2_j_n1193 (1);
  n1197_o <= gen2_n7_cnot2_j_n1193 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1198_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1199_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1200_o <= n1198_o & n1199_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1201 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1200_o,
    o => gen2_n6_cnot2_j_o);
  n1204_o <= gen2_n6_cnot2_j_n1201 (1);
  n1205_o <= gen2_n6_cnot2_j_n1201 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1206_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1207_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1209 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1208_o,
    o => gen2_n5_cnot2_j_o);
  n1212_o <= gen2_n5_cnot2_j_n1209 (1);
  n1213_o <= gen2_n5_cnot2_j_n1209 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1214_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1215_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1216_o <= n1214_o & n1215_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1217 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1216_o,
    o => gen2_n4_cnot2_j_o);
  n1220_o <= gen2_n4_cnot2_j_n1217 (1);
  n1221_o <= gen2_n4_cnot2_j_n1217 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1222_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1223_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1225 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1224_o,
    o => gen2_n3_cnot2_j_o);
  n1228_o <= gen2_n3_cnot2_j_n1225 (1);
  n1229_o <= gen2_n3_cnot2_j_n1225 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1230_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1231_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1232_o <= n1230_o & n1231_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1233 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1232_o,
    o => gen2_n2_cnot2_j_o);
  n1236_o <= gen2_n2_cnot2_j_n1233 (1);
  n1237_o <= gen2_n2_cnot2_j_n1233 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1238_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1239_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1240_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1241_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1243_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1244_o <= n1242_o & n1243_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1245 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1244_o,
    o => gen3_n1_ccnot3_j_o);
  n1248_o <= gen3_n1_ccnot3_j_n1245 (2);
  n1249_o <= gen3_n1_ccnot3_j_n1245 (1);
  n1250_o <= gen3_n1_ccnot3_j_n1245 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1251_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1252_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1253_o <= n1251_o & n1252_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1254_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1256 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1255_o,
    o => gen3_n2_ccnot3_j_o);
  n1259_o <= gen3_n2_ccnot3_j_n1256 (2);
  n1260_o <= gen3_n2_ccnot3_j_n1256 (1);
  n1261_o <= gen3_n2_ccnot3_j_n1256 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1262_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1263_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1264_o <= n1262_o & n1263_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1265_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1266_o <= n1264_o & n1265_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1267 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1266_o,
    o => gen3_n3_ccnot3_j_o);
  n1270_o <= gen3_n3_ccnot3_j_n1267 (2);
  n1271_o <= gen3_n3_ccnot3_j_n1267 (1);
  n1272_o <= gen3_n3_ccnot3_j_n1267 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1273_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1274_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1275_o <= n1273_o & n1274_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1276_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1278 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1277_o,
    o => gen3_n4_ccnot3_j_o);
  n1281_o <= gen3_n4_ccnot3_j_n1278 (2);
  n1282_o <= gen3_n4_ccnot3_j_n1278 (1);
  n1283_o <= gen3_n4_ccnot3_j_n1278 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1284_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1285_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1286_o <= n1284_o & n1285_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1287_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1288_o <= n1286_o & n1287_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1289 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1288_o,
    o => gen3_n5_ccnot3_j_o);
  n1292_o <= gen3_n5_ccnot3_j_n1289 (2);
  n1293_o <= gen3_n5_ccnot3_j_n1289 (1);
  n1294_o <= gen3_n5_ccnot3_j_n1289 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1295_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1296_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1297_o <= n1295_o & n1296_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1298_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1300 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1299_o,
    o => gen3_n6_ccnot3_j_o);
  n1303_o <= gen3_n6_ccnot3_j_n1300 (2);
  n1304_o <= gen3_n6_ccnot3_j_n1300 (1);
  n1305_o <= gen3_n6_ccnot3_j_n1300 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1306_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1307_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1308_o <= n1306_o & n1307_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1309_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1310_o <= n1308_o & n1309_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1311 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1310_o,
    o => gen3_n7_ccnot3_j_o);
  n1314_o <= gen3_n7_ccnot3_j_n1311 (2);
  n1315_o <= gen3_n7_ccnot3_j_n1311 (1);
  n1316_o <= gen3_n7_ccnot3_j_n1311 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1317_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1318_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1319_o <= n1317_o & n1318_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1320_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1322 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1321_o,
    o => gen3_n8_ccnot3_j_o);
  n1325_o <= gen3_n8_ccnot3_j_n1322 (2);
  n1326_o <= gen3_n8_ccnot3_j_n1322 (1);
  n1327_o <= gen3_n8_ccnot3_j_n1322 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1328_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1329_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1330_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1331_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1332_o <= n1330_o & n1331_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1333 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1332_o,
    o => cnot_4_o);
  n1336_o <= cnot_4_n1333 (1);
  n1337_o <= cnot_4_n1333 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1338_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1339_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1341_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1342_o <= n1340_o & n1341_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1343 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1342_o,
    o => gen4_n7_peres4_j_o);
  n1346_o <= gen4_n7_peres4_j_n1343 (2);
  n1347_o <= gen4_n7_peres4_j_n1343 (1);
  n1348_o <= gen4_n7_peres4_j_n1343 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1349_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1350_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1351_o <= n1349_o & n1350_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1352_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1353_o <= n1351_o & n1352_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1354 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1353_o,
    o => gen4_n6_peres4_j_o);
  n1357_o <= gen4_n6_peres4_j_n1354 (2);
  n1358_o <= gen4_n6_peres4_j_n1354 (1);
  n1359_o <= gen4_n6_peres4_j_n1354 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1360_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1361_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1363_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1365 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1364_o,
    o => gen4_n5_peres4_j_o);
  n1368_o <= gen4_n5_peres4_j_n1365 (2);
  n1369_o <= gen4_n5_peres4_j_n1365 (1);
  n1370_o <= gen4_n5_peres4_j_n1365 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1371_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1372_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1373_o <= n1371_o & n1372_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1374_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1376 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1375_o,
    o => gen4_n4_peres4_j_o);
  n1379_o <= gen4_n4_peres4_j_n1376 (2);
  n1380_o <= gen4_n4_peres4_j_n1376 (1);
  n1381_o <= gen4_n4_peres4_j_n1376 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1382_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1383_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1385_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1387 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1386_o,
    o => gen4_n3_peres4_j_o);
  n1390_o <= gen4_n3_peres4_j_n1387 (2);
  n1391_o <= gen4_n3_peres4_j_n1387 (1);
  n1392_o <= gen4_n3_peres4_j_n1387 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1393_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1394_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1395_o <= n1393_o & n1394_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1396_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1398 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1397_o,
    o => gen4_n2_peres4_j_o);
  n1401_o <= gen4_n2_peres4_j_n1398 (2);
  n1402_o <= gen4_n2_peres4_j_n1398 (1);
  n1403_o <= gen4_n2_peres4_j_n1398 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1404_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1405_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1406_o <= n1404_o & n1405_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1407_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1409 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1408_o,
    o => gen4_n1_peres4_j_o);
  n1412_o <= gen4_n1_peres4_j_n1409 (2);
  n1413_o <= gen4_n1_peres4_j_n1409 (1);
  n1414_o <= gen4_n1_peres4_j_n1409 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1415_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1416_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1417_o <= n1415_o & n1416_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1418_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1420 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1419_o,
    o => gen4_n0_peres4_j_o);
  n1423_o <= gen4_n0_peres4_j_n1420 (2);
  n1424_o <= gen4_n0_peres4_j_n1420 (1);
  n1425_o <= gen4_n0_peres4_j_n1420 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1426_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1427_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1428_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1429_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1430_o <= n1428_o & n1429_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1431 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1430_o,
    o => gen5_n1_cnot5_j_o);
  n1434_o <= gen5_n1_cnot5_j_n1431 (1);
  n1435_o <= gen5_n1_cnot5_j_n1431 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1436_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1437_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1438_o <= n1436_o & n1437_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1439 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1438_o,
    o => gen5_n2_cnot5_j_o);
  n1442_o <= gen5_n2_cnot5_j_n1439 (1);
  n1443_o <= gen5_n2_cnot5_j_n1439 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1444_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1445_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1447 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1446_o,
    o => gen5_n3_cnot5_j_o);
  n1450_o <= gen5_n3_cnot5_j_n1447 (1);
  n1451_o <= gen5_n3_cnot5_j_n1447 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1452_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1453_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1454_o <= n1452_o & n1453_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1455 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1454_o,
    o => gen5_n4_cnot5_j_o);
  n1458_o <= gen5_n4_cnot5_j_n1455 (1);
  n1459_o <= gen5_n4_cnot5_j_n1455 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1460_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1461_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1463 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1462_o,
    o => gen5_n5_cnot5_j_o);
  n1466_o <= gen5_n5_cnot5_j_n1463 (1);
  n1467_o <= gen5_n5_cnot5_j_n1463 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1468_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1469_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1471 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1470_o,
    o => gen5_n6_cnot5_j_o);
  n1474_o <= gen5_n6_cnot5_j_n1471 (1);
  n1475_o <= gen5_n6_cnot5_j_n1471 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1476_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1477_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1479 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1478_o,
    o => gen5_n7_cnot5_j_o);
  n1482_o <= gen5_n7_cnot5_j_n1479 (1);
  n1483_o <= gen5_n7_cnot5_j_n1479 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1484_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1485_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1486_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1487_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1488_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1489_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1491 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1490_o,
    o => gen6_n1_cnot1_j_o);
  n1494_o <= gen6_n1_cnot1_j_n1491 (1);
  n1495_o <= gen6_n1_cnot1_j_n1491 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1496_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1497_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1499 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1498_o,
    o => gen6_n2_cnot1_j_o);
  n1502_o <= gen6_n2_cnot1_j_n1499 (1);
  n1503_o <= gen6_n2_cnot1_j_n1499 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1504_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1505_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1507 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1506_o,
    o => gen6_n3_cnot1_j_o);
  n1510_o <= gen6_n3_cnot1_j_n1507 (1);
  n1511_o <= gen6_n3_cnot1_j_n1507 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1512_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1513_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1515 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1514_o,
    o => gen6_n4_cnot1_j_o);
  n1518_o <= gen6_n4_cnot1_j_n1515 (1);
  n1519_o <= gen6_n4_cnot1_j_n1515 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1520_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1521_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1523 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1522_o,
    o => gen6_n5_cnot1_j_o);
  n1526_o <= gen6_n5_cnot1_j_n1523 (1);
  n1527_o <= gen6_n5_cnot1_j_n1523 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1528_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1529_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1531 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1530_o,
    o => gen6_n6_cnot1_j_o);
  n1534_o <= gen6_n6_cnot1_j_n1531 (1);
  n1535_o <= gen6_n6_cnot1_j_n1531 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1536_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1537_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1539 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1538_o,
    o => gen6_n7_cnot1_j_o);
  n1542_o <= gen6_n7_cnot1_j_n1539 (1);
  n1543_o <= gen6_n7_cnot1_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1544_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1545_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1547 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1546_o,
    o => gen6_n8_cnot1_j_o);
  n1550_o <= gen6_n8_cnot1_j_n1547 (1);
  n1551_o <= gen6_n8_cnot1_j_n1547 (0);
  n1552_o <= n1176_o & n1168_o & n1160_o & n1152_o & n1144_o & n1136_o & n1128_o & n1120_o & n1178_o;
  n1553_o <= n1177_o & n1169_o & n1161_o & n1153_o & n1145_o & n1137_o & n1129_o & n1121_o & n1179_o;
  n1554_o <= n1181_o & n1188_o & n1196_o & n1204_o & n1212_o & n1220_o & n1228_o & n1236_o & n1180_o;
  n1555_o <= n1189_o & n1197_o & n1205_o & n1213_o & n1221_o & n1229_o & n1237_o & n1238_o;
  n1556_o <= n1327_o & n1316_o & n1305_o & n1294_o & n1283_o & n1272_o & n1261_o & n1250_o & n1239_o;
  n1557_o <= n1328_o & n1326_o & n1315_o & n1304_o & n1293_o & n1282_o & n1271_o & n1260_o & n1249_o;
  n1558_o <= n1329_o & n1325_o & n1314_o & n1303_o & n1292_o & n1281_o & n1270_o & n1259_o & n1248_o;
  n1559_o <= n1336_o & n1346_o & n1357_o & n1368_o & n1379_o & n1390_o & n1401_o & n1412_o & n1423_o;
  n1560_o <= n1348_o & n1359_o & n1370_o & n1381_o & n1392_o & n1403_o & n1414_o & n1425_o & n1426_o;
  n1561_o <= n1337_o & n1347_o & n1358_o & n1369_o & n1380_o & n1391_o & n1402_o & n1413_o & n1424_o;
  n1562_o <= n1483_o & n1475_o & n1467_o & n1459_o & n1451_o & n1443_o & n1435_o & n1427_o;
  n1563_o <= n1485_o & n1482_o & n1474_o & n1466_o & n1458_o & n1450_o & n1442_o & n1434_o & n1484_o;
  n1564_o <= n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1502_o & n1494_o & n1486_o;
  n1565_o <= n1551_o & n1543_o & n1535_o & n1527_o & n1519_o & n1511_o & n1503_o & n1495_o & n1487_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1105 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1110_o;
  o <= n1109_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1111_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1103_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1104_o <= n1103_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1105 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1104_o,
    o => gen1_n0_cnot0_o);
  n1108_o <= gen1_n0_cnot0_n1105 (1);
  n1109_o <= gen1_n0_cnot0_n1105 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1110_o <= ctrl_prop (1);
  n1111_o <= n1108_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1021 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1029 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1037 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1045 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1053 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1061 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1069 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1077 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1085 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1093 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic_vector (9 downto 0);
  signal n1100_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n1098_o;
  o <= n1099_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1100_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1018_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1019_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1021 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1020_o,
    o => gen1_n0_cnot0_o);
  n1024_o <= gen1_n0_cnot0_n1021 (1);
  n1025_o <= gen1_n0_cnot0_n1021 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1026_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1027_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1028_o <= n1026_o & n1027_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1029 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1028_o,
    o => gen1_n1_cnot0_o);
  n1032_o <= gen1_n1_cnot0_n1029 (1);
  n1033_o <= gen1_n1_cnot0_n1029 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1034_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1035_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1036_o <= n1034_o & n1035_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1037 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1036_o,
    o => gen1_n2_cnot0_o);
  n1040_o <= gen1_n2_cnot0_n1037 (1);
  n1041_o <= gen1_n2_cnot0_n1037 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1042_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1043_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1045 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1044_o,
    o => gen1_n3_cnot0_o);
  n1048_o <= gen1_n3_cnot0_n1045 (1);
  n1049_o <= gen1_n3_cnot0_n1045 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1050_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1051_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1053 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1052_o,
    o => gen1_n4_cnot0_o);
  n1056_o <= gen1_n4_cnot0_n1053 (1);
  n1057_o <= gen1_n4_cnot0_n1053 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1058_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1059_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1060_o <= n1058_o & n1059_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1061 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1060_o,
    o => gen1_n5_cnot0_o);
  n1064_o <= gen1_n5_cnot0_n1061 (1);
  n1065_o <= gen1_n5_cnot0_n1061 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1066_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1067_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1068_o <= n1066_o & n1067_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1069 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1068_o,
    o => gen1_n6_cnot0_o);
  n1072_o <= gen1_n6_cnot0_n1069 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n1073_o <= gen1_n6_cnot0_n1069 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1074_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1075_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1077 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1076_o,
    o => gen1_n7_cnot0_o);
  n1080_o <= gen1_n7_cnot0_n1077 (1);
  n1081_o <= gen1_n7_cnot0_n1077 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1082_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1083_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1084_o <= n1082_o & n1083_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1085 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1084_o,
    o => gen1_n8_cnot0_o);
  n1088_o <= gen1_n8_cnot0_n1085 (1);
  n1089_o <= gen1_n8_cnot0_n1085 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1090_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1091_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1092_o <= n1090_o & n1091_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1093 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1092_o,
    o => gen1_n9_cnot0_o);
  n1096_o <= gen1_n9_cnot0_n1093 (1);
  n1097_o <= gen1_n9_cnot0_n1093 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1098_o <= ctrl_prop (10);
  n1099_o <= n1097_o & n1089_o & n1081_o & n1073_o & n1065_o & n1057_o & n1049_o & n1041_o & n1033_o & n1025_o;
  n1100_o <= n1096_o & n1088_o & n1080_o & n1072_o & n1064_o & n1056_o & n1048_o & n1040_o & n1032_o & n1024_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n1004 : std_logic;
  signal cnotr_n1005 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n1010 : std_logic_vector (9 downto 0);
  signal add_n1011 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n1004;
  a_out <= add_n1010;
  s <= add_n1011;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1005; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1004 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1005 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1010 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1011 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic_vector (1 downto 0);
  signal cnota_n582 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic_vector (1 downto 0);
  signal cnotb_n589 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic_vector (1 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic_vector (2 downto 0);
  signal ccnotc_n597 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (1 downto 0);
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n608 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n618 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic_vector (1 downto 0);
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n630 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n640 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic_vector (1 downto 0);
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n652 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n662 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic_vector (1 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n674 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n684 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (1 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n696 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n706 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n718 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n728 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic_vector (1 downto 0);
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n740 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n750 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (1 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n762 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n772 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (1 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n784 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n794 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (1 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n806 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n816 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (1 downto 0);
  signal n826_o : std_logic;
  signal n827_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n828 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n838 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (1 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n850 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n860 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (1 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n872 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n882 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (1 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n894 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n904 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic_vector (1 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n916 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n926 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (1 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n938 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n948 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic_vector (1 downto 0);
  signal cnoteb_n958 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (1 downto 0);
  signal cnotea_n965 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n968_o : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic_vector (9 downto 0);
  signal n971_o : std_logic_vector (9 downto 0);
  signal n972_o : std_logic_vector (9 downto 0);
  signal n973_o : std_logic_vector (8 downto 0);
  signal n974_o : std_logic_vector (8 downto 0);
  signal n975_o : std_logic_vector (8 downto 0);
  signal n976_o : std_logic_vector (8 downto 0);
  signal n977_o : std_logic_vector (3 downto 0);
  signal n978_o : std_logic_vector (3 downto 0);
  signal n979_o : std_logic_vector (3 downto 0);
  signal n980_o : std_logic_vector (3 downto 0);
  signal n981_o : std_logic_vector (3 downto 0);
  signal n982_o : std_logic_vector (3 downto 0);
  signal n983_o : std_logic_vector (3 downto 0);
  signal n984_o : std_logic_vector (3 downto 0);
  signal n985_o : std_logic_vector (3 downto 0);
  signal n986_o : std_logic_vector (3 downto 0);
  signal n987_o : std_logic_vector (3 downto 0);
  signal n988_o : std_logic_vector (3 downto 0);
  signal n989_o : std_logic_vector (3 downto 0);
  signal n990_o : std_logic_vector (3 downto 0);
  signal n991_o : std_logic_vector (3 downto 0);
  signal n992_o : std_logic_vector (3 downto 0);
  signal n993_o : std_logic_vector (3 downto 0);
  signal n994_o : std_logic_vector (3 downto 0);
  signal n995_o : std_logic_vector (3 downto 0);
  signal n996_o : std_logic_vector (3 downto 0);
  signal n997_o : std_logic_vector (3 downto 0);
  signal n998_o : std_logic_vector (3 downto 0);
  signal n999_o : std_logic_vector (3 downto 0);
  signal n1000_o : std_logic_vector (3 downto 0);
begin
  a_out <= n970_o;
  b_out <= n971_o;
  s <= n972_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n973_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n974_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n592_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n586_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n962_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n579_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n580_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n581_o <= n579_o & n580_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n582 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n581_o,
    o => cnota_o);
  n585_o <= cnota_n582 (1);
  n586_o <= cnota_n582 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n587_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n588_o <= n587_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n589 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n588_o,
    o => cnotb_o);
  n592_o <= cnotb_n589 (1);
  n593_o <= cnotb_n589 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n594_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n595_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n596_o <= n594_o & n595_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n597 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n596_o,
    o => ccnotc_o);
  n600_o <= ccnotc_n597 (2);
  -- vhdl_source/cordich.vhdl:23:23
  n601_o <= ccnotc_n597 (1);
  -- vhdl_source/cordich.vhdl:23:16
  n602_o <= ccnotc_n597 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n977_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n978_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n979_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n603_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n604_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n605_o <= n603_o & n604_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n606_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n608 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n607_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n611_o <= gen1_n1_ccnot1_n608 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n612_o <= gen1_n1_ccnot1_n608 (1);
  n613_o <= gen1_n1_ccnot1_n608 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n614_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n615_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n616_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n618 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n617_o,
    o => gen1_n1_cnot1_o);
  n621_o <= gen1_n1_cnot1_n618 (1);
  n622_o <= gen1_n1_cnot1_n618 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n623_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n624_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n625_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n626_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n627_o <= n625_o & n626_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n628_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n630 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n629_o,
    o => gen1_n1_ccnot2_o);
  n633_o <= gen1_n1_ccnot2_n630 (2);
  n634_o <= gen1_n1_ccnot2_n630 (1);
  n635_o <= gen1_n1_ccnot2_n630 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n636_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n637_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n638_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n640 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n639_o,
    o => gen1_n1_cnot2_o);
  n643_o <= gen1_n1_cnot2_n640 (1);
  n644_o <= gen1_n1_cnot2_n640 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n645_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n646_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n980_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n981_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n982_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n647_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n648_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n649_o <= n647_o & n648_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n650_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n651_o <= n649_o & n650_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n652 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n651_o,
    o => gen1_n2_ccnot1_o);
  n655_o <= gen1_n2_ccnot1_n652 (2);
  n656_o <= gen1_n2_ccnot1_n652 (1);
  n657_o <= gen1_n2_ccnot1_n652 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n658_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n659_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n660_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n661_o <= n659_o & n660_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n662 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n661_o,
    o => gen1_n2_cnot1_o);
  n665_o <= gen1_n2_cnot1_n662 (1);
  n666_o <= gen1_n2_cnot1_n662 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n667_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n668_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n669_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n670_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n671_o <= n669_o & n670_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n672_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n673_o <= n671_o & n672_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n674 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n673_o,
    o => gen1_n2_ccnot2_o);
  n677_o <= gen1_n2_ccnot2_n674 (2);
  n678_o <= gen1_n2_ccnot2_n674 (1);
  n679_o <= gen1_n2_ccnot2_n674 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n680_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n681_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n682_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n683_o <= n681_o & n682_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n684 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n683_o,
    o => gen1_n2_cnot2_o);
  n687_o <= gen1_n2_cnot2_n684 (1);
  n688_o <= gen1_n2_cnot2_n684 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n689_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n690_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n983_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n984_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n985_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n691_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n692_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n693_o <= n691_o & n692_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n694_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n695_o <= n693_o & n694_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n696 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n695_o,
    o => gen1_n3_ccnot1_o);
  n699_o <= gen1_n3_ccnot1_n696 (2);
  n700_o <= gen1_n3_ccnot1_n696 (1);
  n701_o <= gen1_n3_ccnot1_n696 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n702_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n703_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n704_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n705_o <= n703_o & n704_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n706 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n705_o,
    o => gen1_n3_cnot1_o);
  n709_o <= gen1_n3_cnot1_n706 (1);
  n710_o <= gen1_n3_cnot1_n706 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n711_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n712_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n713_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n714_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n716_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n717_o <= n715_o & n716_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n718 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n717_o,
    o => gen1_n3_ccnot2_o);
  n721_o <= gen1_n3_ccnot2_n718 (2);
  n722_o <= gen1_n3_ccnot2_n718 (1);
  n723_o <= gen1_n3_ccnot2_n718 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n724_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n725_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n726_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n727_o <= n725_o & n726_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n728 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n727_o,
    o => gen1_n3_cnot2_o);
  n731_o <= gen1_n3_cnot2_n728 (1);
  n732_o <= gen1_n3_cnot2_n728 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n733_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n734_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n986_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n987_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n988_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n735_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n736_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n737_o <= n735_o & n736_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n738_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n740 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n739_o,
    o => gen1_n4_ccnot1_o);
  n743_o <= gen1_n4_ccnot1_n740 (2);
  n744_o <= gen1_n4_ccnot1_n740 (1);
  n745_o <= gen1_n4_ccnot1_n740 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n746_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n747_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n748_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n750 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n749_o,
    o => gen1_n4_cnot1_o);
  n753_o <= gen1_n4_cnot1_n750 (1);
  n754_o <= gen1_n4_cnot1_n750 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n755_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n756_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n757_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n758_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n760_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n762 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n761_o,
    o => gen1_n4_ccnot2_o);
  n765_o <= gen1_n4_ccnot2_n762 (2);
  n766_o <= gen1_n4_ccnot2_n762 (1);
  n767_o <= gen1_n4_ccnot2_n762 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n768_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n769_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n770_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n772 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n771_o,
    o => gen1_n4_cnot2_o);
  n775_o <= gen1_n4_cnot2_n772 (1);
  n776_o <= gen1_n4_cnot2_n772 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n777_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n778_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n989_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n990_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n991_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n779_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n780_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n781_o <= n779_o & n780_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n782_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n783_o <= n781_o & n782_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n784 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n783_o,
    o => gen1_n5_ccnot1_o);
  n787_o <= gen1_n5_ccnot1_n784 (2);
  n788_o <= gen1_n5_ccnot1_n784 (1);
  n789_o <= gen1_n5_ccnot1_n784 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n790_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n791_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n792_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n794 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n793_o,
    o => gen1_n5_cnot1_o);
  n797_o <= gen1_n5_cnot1_n794 (1);
  n798_o <= gen1_n5_cnot1_n794 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n799_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n800_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n801_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n802_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n803_o <= n801_o & n802_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n804_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n805_o <= n803_o & n804_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n806 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n805_o,
    o => gen1_n5_ccnot2_o);
  n809_o <= gen1_n5_ccnot2_n806 (2);
  n810_o <= gen1_n5_ccnot2_n806 (1);
  n811_o <= gen1_n5_ccnot2_n806 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n812_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n813_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n814_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n816 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n815_o,
    o => gen1_n5_cnot2_o);
  n819_o <= gen1_n5_cnot2_n816 (1);
  n820_o <= gen1_n5_cnot2_n816 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n821_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n822_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n992_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n993_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n994_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n823_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n824_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n825_o <= n823_o & n824_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n826_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n827_o <= n825_o & n826_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n828 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n827_o,
    o => gen1_n6_ccnot1_o);
  n831_o <= gen1_n6_ccnot1_n828 (2);
  n832_o <= gen1_n6_ccnot1_n828 (1);
  n833_o <= gen1_n6_ccnot1_n828 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n834_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n835_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n836_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n838 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n837_o,
    o => gen1_n6_cnot1_o);
  n841_o <= gen1_n6_cnot1_n838 (1);
  n842_o <= gen1_n6_cnot1_n838 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n843_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n844_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n845_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n846_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n848_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n849_o <= n847_o & n848_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n850 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n849_o,
    o => gen1_n6_ccnot2_o);
  n853_o <= gen1_n6_ccnot2_n850 (2);
  n854_o <= gen1_n6_ccnot2_n850 (1);
  n855_o <= gen1_n6_ccnot2_n850 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n856_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n857_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n858_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n859_o <= n857_o & n858_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n860 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n859_o,
    o => gen1_n6_cnot2_o);
  n863_o <= gen1_n6_cnot2_n860 (1);
  n864_o <= gen1_n6_cnot2_n860 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n865_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n866_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n995_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n996_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n997_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n867_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n868_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n870_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n872 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n871_o,
    o => gen1_n7_ccnot1_o);
  n875_o <= gen1_n7_ccnot1_n872 (2);
  n876_o <= gen1_n7_ccnot1_n872 (1);
  n877_o <= gen1_n7_ccnot1_n872 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n878_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n879_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n880_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n882 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n881_o,
    o => gen1_n7_cnot1_o);
  n885_o <= gen1_n7_cnot1_n882 (1);
  n886_o <= gen1_n7_cnot1_n882 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n887_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n888_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n889_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n890_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n892_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n894 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n893_o,
    o => gen1_n7_ccnot2_o);
  n897_o <= gen1_n7_ccnot2_n894 (2);
  n898_o <= gen1_n7_ccnot2_n894 (1);
  n899_o <= gen1_n7_ccnot2_n894 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n900_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n901_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n902_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n903_o <= n901_o & n902_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n904 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n903_o,
    o => gen1_n7_cnot2_o);
  n907_o <= gen1_n7_cnot2_n904 (1);
  n908_o <= gen1_n7_cnot2_n904 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n909_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n910_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n998_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n999_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1000_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n911_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n912_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n913_o <= n911_o & n912_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n914_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n916 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n915_o,
    o => gen1_n8_ccnot1_o);
  n919_o <= gen1_n8_ccnot1_n916 (2);
  n920_o <= gen1_n8_ccnot1_n916 (1);
  n921_o <= gen1_n8_ccnot1_n916 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n922_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n923_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n924_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n926 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n925_o,
    o => gen1_n8_cnot1_o);
  n929_o <= gen1_n8_cnot1_n926 (1);
  n930_o <= gen1_n8_cnot1_n926 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n931_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n932_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n933_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n934_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n935_o <= n933_o & n934_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n936_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n938 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n937_o,
    o => gen1_n8_ccnot2_o);
  n941_o <= gen1_n8_ccnot2_n938 (2);
  n942_o <= gen1_n8_ccnot2_n938 (1);
  n943_o <= gen1_n8_ccnot2_n938 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n944_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n945_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n946_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n948 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n947_o,
    o => gen1_n8_cnot2_o);
  n951_o <= gen1_n8_cnot2_n948 (1);
  n952_o <= gen1_n8_cnot2_n948 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n953_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n954_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n955_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n956_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n957_o <= n955_o & n956_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n958 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n957_o,
    o => cnoteb_o);
  n961_o <= cnoteb_n958 (1);
  n962_o <= cnoteb_n958 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n963_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n964_o <= n963_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n965 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n964_o,
    o => cnotea_o);
  n968_o <= cnotea_n965 (1);
  n969_o <= cnotea_n965 (0);
  n970_o <= n968_o & a_s;
  n971_o <= n961_o & b_s;
  n972_o <= n969_o & s_s;
  n973_o <= n951_o & n907_o & n863_o & n819_o & n775_o & n731_o & n687_o & n643_o & n600_o;
  n974_o <= n953_o & n909_o & n865_o & n821_o & n777_o & n733_o & n689_o & n645_o & n601_o;
  n975_o <= n952_o & n908_o & n864_o & n820_o & n776_o & n732_o & n688_o & n644_o & n593_o;
  n976_o <= n954_o & n910_o & n866_o & n822_o & n778_o & n734_o & n690_o & n646_o & n602_o;
  n977_o <= n613_o & n612_o & n611_o & n614_o;
  n978_o <= n624_o & n622_o & n621_o & n623_o;
  n979_o <= n635_o & n634_o & n636_o & n633_o;
  n980_o <= n657_o & n656_o & n655_o & n658_o;
  n981_o <= n668_o & n666_o & n665_o & n667_o;
  n982_o <= n679_o & n678_o & n680_o & n677_o;
  n983_o <= n701_o & n700_o & n699_o & n702_o;
  n984_o <= n712_o & n710_o & n709_o & n711_o;
  n985_o <= n723_o & n722_o & n724_o & n721_o;
  n986_o <= n745_o & n744_o & n743_o & n746_o;
  n987_o <= n756_o & n754_o & n753_o & n755_o;
  n988_o <= n767_o & n766_o & n768_o & n765_o;
  n989_o <= n789_o & n788_o & n787_o & n790_o;
  n990_o <= n800_o & n798_o & n797_o & n799_o;
  n991_o <= n811_o & n810_o & n812_o & n809_o;
  n992_o <= n833_o & n832_o & n831_o & n834_o;
  n993_o <= n844_o & n842_o & n841_o & n843_o;
  n994_o <= n855_o & n854_o & n856_o & n853_o;
  n995_o <= n877_o & n876_o & n875_o & n878_o;
  n996_o <= n888_o & n886_o & n885_o & n887_o;
  n997_o <= n899_o & n898_o & n900_o & n897_o;
  n998_o <= n921_o & n920_o & n919_o & n922_o;
  n999_o <= n932_o & n930_o & n929_o & n931_o;
  n1000_o <= n943_o & n942_o & n944_o & n941_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_4 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_4;

architecture rtl of cordich_stage_8_4 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n471_o : std_logic_vector (9 downto 0);
  signal add1_n472 : std_logic_vector (9 downto 0);
  signal add1_n473 : std_logic_vector (9 downto 0);
  signal add1_n474 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n481_o : std_logic;
  signal addsub_n482 : std_logic;
  signal addsub_n483 : std_logic_vector (9 downto 0);
  signal addsub_n484 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n491_o : std_logic;
  signal cnotr1_n492 : std_logic;
  signal cnotr1_n493 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n498_o : std_logic;
  signal cnotr2_n499 : std_logic;
  signal cnotr2_n500 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n507 : std_logic;
  signal gen0_cnotr3_n508 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n513_o : std_logic_vector (4 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n516 : std_logic;
  signal gen0_cnotr4_n517 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n522_o : std_logic_vector (4 downto 0);
  signal n523_o : std_logic_vector (3 downto 0);
  signal n524_o : std_logic_vector (8 downto 0);
  signal n525_o : std_logic;
  signal gen0_cnotr5_n526 : std_logic;
  signal gen0_cnotr5_n527 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n532_o : std_logic_vector (4 downto 0);
  signal n533_o : std_logic_vector (3 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (7 downto 0);
  signal n536_o : std_logic_vector (8 downto 0);
  signal add2_n537 : std_logic_vector (8 downto 0);
  signal add2_n538 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal cnotr6_n548 : std_logic;
  signal cnotr6_n549 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic_vector (7 downto 0);
  signal cnotr7_n556 : std_logic;
  signal cnotr7_n557 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n562_o : std_logic;
  signal alut1_n563 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n566 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n569_o : std_logic_vector (14 downto 0);
  signal n570_o : std_logic_vector (8 downto 0);
  signal n571_o : std_logic_vector (9 downto 0);
  signal n572_o : std_logic_vector (9 downto 0);
  signal n573_o : std_logic_vector (9 downto 0);
  signal n574_o : std_logic_vector (5 downto 0);
begin
  g <= n569_o;
  a_out <= add2_n538;
  c_out <= n570_o;
  x_out <= add1_n474;
  y_out <= addsub_n484;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n472; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n571_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n572_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n493; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n473; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n500; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n573_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n574_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n563; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n549; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n537; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n566; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n517; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n536_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n471_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n472 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n473 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n474 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n471_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n481_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n482 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n483 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n484 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n481_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n491_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n492 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n493 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n491_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n498_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n499 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n500 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n498_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n505_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n506_o <= w (14 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n507 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n508 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n505_o,
    i => n506_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n513_o <= y (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n514_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n515_o <= y_4 (9 downto 6);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n516 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n517 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n514_o,
    i => n515_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n522_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n523_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n524_o <= n522_o & n523_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n525_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n526 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n527 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n525_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n532_o <= x_1 (8 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n533_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n534_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n535_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n536_o <= n534_o & n535_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n537 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n538 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n543_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n544_o <= not n543_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n545_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n546_o <= not n545_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n547_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n548 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n549 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n547_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n554_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n555_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n556 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n557 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n554_o,
    i => n555_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n562_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n563 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n566 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_4 port map (
    i => c_3,
    o => alut2_o);
  n569_o <= n533_o & addsub_n483 & cnotr7_n556;
  n570_o <= cnotr7_n557 & n562_o;
  n571_o <= gen0_cnotr5_n527 & gen0_cnotr5_n526 & n532_o;
  n572_o <= gen0_cnotr3_n508 & gen0_cnotr3_n507 & n513_o;
  n573_o <= gen0_cnotr4_n516 & n524_o;
  n574_o <= n546_o & addsub_n482 & cnotr6_n548 & cnotr2_n499 & cnotr1_n492 & n544_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n361_o : std_logic_vector (9 downto 0);
  signal add1_n362 : std_logic_vector (9 downto 0);
  signal add1_n363 : std_logic_vector (9 downto 0);
  signal add1_n364 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n371_o : std_logic;
  signal addsub_n372 : std_logic;
  signal addsub_n373 : std_logic_vector (9 downto 0);
  signal addsub_n374 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n381_o : std_logic;
  signal cnotr1_n382 : std_logic;
  signal cnotr1_n383 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n388_o : std_logic;
  signal cnotr2_n389 : std_logic;
  signal cnotr2_n390 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n397 : std_logic;
  signal gen0_cnotr3_n398 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n403_o : std_logic_vector (5 downto 0);
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n406 : std_logic;
  signal gen0_cnotr4_n407 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n412_o : std_logic_vector (5 downto 0);
  signal n413_o : std_logic_vector (2 downto 0);
  signal n414_o : std_logic_vector (8 downto 0);
  signal n415_o : std_logic;
  signal gen0_cnotr5_n416 : std_logic;
  signal gen0_cnotr5_n417 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n422_o : std_logic_vector (5 downto 0);
  signal n423_o : std_logic_vector (2 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (7 downto 0);
  signal n426_o : std_logic_vector (8 downto 0);
  signal add2_n427 : std_logic_vector (8 downto 0);
  signal add2_n428 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal cnotr6_n438 : std_logic;
  signal cnotr6_n439 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (7 downto 0);
  signal cnotr7_n446 : std_logic;
  signal cnotr7_n447 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n452_o : std_logic;
  signal alut1_n453 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n456 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n459_o : std_logic_vector (13 downto 0);
  signal n460_o : std_logic_vector (8 downto 0);
  signal n461_o : std_logic_vector (9 downto 0);
  signal n462_o : std_logic_vector (9 downto 0);
  signal n463_o : std_logic_vector (9 downto 0);
  signal n464_o : std_logic_vector (5 downto 0);
begin
  g <= n459_o;
  a_out <= add2_n428;
  c_out <= n460_o;
  x_out <= add1_n364;
  y_out <= addsub_n374;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n362; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n461_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n462_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n383; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n363; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n390; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n463_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n464_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n453; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n439; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n427; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n456; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n407; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n426_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n361_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n362 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n363 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n364 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n361_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n371_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n372 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n373 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n374 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n371_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n381_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n382 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n383 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n381_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n388_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n389 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n390 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n388_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n395_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n396_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n397 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n398 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n395_o,
    i => n396_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n403_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n404_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n405_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n406 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n407 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n404_o,
    i => n405_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n412_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n413_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n414_o <= n412_o & n413_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n415_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n416 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n417 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n415_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n422_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n423_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n424_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n425_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n426_o <= n424_o & n425_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n427 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n428 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n433_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n434_o <= not n433_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n435_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n436_o <= not n435_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n437_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n438 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n439 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n437_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n444_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n445_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n446 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n447 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n444_o,
    i => n445_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n452_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n453 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n456 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n459_o <= n423_o & addsub_n373 & cnotr7_n446;
  n460_o <= cnotr7_n447 & n452_o;
  n461_o <= gen0_cnotr5_n417 & gen0_cnotr5_n416 & n422_o;
  n462_o <= gen0_cnotr3_n398 & gen0_cnotr3_n397 & n403_o;
  n463_o <= gen0_cnotr4_n406 & n414_o;
  n464_o <= n436_o & addsub_n372 & cnotr6_n438 & cnotr2_n389 & cnotr1_n382 & n434_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n251_o : std_logic_vector (9 downto 0);
  signal add1_n252 : std_logic_vector (9 downto 0);
  signal add1_n253 : std_logic_vector (9 downto 0);
  signal add1_n254 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n261_o : std_logic;
  signal addsub_n262 : std_logic;
  signal addsub_n263 : std_logic_vector (9 downto 0);
  signal addsub_n264 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n271_o : std_logic;
  signal cnotr1_n272 : std_logic;
  signal cnotr1_n273 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n278_o : std_logic;
  signal cnotr2_n279 : std_logic;
  signal cnotr2_n280 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n287 : std_logic;
  signal gen0_cnotr3_n288 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n293_o : std_logic_vector (6 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n296 : std_logic;
  signal gen0_cnotr4_n297 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n302_o : std_logic_vector (6 downto 0);
  signal n303_o : std_logic_vector (1 downto 0);
  signal n304_o : std_logic_vector (8 downto 0);
  signal n305_o : std_logic;
  signal gen0_cnotr5_n306 : std_logic;
  signal gen0_cnotr5_n307 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n312_o : std_logic_vector (6 downto 0);
  signal n313_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic_vector (7 downto 0);
  signal n316_o : std_logic_vector (8 downto 0);
  signal add2_n317 : std_logic_vector (8 downto 0);
  signal add2_n318 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal cnotr6_n328 : std_logic;
  signal cnotr6_n329 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic_vector (7 downto 0);
  signal cnotr7_n336 : std_logic;
  signal cnotr7_n337 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n342_o : std_logic;
  signal alut1_n343 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n346 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n349_o : std_logic_vector (12 downto 0);
  signal n350_o : std_logic_vector (8 downto 0);
  signal n351_o : std_logic_vector (9 downto 0);
  signal n352_o : std_logic_vector (9 downto 0);
  signal n353_o : std_logic_vector (9 downto 0);
  signal n354_o : std_logic_vector (5 downto 0);
begin
  g <= n349_o;
  a_out <= add2_n318;
  c_out <= n350_o;
  x_out <= add1_n254;
  y_out <= addsub_n264;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n252; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n351_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n352_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n273; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n280; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n353_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n354_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n343; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n329; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n317; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n346; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n297; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n316_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n251_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n252 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n253 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n254 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n251_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n261_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n262 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n263 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n264 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n261_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n271_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n272 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n273 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n271_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n278_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n279 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n280 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n278_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n285_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n286_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n287 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n288 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n285_o,
    i => n286_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n293_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n294_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n295_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n296 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n297 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n294_o,
    i => n295_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n302_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n303_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n304_o <= n302_o & n303_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n305_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n306 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n307 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n305_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n312_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n313_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n314_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n315_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n316_o <= n314_o & n315_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n317 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n318 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n323_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n324_o <= not n323_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n325_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n326_o <= not n325_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n327_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n328 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n329 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n327_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n334_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n335_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n336 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n337 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n334_o,
    i => n335_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n342_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n343 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n346 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n349_o <= n313_o & addsub_n263 & cnotr7_n336;
  n350_o <= cnotr7_n337 & n342_o;
  n351_o <= gen0_cnotr5_n307 & gen0_cnotr5_n306 & n312_o;
  n352_o <= gen0_cnotr3_n288 & gen0_cnotr3_n287 & n293_o;
  n353_o <= gen0_cnotr4_n296 & n304_o;
  n354_o <= n326_o & addsub_n262 & cnotr6_n328 & cnotr2_n279 & cnotr1_n272 & n324_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n141_o : std_logic_vector (9 downto 0);
  signal add1_n142 : std_logic_vector (9 downto 0);
  signal add1_n143 : std_logic_vector (9 downto 0);
  signal add1_n144 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n151_o : std_logic;
  signal addsub_n152 : std_logic;
  signal addsub_n153 : std_logic_vector (9 downto 0);
  signal addsub_n154 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n161_o : std_logic;
  signal cnotr1_n162 : std_logic;
  signal cnotr1_n163 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n168_o : std_logic;
  signal cnotr2_n169 : std_logic;
  signal cnotr2_n170 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal gen0_cnotr3_n177 : std_logic;
  signal gen0_cnotr3_n178 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n183_o : std_logic_vector (7 downto 0);
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal gen0_cnotr4_n186 : std_logic;
  signal gen0_cnotr4_n187 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n192_o : std_logic_vector (7 downto 0);
  signal n193_o : std_logic;
  signal n194_o : std_logic_vector (8 downto 0);
  signal n195_o : std_logic;
  signal gen0_cnotr5_n196 : std_logic;
  signal gen0_cnotr5_n197 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n202_o : std_logic_vector (7 downto 0);
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic_vector (7 downto 0);
  signal n206_o : std_logic_vector (8 downto 0);
  signal add2_n207 : std_logic_vector (8 downto 0);
  signal add2_n208 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal cnotr6_n218 : std_logic;
  signal cnotr6_n219 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic_vector (7 downto 0);
  signal cnotr7_n226 : std_logic;
  signal cnotr7_n227 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n232_o : std_logic;
  signal alut1_n233 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n236 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n239_o : std_logic_vector (11 downto 0);
  signal n240_o : std_logic_vector (8 downto 0);
  signal n241_o : std_logic_vector (9 downto 0);
  signal n242_o : std_logic_vector (9 downto 0);
  signal n243_o : std_logic_vector (9 downto 0);
  signal n244_o : std_logic_vector (5 downto 0);
begin
  g <= n239_o;
  a_out <= add2_n208;
  c_out <= n240_o;
  x_out <= add1_n144;
  y_out <= addsub_n154;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n142; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n241_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n242_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n163; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n143; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n170; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n243_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n244_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n233; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n219; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n207; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n236; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n187; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n206_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n141_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n142 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n143 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n144 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n141_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n151_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n152 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n153 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n154 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n151_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n161_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n162 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n163 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n161_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n168_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n169 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n170 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n168_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n175_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n176_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n177 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n178 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n175_o,
    i => n176_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n183_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n184_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n185_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n186 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n187 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n184_o,
    i => n185_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n192_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n193_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n194_o <= n192_o & n193_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n195_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n196 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n197 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n195_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n202_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n203_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n204_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n205_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n206_o <= n204_o & n205_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n207 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n208 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n213_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n214_o <= not n213_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n215_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n216_o <= not n215_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n217_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n218 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n219 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n217_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n224_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n225_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n226 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n227 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n224_o,
    i => n225_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n232_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n233 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n236 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n239_o <= n203_o & addsub_n153 & cnotr7_n226;
  n240_o <= cnotr7_n227 & n232_o;
  n241_o <= gen0_cnotr5_n197 & gen0_cnotr5_n196 & n202_o;
  n242_o <= gen0_cnotr3_n178 & gen0_cnotr3_n177 & n183_o;
  n243_o <= gen0_cnotr4_n186 & n194_o;
  n244_o <= n216_o & addsub_n152 & cnotr6_n218 & cnotr2_n169 & cnotr1_n162 & n214_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_5 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_5;

architecture rtl of inith_lookup_9_5 is
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic;
  signal n130_o : std_logic;
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic_vector (8 downto 0);
begin
  o <= n135_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n122_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n123_o <= not n122_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n124_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n125_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n126_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n127_o <= not n126_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n128_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n129_o <= not n128_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n130_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n131_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n132_o <= not n131_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n133_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n134_o <= i (0);
  n135_o <= n123_o & n124_o & n125_o & n127_o & n129_o & n130_o & n132_o & n133_o & n134_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (81 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (81 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (53 downto 0);
  signal as : std_logic_vector (53 downto 0);
  signal xs : std_logic_vector (59 downto 0);
  signal ys : std_logic_vector (59 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n75_o : std_logic_vector (14 downto 0);
  signal n76_o : std_logic_vector (8 downto 0);
  signal n77_o : std_logic_vector (8 downto 0);
  signal n78_o : std_logic_vector (9 downto 0);
  signal n79_o : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (9 downto 0);
  signal n95_o : std_logic_vector (14 downto 0);
  signal n96_o : std_logic_vector (8 downto 0);
  signal n97_o : std_logic_vector (8 downto 0);
  signal n98_o : std_logic_vector (9 downto 0);
  signal n99_o : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (9 downto 0);
  signal n116_o : std_logic_vector (81 downto 0);
  signal n117_o : std_logic_vector (53 downto 0);
  signal n118_o : std_logic_vector (53 downto 0);
  signal n119_o : std_logic_vector (59 downto 0);
  signal n120_o : std_logic_vector (59 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n116_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n117_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n118_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n119_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n120_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_5 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (53 downto 45);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (53 downto 45);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (59 downto 50);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (59 downto 50);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (53 downto 39);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_8_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (68 downto 54);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (44 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (44 downto 36);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (49 downto 40);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (49 downto 40);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_8_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  n116_o <= (12 downto 0 => 'Z') & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n117_o <= gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n118_o <= gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n119_o <= gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n120_o <= gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
