#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 17 23:04:54 2025
# Process ID: 14016
# Current directory: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26888 C:\Users\timhs\OneDrive\Documents\Vivado\Final_Project\FPGA-SDcard-Reader-SPI-master\FPGA-SDcard-Reader-SPI-master\example-vivado-readfile\Nexys4-ReadFile.xpr
# Log file: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/vivado.log
# Journal file: C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile\vivado.jou
# Running On: Tims-Laptop, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.xpr
upgrade_project -migrate_output_products
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/IP/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/IP/clk_wiz_0/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.ip_user_files -ipstatic_source_dir C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.cache/compile_simlib/modelsim} {questa=C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.cache/compile_simlib/questa} {riviera=C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.cache/compile_simlib/riviera} {activehdl=C:/Users/timhs/OneDrive/Documents/Vivado/Final_Project/FPGA-SDcard-Reader-SPI-master/FPGA-SDcard-Reader-SPI-master/example-vivado-readfile/Nexys4-ReadFile.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
