

================================================================
== Vitis HLS Report for 'dft_Pipeline_DFT_Loop'
================================================================
* Date:           Sun Nov 13 21:43:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.254 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  0.551 us|  0.551 us|  165|  165|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      163|      163|        37|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|    2284|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2284|    399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_652_p2                   |         +|   0|  0|  13|          10|           3|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state37_pp0_iter36_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_614_p2                  |      icmp|   0|  0|  11|          10|          11|
    |or_ln77_fu_638_p2                    |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|  38|          31|          19|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_0_load  |  14|          3|   10|         30|
    |i_1_0_fu_66                  |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  41|          9|   22|         54|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add33_i_1_reg_1004                 |  32|   0|   32|          0|
    |add33_i_2_reg_1024                 |  32|   0|   32|          0|
    |add33_i_3_reg_1044                 |  32|   0|   32|          0|
    |add33_i_reg_984                    |  32|   0|   32|          0|
    |add36_i_1_reg_1009                 |  32|   0|   32|          0|
    |add36_i_2_reg_1029                 |  32|   0|   32|          0|
    |add36_i_3_reg_1049                 |  32|   0|   32|          0|
    |add36_i_reg_989                    |  32|   0|   32|          0|
    |add_ln68_reg_745                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |buf0_I_1_load_1_reg_786            |  32|   0|   32|          0|
    |buf0_I_1_load_reg_762              |  32|   0|   32|          0|
    |buf0_I_2_load_1_reg_944            |  32|   0|   32|          0|
    |buf0_I_2_load_reg_896              |  32|   0|   32|          0|
    |buf0_I_3_load_1_reg_792            |  32|   0|   32|          0|
    |buf0_I_3_load_reg_768              |  32|   0|   32|          0|
    |buf0_I_load_1_reg_938              |  32|   0|   32|          0|
    |buf0_I_load_reg_890                |  32|   0|   32|          0|
    |buf0_R_1_load_1_reg_774            |  32|   0|   32|          0|
    |buf0_R_1_load_reg_750              |  32|   0|   32|          0|
    |buf0_R_2_load_1_reg_932            |  32|   0|   32|          0|
    |buf0_R_2_load_reg_884              |  32|   0|   32|          0|
    |buf0_R_3_load_1_reg_780            |  32|   0|   32|          0|
    |buf0_R_3_load_reg_756              |  32|   0|   32|          0|
    |buf0_R_load_1_reg_926              |  32|   0|   32|          0|
    |buf0_R_load_reg_878                |  32|   0|   32|          0|
    |i_1_0_fu_66                        |  10|   0|   10|          0|
    |mul23_i_1_reg_808                  |  32|   0|   32|          0|
    |mul23_i_2_reg_818                  |  32|   0|   32|          0|
    |mul23_i_3_reg_828                  |  32|   0|   32|          0|
    |mul23_i_reg_798                    |  32|   0|   32|          0|
    |mul25_i_1_reg_813                  |  32|   0|   32|          0|
    |mul25_i_2_reg_823                  |  32|   0|   32|          0|
    |mul25_i_3_reg_833                  |  32|   0|   32|          0|
    |mul25_i_reg_803                    |  32|   0|   32|          0|
    |sub27_i_1_reg_994                  |  32|   0|   32|          0|
    |sub27_i_2_reg_1014                 |  32|   0|   32|          0|
    |sub27_i_3_reg_1034                 |  32|   0|   32|          0|
    |sub27_i_reg_974                    |  32|   0|   32|          0|
    |sub30_i_1_reg_999                  |  32|   0|   32|          0|
    |sub30_i_2_reg_1019                 |  32|   0|   32|          0|
    |sub30_i_3_reg_1039                 |  32|   0|   32|          0|
    |sub30_i_reg_979                    |  32|   0|   32|          0|
    |t_I_1_reg_956                      |  32|   0|   32|          0|
    |t_I_2_reg_968                      |  32|   0|   32|          0|
    |t_I_reg_908                        |  32|   0|   32|          0|
    |t_I_s_reg_920                      |  32|   0|   32|          0|
    |t_R_1_reg_950                      |  32|   0|   32|          0|
    |t_R_2_reg_962                      |  32|   0|   32|          0|
    |t_R_reg_902                        |  32|   0|   32|          0|
    |t_R_s_reg_914                      |  32|   0|   32|          0|
    |zext_ln77_1_reg_709                |   7|   0|   64|         57|
    |zext_ln77_reg_673                  |   8|   0|   64|         56|
    |buf0_I_1_load_1_reg_786            |  64|  32|   32|          0|
    |buf0_I_1_load_reg_762              |  64|  32|   32|          0|
    |buf0_I_3_load_1_reg_792            |  64|  32|   32|          0|
    |buf0_I_3_load_reg_768              |  64|  32|   32|          0|
    |buf0_R_1_load_1_reg_774            |  64|  32|   32|          0|
    |buf0_R_1_load_reg_750              |  64|  32|   32|          0|
    |buf0_R_3_load_1_reg_780            |  64|  32|   32|          0|
    |buf0_R_3_load_reg_756              |  64|  32|   32|          0|
    |zext_ln77_1_reg_709                |  64|  32|   64|         57|
    |zext_ln77_reg_673                  |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2284| 320| 2141|        226|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_404_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_404_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_404_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_404_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_404_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_408_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_408_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_408_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_408_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_408_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_412_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_412_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_412_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_412_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_412_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_416_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_416_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_416_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_416_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_416_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_420_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_420_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_420_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_420_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_420_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_424_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_424_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_424_p_opcode  |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_424_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_424_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_428_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_428_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_428_p_opcode  |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_428_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_428_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_432_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_432_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_432_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_432_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_432_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_436_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_436_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_436_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_436_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_436_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_440_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_440_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_440_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_440_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_440_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_444_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_444_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_444_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_444_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_444_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_448_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_448_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_448_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_448_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_448_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_452_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_452_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_452_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_452_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_452_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_456_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_456_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_456_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_456_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_456_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_460_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_460_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_460_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_460_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_460_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_464_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_464_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_464_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_464_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_464_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_468_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_468_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_468_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_468_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_468_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_472_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_472_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_472_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_472_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_472_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_476_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_476_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_476_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_476_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_476_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_480_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_480_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_480_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_480_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_480_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_484_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_484_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_484_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_484_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_484_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_488_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_488_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_488_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_488_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_488_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_492_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_492_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_492_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_492_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_492_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_496_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_496_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_496_p_opcode  |  out|    2|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_496_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_496_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_500_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_500_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_500_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_500_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_504_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_504_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_504_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_504_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_508_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_508_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_508_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_508_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_512_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_512_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_512_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_512_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_516_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_516_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_516_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_516_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_520_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_520_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_520_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_520_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_524_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_524_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_524_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_524_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_528_p_din0    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_528_p_din1    |  out|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_528_p_dout0   |   in|   32|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|grp_fu_528_p_ce      |  out|    1|  ap_ctrl_hs|  dft_Pipeline_DFT_Loop|  return value|
|buf1_I_3_address0    |  out|    8|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_ce0         |  out|    1|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_we0         |  out|    1|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_d0          |  out|   32|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_address1    |  out|    8|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_ce1         |  out|    1|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_we1         |  out|    1|   ap_memory|               buf1_I_3|         array|
|buf1_I_3_d1          |  out|   32|   ap_memory|               buf1_I_3|         array|
|buf1_I_2_address0    |  out|    8|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_ce0         |  out|    1|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_we0         |  out|    1|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_d0          |  out|   32|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_address1    |  out|    8|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_ce1         |  out|    1|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_we1         |  out|    1|   ap_memory|               buf1_I_2|         array|
|buf1_I_2_d1          |  out|   32|   ap_memory|               buf1_I_2|         array|
|buf1_I_1_address0    |  out|    8|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_ce0         |  out|    1|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_we0         |  out|    1|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_d0          |  out|   32|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_address1    |  out|    8|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_ce1         |  out|    1|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_we1         |  out|    1|   ap_memory|               buf1_I_1|         array|
|buf1_I_1_d1          |  out|   32|   ap_memory|               buf1_I_1|         array|
|buf1_I_address0      |  out|    8|   ap_memory|                 buf1_I|         array|
|buf1_I_ce0           |  out|    1|   ap_memory|                 buf1_I|         array|
|buf1_I_we0           |  out|    1|   ap_memory|                 buf1_I|         array|
|buf1_I_d0            |  out|   32|   ap_memory|                 buf1_I|         array|
|buf1_I_address1      |  out|    8|   ap_memory|                 buf1_I|         array|
|buf1_I_ce1           |  out|    1|   ap_memory|                 buf1_I|         array|
|buf1_I_we1           |  out|    1|   ap_memory|                 buf1_I|         array|
|buf1_I_d1            |  out|   32|   ap_memory|                 buf1_I|         array|
|buf1_R_3_address0    |  out|    8|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_ce0         |  out|    1|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_we0         |  out|    1|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_d0          |  out|   32|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_address1    |  out|    8|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_ce1         |  out|    1|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_we1         |  out|    1|   ap_memory|               buf1_R_3|         array|
|buf1_R_3_d1          |  out|   32|   ap_memory|               buf1_R_3|         array|
|buf1_R_2_address0    |  out|    8|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_ce0         |  out|    1|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_we0         |  out|    1|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_d0          |  out|   32|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_address1    |  out|    8|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_ce1         |  out|    1|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_we1         |  out|    1|   ap_memory|               buf1_R_2|         array|
|buf1_R_2_d1          |  out|   32|   ap_memory|               buf1_R_2|         array|
|buf1_R_1_address0    |  out|    8|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_ce0         |  out|    1|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_we0         |  out|    1|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_d0          |  out|   32|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_address1    |  out|    8|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_ce1         |  out|    1|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_we1         |  out|    1|   ap_memory|               buf1_R_1|         array|
|buf1_R_1_d1          |  out|   32|   ap_memory|               buf1_R_1|         array|
|buf1_R_address0      |  out|    8|   ap_memory|                 buf1_R|         array|
|buf1_R_ce0           |  out|    1|   ap_memory|                 buf1_R|         array|
|buf1_R_we0           |  out|    1|   ap_memory|                 buf1_R|         array|
|buf1_R_d0            |  out|   32|   ap_memory|                 buf1_R|         array|
|buf1_R_address1      |  out|    8|   ap_memory|                 buf1_R|         array|
|buf1_R_ce1           |  out|    1|   ap_memory|                 buf1_R|         array|
|buf1_R_we1           |  out|    1|   ap_memory|                 buf1_R|         array|
|buf1_R_d1            |  out|   32|   ap_memory|                 buf1_R|         array|
|buf0_R_address0      |  out|    8|   ap_memory|                 buf0_R|         array|
|buf0_R_ce0           |  out|    1|   ap_memory|                 buf0_R|         array|
|buf0_R_q0            |   in|   32|   ap_memory|                 buf0_R|         array|
|buf0_R_address1      |  out|    8|   ap_memory|                 buf0_R|         array|
|buf0_R_ce1           |  out|    1|   ap_memory|                 buf0_R|         array|
|buf0_R_q1            |   in|   32|   ap_memory|                 buf0_R|         array|
|buf0_R_1_address0    |  out|    8|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_ce0         |  out|    1|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_q0          |   in|   32|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_address1    |  out|    8|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_ce1         |  out|    1|   ap_memory|               buf0_R_1|         array|
|buf0_R_1_q1          |   in|   32|   ap_memory|               buf0_R_1|         array|
|buf0_R_2_address0    |  out|    8|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_ce0         |  out|    1|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_q0          |   in|   32|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_address1    |  out|    8|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_ce1         |  out|    1|   ap_memory|               buf0_R_2|         array|
|buf0_R_2_q1          |   in|   32|   ap_memory|               buf0_R_2|         array|
|buf0_R_3_address0    |  out|    8|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_ce0         |  out|    1|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_q0          |   in|   32|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_address1    |  out|    8|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_ce1         |  out|    1|   ap_memory|               buf0_R_3|         array|
|buf0_R_3_q1          |   in|   32|   ap_memory|               buf0_R_3|         array|
|buf0_I_address0      |  out|    8|   ap_memory|                 buf0_I|         array|
|buf0_I_ce0           |  out|    1|   ap_memory|                 buf0_I|         array|
|buf0_I_q0            |   in|   32|   ap_memory|                 buf0_I|         array|
|buf0_I_address1      |  out|    8|   ap_memory|                 buf0_I|         array|
|buf0_I_ce1           |  out|    1|   ap_memory|                 buf0_I|         array|
|buf0_I_q1            |   in|   32|   ap_memory|                 buf0_I|         array|
|buf0_I_1_address0    |  out|    8|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_ce0         |  out|    1|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_q0          |   in|   32|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_address1    |  out|    8|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_ce1         |  out|    1|   ap_memory|               buf0_I_1|         array|
|buf0_I_1_q1          |   in|   32|   ap_memory|               buf0_I_1|         array|
|buf0_I_2_address0    |  out|    8|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_ce0         |  out|    1|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_q0          |   in|   32|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_address1    |  out|    8|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_ce1         |  out|    1|   ap_memory|               buf0_I_2|         array|
|buf0_I_2_q1          |   in|   32|   ap_memory|               buf0_I_2|         array|
|buf0_I_3_address0    |  out|    8|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_ce0         |  out|    1|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_q0          |   in|   32|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_address1    |  out|    8|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_ce1         |  out|    1|   ap_memory|               buf0_I_3|         array|
|buf0_I_3_q1          |   in|   32|   ap_memory|               buf0_I_3|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_1_0 = alloca i32 1"   --->   Operation 40 'alloca' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i_1_0"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i6.0"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_1_0_load = load i10 %i_1_0" [fft.cpp:68]   --->   Operation 43 'load' 'i_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln68 = icmp_eq  i10 %i_1_0_load, i10 512" [fft.cpp:68]   --->   Operation 45 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc.i6.split.0, void %_Z9fft_stageILi1EEvPfS0_S0_S0_.exit.exitStub" [fft.cpp:68]   --->   Operation 46 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_1_0_load, i32 1, i32 8" [fft.cpp:77]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %trunc_ln" [fft.cpp:77]   --->   Operation 48 'zext' 'zext_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf0_R_1_addr_1 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 49 'getelementptr' 'buf0_R_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf0_R_3_addr_1 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 50 'getelementptr' 'buf0_R_3_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%buf0_R_1_load = load i8 %buf0_R_1_addr_1" [fft.cpp:77]   --->   Operation 51 'load' 'buf0_R_1_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%buf0_R_3_load = load i8 %buf0_R_3_addr_1" [fft.cpp:77]   --->   Operation 52 'load' 'buf0_R_3_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf0_I_1_addr_1 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 53 'getelementptr' 'buf0_I_1_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf0_I_3_addr_1 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 54 'getelementptr' 'buf0_I_3_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%buf0_I_1_load = load i8 %buf0_I_1_addr_1" [fft.cpp:78]   --->   Operation 55 'load' 'buf0_I_1_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%buf0_I_3_load = load i8 %buf0_I_3_addr_1" [fft.cpp:78]   --->   Operation 56 'load' 'buf0_I_3_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln77 = or i8 %trunc_ln, i8 1" [fft.cpp:77]   --->   Operation 57 'or' 'or_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %or_ln77" [fft.cpp:77]   --->   Operation 58 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf0_R_1_addr_2 = getelementptr i32 %buf0_R_1, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 59 'getelementptr' 'buf0_R_1_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf0_R_3_addr_2 = getelementptr i32 %buf0_R_3, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 60 'getelementptr' 'buf0_R_3_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%buf0_R_1_load_1 = load i8 %buf0_R_1_addr_2" [fft.cpp:77]   --->   Operation 61 'load' 'buf0_R_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%buf0_R_3_load_1 = load i8 %buf0_R_3_addr_2" [fft.cpp:77]   --->   Operation 62 'load' 'buf0_R_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf0_I_1_addr_2 = getelementptr i32 %buf0_I_1, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 63 'getelementptr' 'buf0_I_1_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf0_I_3_addr_2 = getelementptr i32 %buf0_I_3, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 64 'getelementptr' 'buf0_I_3_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%buf0_I_1_load_1 = load i8 %buf0_I_1_addr_2" [fft.cpp:78]   --->   Operation 65 'load' 'buf0_I_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%buf0_I_3_load_1 = load i8 %buf0_I_3_addr_2" [fft.cpp:78]   --->   Operation 66 'load' 'buf0_I_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln68 = add i10 %i_1_0_load, i10 4" [fft.cpp:68]   --->   Operation 67 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%buf0_R_1_load = load i8 %buf0_R_1_addr_1" [fft.cpp:77]   --->   Operation 68 'load' 'buf0_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%buf0_R_3_load = load i8 %buf0_R_3_addr_1" [fft.cpp:77]   --->   Operation 69 'load' 'buf0_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%buf0_I_1_load = load i8 %buf0_I_1_addr_1" [fft.cpp:78]   --->   Operation 70 'load' 'buf0_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%buf0_I_3_load = load i8 %buf0_I_3_addr_1" [fft.cpp:78]   --->   Operation 71 'load' 'buf0_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%buf0_R_1_load_1 = load i8 %buf0_R_1_addr_2" [fft.cpp:77]   --->   Operation 72 'load' 'buf0_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%buf0_R_3_load_1 = load i8 %buf0_R_3_addr_2" [fft.cpp:77]   --->   Operation 73 'load' 'buf0_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%buf0_I_1_load_1 = load i8 %buf0_I_1_addr_2" [fft.cpp:78]   --->   Operation 74 'load' 'buf0_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%buf0_I_3_load_1 = load i8 %buf0_I_3_addr_2" [fft.cpp:78]   --->   Operation 75 'load' 'buf0_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln68 = store i10 %add_ln68, i10 %i_1_0" [fft.cpp:68]   --->   Operation 76 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 77 [8/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 77 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [8/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 78 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [8/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 79 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [8/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 80 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [8/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 81 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [8/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 82 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [8/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 83 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [8/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 84 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 85 [7/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 85 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [7/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 86 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [7/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 87 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [7/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 88 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [7/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 89 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [7/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 90 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [7/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 91 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [7/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 92 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 93 [6/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 93 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [6/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 94 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [6/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 95 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [6/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 96 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [6/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 97 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [6/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 98 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [6/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 99 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [6/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 100 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 101 [5/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 101 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [5/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 102 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [5/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 103 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [5/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 104 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [5/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 105 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [5/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 106 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [5/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 107 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [5/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 108 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 109 [4/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 109 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [4/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 110 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [4/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 111 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [4/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 112 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [4/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 113 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [4/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 114 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [4/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 115 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [4/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 116 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 117 [3/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 117 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [3/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 118 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [3/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 119 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [3/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 120 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [3/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 121 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [3/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 122 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [3/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 123 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [3/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 124 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 125 [2/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 125 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [2/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 126 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 127 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [2/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 128 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [2/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 129 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 130 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [2/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 131 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [2/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 132 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 133 [1/8] (2.56ns)   --->   "%mul23_i = fmul i32 %buf0_I_1_load, i32 -0" [fft.cpp:82]   --->   Operation 133 'fmul' 'mul23_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/8] (2.56ns)   --->   "%mul25_i = fmul i32 %buf0_R_1_load, i32 -0" [fft.cpp:83]   --->   Operation 134 'fmul' 'mul25_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/8] (2.56ns)   --->   "%mul23_i_1 = fmul i32 %buf0_I_3_load, i32 -0" [fft.cpp:82]   --->   Operation 135 'fmul' 'mul23_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/8] (2.56ns)   --->   "%mul25_i_1 = fmul i32 %buf0_R_3_load, i32 -0" [fft.cpp:83]   --->   Operation 136 'fmul' 'mul25_i_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/8] (2.56ns)   --->   "%mul23_i_2 = fmul i32 %buf0_I_1_load_1, i32 -0" [fft.cpp:82]   --->   Operation 137 'fmul' 'mul23_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/8] (2.56ns)   --->   "%mul25_i_2 = fmul i32 %buf0_R_1_load_1, i32 -0" [fft.cpp:83]   --->   Operation 138 'fmul' 'mul25_i_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/8] (2.56ns)   --->   "%mul23_i_3 = fmul i32 %buf0_I_3_load_1, i32 -0" [fft.cpp:82]   --->   Operation 139 'fmul' 'mul23_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/8] (2.56ns)   --->   "%mul25_i_3 = fmul i32 %buf0_R_3_load_1, i32 -0" [fft.cpp:83]   --->   Operation 140 'fmul' 'mul25_i_3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.12>
ST_11 : Operation 141 [13/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 141 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [13/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 142 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [13/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 143 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [13/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 144 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [13/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 145 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [13/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 146 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [13/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 147 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [13/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 148 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 149 [12/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 149 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [12/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 150 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [12/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 151 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [12/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 152 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [12/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 153 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [12/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 154 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [12/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 155 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [12/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 156 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.12>
ST_13 : Operation 157 [11/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 157 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [11/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 158 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [11/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 159 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [11/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 160 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [11/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 161 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [11/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 162 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [11/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 163 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [11/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 164 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.12>
ST_14 : Operation 165 [10/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 165 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [10/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 166 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [10/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 167 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [10/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 168 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [10/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 169 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [10/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 170 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [10/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 171 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [10/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 172 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.12>
ST_15 : Operation 173 [9/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 173 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [9/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 174 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [9/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 175 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [9/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 176 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [9/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 177 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [9/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 178 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [9/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 179 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [9/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 180 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.12>
ST_16 : Operation 181 [8/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 181 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [8/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 182 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [8/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 183 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [8/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 184 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [8/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 185 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [8/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 186 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [8/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 187 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [8/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 188 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.12>
ST_17 : Operation 189 [7/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 189 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [7/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 190 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [7/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 191 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [7/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 192 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [7/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 193 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [7/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 194 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [7/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 195 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [7/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 196 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.12>
ST_18 : Operation 197 [6/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 197 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [6/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 198 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [6/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 199 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [6/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 200 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [6/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 201 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [6/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 202 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [6/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 203 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [6/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 204 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.12>
ST_19 : Operation 205 [5/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 205 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [5/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 206 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [5/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 207 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [5/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 208 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [5/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 209 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [5/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 210 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [5/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 211 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [5/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 212 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.12>
ST_20 : Operation 213 [4/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 213 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [4/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 214 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [4/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 215 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [4/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 216 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [4/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 217 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [4/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 218 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [4/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 219 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [4/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 220 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.12>
ST_21 : Operation 221 [3/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 221 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [3/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 222 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [3/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 223 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [3/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 224 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [3/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 225 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [3/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 226 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [3/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 227 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [3/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 228 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%buf0_R_addr_1 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 229 'getelementptr' 'buf0_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%buf0_R_2_addr_1 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln77" [fft.cpp:77]   --->   Operation 230 'getelementptr' 'buf0_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [2/2] (3.25ns)   --->   "%buf0_R_load = load i8 %buf0_R_addr_1" [fft.cpp:77]   --->   Operation 231 'load' 'buf0_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 232 [2/2] (3.25ns)   --->   "%buf0_R_2_load = load i8 %buf0_R_2_addr_1" [fft.cpp:77]   --->   Operation 232 'load' 'buf0_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%buf0_I_addr_1 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 233 'getelementptr' 'buf0_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%buf0_I_2_addr_1 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln77" [fft.cpp:78]   --->   Operation 234 'getelementptr' 'buf0_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [2/2] (3.25ns)   --->   "%buf0_I_load = load i8 %buf0_I_addr_1" [fft.cpp:78]   --->   Operation 235 'load' 'buf0_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 236 [2/2] (3.25ns)   --->   "%buf0_I_2_load = load i8 %buf0_I_2_addr_1" [fft.cpp:78]   --->   Operation 236 'load' 'buf0_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 237 [2/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 237 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [2/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 238 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [2/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 239 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [2/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 240 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%buf0_R_addr_2 = getelementptr i32 %buf0_R, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 241 'getelementptr' 'buf0_R_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%buf0_R_2_addr_2 = getelementptr i32 %buf0_R_2, i64 0, i64 %zext_ln77_1" [fft.cpp:77]   --->   Operation 242 'getelementptr' 'buf0_R_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [2/2] (3.25ns)   --->   "%buf0_R_load_1 = load i8 %buf0_R_addr_2" [fft.cpp:77]   --->   Operation 243 'load' 'buf0_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 244 [2/2] (3.25ns)   --->   "%buf0_R_2_load_1 = load i8 %buf0_R_2_addr_2" [fft.cpp:77]   --->   Operation 244 'load' 'buf0_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%buf0_I_addr_2 = getelementptr i32 %buf0_I, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 245 'getelementptr' 'buf0_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%buf0_I_2_addr_2 = getelementptr i32 %buf0_I_2, i64 0, i64 %zext_ln77_1" [fft.cpp:78]   --->   Operation 246 'getelementptr' 'buf0_I_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [2/2] (3.25ns)   --->   "%buf0_I_load_1 = load i8 %buf0_I_addr_2" [fft.cpp:78]   --->   Operation 247 'load' 'buf0_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 248 [2/2] (3.25ns)   --->   "%buf0_I_2_load_1 = load i8 %buf0_I_2_addr_2" [fft.cpp:78]   --->   Operation 248 'load' 'buf0_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 249 [2/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 249 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 250 [2/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 250 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [2/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 251 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [2/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 252 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 253 [1/2] (3.25ns)   --->   "%buf0_R_load = load i8 %buf0_R_addr_1" [fft.cpp:77]   --->   Operation 253 'load' 'buf0_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 254 [1/2] (3.25ns)   --->   "%buf0_R_2_load = load i8 %buf0_R_2_addr_1" [fft.cpp:77]   --->   Operation 254 'load' 'buf0_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 255 [1/2] (3.25ns)   --->   "%buf0_I_load = load i8 %buf0_I_addr_1" [fft.cpp:78]   --->   Operation 255 'load' 'buf0_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 256 [1/2] (3.25ns)   --->   "%buf0_I_2_load = load i8 %buf0_I_2_addr_1" [fft.cpp:78]   --->   Operation 256 'load' 'buf0_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 257 [1/13] (3.12ns)   --->   "%t_R = fsub i32 %buf0_R_1_load, i32 %mul23_i" [fft.cpp:82]   --->   Operation 257 'fsub' 't_R' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/13] (3.12ns)   --->   "%t_I = fadd i32 %buf0_I_1_load, i32 %mul25_i" [fft.cpp:83]   --->   Operation 258 'fadd' 't_I' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 259 [1/13] (3.12ns)   --->   "%t_R_s = fsub i32 %buf0_R_3_load, i32 %mul23_i_1" [fft.cpp:82]   --->   Operation 259 'fsub' 't_R_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 260 [1/13] (3.12ns)   --->   "%t_I_s = fadd i32 %buf0_I_3_load, i32 %mul25_i_1" [fft.cpp:83]   --->   Operation 260 'fadd' 't_I_s' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 261 [1/2] (3.25ns)   --->   "%buf0_R_load_1 = load i8 %buf0_R_addr_2" [fft.cpp:77]   --->   Operation 261 'load' 'buf0_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 262 [1/2] (3.25ns)   --->   "%buf0_R_2_load_1 = load i8 %buf0_R_2_addr_2" [fft.cpp:77]   --->   Operation 262 'load' 'buf0_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 263 [1/2] (3.25ns)   --->   "%buf0_I_load_1 = load i8 %buf0_I_addr_2" [fft.cpp:78]   --->   Operation 263 'load' 'buf0_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 264 [1/2] (3.25ns)   --->   "%buf0_I_2_load_1 = load i8 %buf0_I_2_addr_2" [fft.cpp:78]   --->   Operation 264 'load' 'buf0_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 265 [1/13] (3.12ns)   --->   "%t_R_1 = fsub i32 %buf0_R_1_load_1, i32 %mul23_i_2" [fft.cpp:82]   --->   Operation 265 'fsub' 't_R_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/13] (3.12ns)   --->   "%t_I_1 = fadd i32 %buf0_I_1_load_1, i32 %mul25_i_2" [fft.cpp:83]   --->   Operation 266 'fadd' 't_I_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/13] (3.12ns)   --->   "%t_R_2 = fsub i32 %buf0_R_3_load_1, i32 %mul23_i_3" [fft.cpp:82]   --->   Operation 267 'fsub' 't_R_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/13] (3.12ns)   --->   "%t_I_2 = fadd i32 %buf0_I_3_load_1, i32 %mul25_i_3" [fft.cpp:83]   --->   Operation 268 'fadd' 't_I_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.12>
ST_24 : Operation 269 [13/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 269 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [13/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 270 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [13/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 271 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [13/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 272 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [13/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 273 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [13/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 274 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [13/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 275 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 276 [13/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 276 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 277 [13/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 277 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [13/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 278 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [13/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 279 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [13/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 280 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 281 [13/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 281 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [13/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 282 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 283 [13/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 283 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 284 [13/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 284 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.12>
ST_25 : Operation 285 [12/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 285 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 286 [12/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 286 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 287 [12/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 287 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 288 [12/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 288 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [12/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 289 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 290 [12/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 290 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 291 [12/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 291 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 292 [12/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 292 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 293 [12/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 293 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [12/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 294 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 295 [12/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 295 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 296 [12/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 296 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 297 [12/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 297 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 298 [12/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 298 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 299 [12/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 299 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 300 [12/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 300 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.12>
ST_26 : Operation 301 [11/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 301 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 302 [11/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 302 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 303 [11/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 303 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 304 [11/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 304 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [11/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 305 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 306 [11/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 306 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [11/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 307 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 308 [11/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 308 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 309 [11/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 309 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 310 [11/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 310 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 311 [11/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 311 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 312 [11/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 312 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [11/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 313 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [11/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 314 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 315 [11/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 315 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 316 [11/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 316 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.12>
ST_27 : Operation 317 [10/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 317 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [10/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 318 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 319 [10/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 319 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 320 [10/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 320 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 321 [10/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 321 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 322 [10/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 322 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 323 [10/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 323 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [10/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 324 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 325 [10/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 325 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 326 [10/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 326 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [10/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 327 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 328 [10/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 328 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 329 [10/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 329 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 330 [10/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 330 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 331 [10/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 331 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 332 [10/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 332 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.12>
ST_28 : Operation 333 [9/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 333 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [9/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 334 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [9/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 335 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 336 [9/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 336 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [9/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 337 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 338 [9/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 338 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 339 [9/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 339 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 340 [9/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 340 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 341 [9/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 341 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 342 [9/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 342 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 343 [9/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 343 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 344 [9/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 344 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 345 [9/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 345 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 346 [9/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 346 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 347 [9/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 347 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 348 [9/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 348 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.12>
ST_29 : Operation 349 [8/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 349 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [8/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 350 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 351 [8/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 351 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [8/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 352 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 353 [8/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 353 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 354 [8/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 354 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 355 [8/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 355 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [8/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 356 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [8/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 357 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [8/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 358 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [8/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 359 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 360 [8/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 360 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [8/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 361 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 362 [8/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 362 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [8/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 363 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 364 [8/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 364 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.12>
ST_30 : Operation 365 [7/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 365 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 366 [7/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 366 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 367 [7/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 367 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 368 [7/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 368 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 369 [7/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 369 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 370 [7/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 370 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 371 [7/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 371 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 372 [7/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 372 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 373 [7/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 373 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 374 [7/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 374 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 375 [7/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 375 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 376 [7/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 376 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 377 [7/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 377 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 378 [7/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 378 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 379 [7/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 379 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [7/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 380 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.12>
ST_31 : Operation 381 [6/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 381 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 382 [6/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 382 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 383 [6/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 383 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 384 [6/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 384 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 385 [6/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 385 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 386 [6/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 386 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 387 [6/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 387 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 388 [6/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 388 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 389 [6/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 389 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 390 [6/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 390 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 391 [6/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 391 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 392 [6/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 392 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 393 [6/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 393 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 394 [6/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 394 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 395 [6/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 395 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 396 [6/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 396 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.12>
ST_32 : Operation 397 [5/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 397 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 398 [5/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 398 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [5/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 399 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 400 [5/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 400 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 401 [5/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 401 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 402 [5/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 402 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 403 [5/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 403 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 404 [5/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 404 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 405 [5/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 405 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 406 [5/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 406 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 407 [5/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 407 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 408 [5/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 408 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 409 [5/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 409 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 410 [5/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 410 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 411 [5/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 411 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [5/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 412 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.12>
ST_33 : Operation 413 [4/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 413 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 414 [4/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 414 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 415 [4/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 415 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 416 [4/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 416 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 417 [4/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 417 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 418 [4/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 418 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [4/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 419 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 420 [4/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 420 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 421 [4/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 421 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 422 [4/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 422 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 423 [4/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 423 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 424 [4/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 424 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 425 [4/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 425 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 426 [4/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 426 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 427 [4/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 427 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 428 [4/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 428 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.12>
ST_34 : Operation 429 [3/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 429 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 430 [3/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 430 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 431 [3/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 431 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 432 [3/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 432 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 433 [3/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 433 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 434 [3/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 434 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 435 [3/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 435 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 436 [3/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 436 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 437 [3/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 437 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 438 [3/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 438 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 439 [3/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 439 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 440 [3/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 440 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [3/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 441 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 442 [3/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 442 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 443 [3/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 443 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 444 [3/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 444 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.12>
ST_35 : Operation 445 [2/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 445 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 446 [2/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 446 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 447 [2/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 447 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 448 [2/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 448 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [2/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 449 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [2/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 450 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [2/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 451 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 452 [2/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 452 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 453 [2/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 453 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 454 [2/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 454 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 455 [2/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 455 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 456 [2/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 456 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 457 [2/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 457 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 458 [2/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 458 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 459 [2/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 459 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 460 [2/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 460 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.12>
ST_36 : Operation 461 [1/13] (3.12ns)   --->   "%sub27_i = fsub i32 %buf0_R_load, i32 %t_R" [fft.cpp:85]   --->   Operation 461 'fsub' 'sub27_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 462 [1/13] (3.12ns)   --->   "%sub30_i = fsub i32 %buf0_I_load, i32 %t_I" [fft.cpp:86]   --->   Operation 462 'fsub' 'sub30_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 463 [1/13] (3.12ns)   --->   "%add33_i = fadd i32 %buf0_R_load, i32 %t_R" [fft.cpp:87]   --->   Operation 463 'fadd' 'add33_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 464 [1/13] (3.12ns)   --->   "%add36_i = fadd i32 %buf0_I_load, i32 %t_I" [fft.cpp:88]   --->   Operation 464 'fadd' 'add36_i' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 465 [1/13] (3.12ns)   --->   "%sub27_i_1 = fsub i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:85]   --->   Operation 465 'fsub' 'sub27_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 466 [1/13] (3.12ns)   --->   "%sub30_i_1 = fsub i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:86]   --->   Operation 466 'fsub' 'sub30_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 467 [1/13] (3.12ns)   --->   "%add33_i_1 = fadd i32 %buf0_R_2_load, i32 %t_R_s" [fft.cpp:87]   --->   Operation 467 'fadd' 'add33_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 468 [1/13] (3.12ns)   --->   "%add36_i_1 = fadd i32 %buf0_I_2_load, i32 %t_I_s" [fft.cpp:88]   --->   Operation 468 'fadd' 'add36_i_1' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 469 [1/13] (3.12ns)   --->   "%sub27_i_2 = fsub i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:85]   --->   Operation 469 'fsub' 'sub27_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 470 [1/13] (3.12ns)   --->   "%sub30_i_2 = fsub i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:86]   --->   Operation 470 'fsub' 'sub30_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 471 [1/13] (3.12ns)   --->   "%add33_i_2 = fadd i32 %buf0_R_load_1, i32 %t_R_1" [fft.cpp:87]   --->   Operation 471 'fadd' 'add33_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 472 [1/13] (3.12ns)   --->   "%add36_i_2 = fadd i32 %buf0_I_load_1, i32 %t_I_1" [fft.cpp:88]   --->   Operation 472 'fadd' 'add36_i_2' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 473 [1/13] (3.12ns)   --->   "%sub27_i_3 = fsub i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:85]   --->   Operation 473 'fsub' 'sub27_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 474 [1/13] (3.12ns)   --->   "%sub30_i_3 = fsub i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:86]   --->   Operation 474 'fsub' 'sub30_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 475 [1/13] (3.12ns)   --->   "%add33_i_3 = fadd i32 %buf0_R_2_load_1, i32 %t_R_2" [fft.cpp:87]   --->   Operation 475 'fadd' 'add33_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 476 [1/13] (3.12ns)   --->   "%add36_i_3 = fadd i32 %buf0_I_2_load_1, i32 %t_I_2" [fft.cpp:88]   --->   Operation 476 'fadd' 'add36_i_3' <Predicate = true> <Delay = 3.12> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 12> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 512 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 512 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [fft.cpp:70]   --->   Operation 477 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 478 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fft.cpp:71]   --->   Operation 478 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 479 [1/1] (0.00ns)   --->   "%buf1_R_1_addr = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77" [fft.cpp:85]   --->   Operation 479 'getelementptr' 'buf1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 480 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i, i8 %buf1_R_1_addr" [fft.cpp:85]   --->   Operation 480 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 481 [1/1] (0.00ns)   --->   "%buf1_I_1_addr = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77" [fft.cpp:86]   --->   Operation 481 'getelementptr' 'buf1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i, i8 %buf1_I_1_addr" [fft.cpp:86]   --->   Operation 482 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 483 [1/1] (0.00ns)   --->   "%buf1_R_addr = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77" [fft.cpp:87]   --->   Operation 483 'getelementptr' 'buf1_R_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i, i8 %buf1_R_addr" [fft.cpp:87]   --->   Operation 484 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 485 [1/1] (0.00ns)   --->   "%buf1_I_addr = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77" [fft.cpp:88]   --->   Operation 485 'getelementptr' 'buf1_I_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i, i8 %buf1_I_addr" [fft.cpp:88]   --->   Operation 486 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 487 [1/1] (0.00ns)   --->   "%buf1_R_3_addr = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77" [fft.cpp:85]   --->   Operation 487 'getelementptr' 'buf1_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i_1, i8 %buf1_R_3_addr" [fft.cpp:85]   --->   Operation 488 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 489 [1/1] (0.00ns)   --->   "%buf1_I_3_addr = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77" [fft.cpp:86]   --->   Operation 489 'getelementptr' 'buf1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 490 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i_1, i8 %buf1_I_3_addr" [fft.cpp:86]   --->   Operation 490 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 491 [1/1] (0.00ns)   --->   "%buf1_R_2_addr = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77" [fft.cpp:87]   --->   Operation 491 'getelementptr' 'buf1_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i_1, i8 %buf1_R_2_addr" [fft.cpp:87]   --->   Operation 492 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 493 [1/1] (0.00ns)   --->   "%buf1_I_2_addr = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77" [fft.cpp:88]   --->   Operation 493 'getelementptr' 'buf1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i_1, i8 %buf1_I_2_addr" [fft.cpp:88]   --->   Operation 494 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 495 [1/1] (0.00ns)   --->   "%buf1_R_1_addr_1 = getelementptr i32 %buf1_R_1, i64 0, i64 %zext_ln77_1" [fft.cpp:85]   --->   Operation 495 'getelementptr' 'buf1_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i_2, i8 %buf1_R_1_addr_1" [fft.cpp:85]   --->   Operation 496 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 497 [1/1] (0.00ns)   --->   "%buf1_I_1_addr_1 = getelementptr i32 %buf1_I_1, i64 0, i64 %zext_ln77_1" [fft.cpp:86]   --->   Operation 497 'getelementptr' 'buf1_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i_2, i8 %buf1_I_1_addr_1" [fft.cpp:86]   --->   Operation 498 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 499 [1/1] (0.00ns)   --->   "%buf1_R_addr_1 = getelementptr i32 %buf1_R, i64 0, i64 %zext_ln77_1" [fft.cpp:87]   --->   Operation 499 'getelementptr' 'buf1_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 500 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i_2, i8 %buf1_R_addr_1" [fft.cpp:87]   --->   Operation 500 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 501 [1/1] (0.00ns)   --->   "%buf1_I_addr_1 = getelementptr i32 %buf1_I, i64 0, i64 %zext_ln77_1" [fft.cpp:88]   --->   Operation 501 'getelementptr' 'buf1_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 502 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i_2, i8 %buf1_I_addr_1" [fft.cpp:88]   --->   Operation 502 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 503 [1/1] (0.00ns)   --->   "%buf1_R_3_addr_1 = getelementptr i32 %buf1_R_3, i64 0, i64 %zext_ln77_1" [fft.cpp:85]   --->   Operation 503 'getelementptr' 'buf1_R_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln85 = store i32 %sub27_i_3, i8 %buf1_R_3_addr_1" [fft.cpp:85]   --->   Operation 504 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 505 [1/1] (0.00ns)   --->   "%buf1_I_3_addr_1 = getelementptr i32 %buf1_I_3, i64 0, i64 %zext_ln77_1" [fft.cpp:86]   --->   Operation 505 'getelementptr' 'buf1_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %sub30_i_3, i8 %buf1_I_3_addr_1" [fft.cpp:86]   --->   Operation 506 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 507 [1/1] (0.00ns)   --->   "%buf1_R_2_addr_1 = getelementptr i32 %buf1_R_2, i64 0, i64 %zext_ln77_1" [fft.cpp:87]   --->   Operation 507 'getelementptr' 'buf1_R_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %add33_i_3, i8 %buf1_R_2_addr_1" [fft.cpp:87]   --->   Operation 508 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 509 [1/1] (0.00ns)   --->   "%buf1_I_2_addr_1 = getelementptr i32 %buf1_I_2, i64 0, i64 %zext_ln77_1" [fft.cpp:88]   --->   Operation 509 'getelementptr' 'buf1_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln88 = store i32 %add36_i_3, i8 %buf1_I_2_addr_1" [fft.cpp:88]   --->   Operation 510 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_37 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i6.0" [fft.cpp:68]   --->   Operation 511 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf1_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf1_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ buf0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buf0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1_0             (alloca           ) [ 01100000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000]
i_1_0_load        (load             ) [ 00000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000]
icmp_ln68         (icmp             ) [ 01111111111111111111111111111111111110]
br_ln68           (br               ) [ 00000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 00000000000000000000000000000000000000]
zext_ln77         (zext             ) [ 01111111111111111111111111111111111111]
buf0_R_1_addr_1   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_R_3_addr_1   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_I_1_addr_1   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_I_3_addr_1   (getelementptr    ) [ 01100000000000000000000000000000000000]
or_ln77           (or               ) [ 00000000000000000000000000000000000000]
zext_ln77_1       (zext             ) [ 01111111111111111111111111111111111111]
buf0_R_1_addr_2   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_R_3_addr_2   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_I_1_addr_2   (getelementptr    ) [ 01100000000000000000000000000000000000]
buf0_I_3_addr_2   (getelementptr    ) [ 01100000000000000000000000000000000000]
add_ln68          (add              ) [ 01100000000000000000000000000000000000]
buf0_R_1_load     (load             ) [ 01011111111111111111111100000000000000]
buf0_R_3_load     (load             ) [ 01011111111111111111111100000000000000]
buf0_I_1_load     (load             ) [ 01011111111111111111111100000000000000]
buf0_I_3_load     (load             ) [ 01011111111111111111111100000000000000]
buf0_R_1_load_1   (load             ) [ 01011111111111111111111100000000000000]
buf0_R_3_load_1   (load             ) [ 01011111111111111111111100000000000000]
buf0_I_1_load_1   (load             ) [ 01011111111111111111111100000000000000]
buf0_I_3_load_1   (load             ) [ 01011111111111111111111100000000000000]
store_ln68        (store            ) [ 00000000000000000000000000000000000000]
mul23_i           (fmul             ) [ 01000000000111111111111100000000000000]
mul25_i           (fmul             ) [ 01000000000111111111111100000000000000]
mul23_i_1         (fmul             ) [ 01000000000111111111111100000000000000]
mul25_i_1         (fmul             ) [ 01000000000111111111111100000000000000]
mul23_i_2         (fmul             ) [ 01000000000111111111111100000000000000]
mul25_i_2         (fmul             ) [ 01000000000111111111111100000000000000]
mul23_i_3         (fmul             ) [ 01000000000111111111111100000000000000]
mul25_i_3         (fmul             ) [ 01000000000111111111111100000000000000]
buf0_R_addr_1     (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_R_2_addr_1   (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_I_addr_1     (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_I_2_addr_1   (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_R_addr_2     (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_R_2_addr_2   (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_I_addr_2     (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_I_2_addr_2   (getelementptr    ) [ 01000000000000000000000100000000000000]
buf0_R_load       (load             ) [ 01000000000000000000000011111111111110]
buf0_R_2_load     (load             ) [ 01000000000000000000000011111111111110]
buf0_I_load       (load             ) [ 01000000000000000000000011111111111110]
buf0_I_2_load     (load             ) [ 01000000000000000000000011111111111110]
t_R               (fsub             ) [ 01000000000000000000000011111111111110]
t_I               (fadd             ) [ 01000000000000000000000011111111111110]
t_R_s             (fsub             ) [ 01000000000000000000000011111111111110]
t_I_s             (fadd             ) [ 01000000000000000000000011111111111110]
buf0_R_load_1     (load             ) [ 01000000000000000000000011111111111110]
buf0_R_2_load_1   (load             ) [ 01000000000000000000000011111111111110]
buf0_I_load_1     (load             ) [ 01000000000000000000000011111111111110]
buf0_I_2_load_1   (load             ) [ 01000000000000000000000011111111111110]
t_R_1             (fsub             ) [ 01000000000000000000000011111111111110]
t_I_1             (fadd             ) [ 01000000000000000000000011111111111110]
t_R_2             (fsub             ) [ 01000000000000000000000011111111111110]
t_I_2             (fadd             ) [ 01000000000000000000000011111111111110]
sub27_i           (fsub             ) [ 01000000000000000000000000000000000001]
sub30_i           (fsub             ) [ 01000000000000000000000000000000000001]
add33_i           (fadd             ) [ 01000000000000000000000000000000000001]
add36_i           (fadd             ) [ 01000000000000000000000000000000000001]
sub27_i_1         (fsub             ) [ 01000000000000000000000000000000000001]
sub30_i_1         (fsub             ) [ 01000000000000000000000000000000000001]
add33_i_1         (fadd             ) [ 01000000000000000000000000000000000001]
add36_i_1         (fadd             ) [ 01000000000000000000000000000000000001]
sub27_i_2         (fsub             ) [ 01000000000000000000000000000000000001]
sub30_i_2         (fsub             ) [ 01000000000000000000000000000000000001]
add33_i_2         (fadd             ) [ 01000000000000000000000000000000000001]
add36_i_2         (fadd             ) [ 01000000000000000000000000000000000001]
sub27_i_3         (fsub             ) [ 01000000000000000000000000000000000001]
sub30_i_3         (fsub             ) [ 01000000000000000000000000000000000001]
add33_i_3         (fadd             ) [ 01000000000000000000000000000000000001]
add36_i_3         (fadd             ) [ 01000000000000000000000000000000000001]
specpipeline_ln70 (specpipeline     ) [ 00000000000000000000000000000000000000]
specloopname_ln71 (specloopname     ) [ 00000000000000000000000000000000000000]
buf1_R_1_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_1_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_addr       (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_addr       (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_3_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_3_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_2_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_2_addr     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_1_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_1_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_3_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln85        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_3_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln86        (store            ) [ 00000000000000000000000000000000000000]
buf1_R_2_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000000000000000000]
buf1_I_2_addr_1   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000000000000000000]
br_ln68           (br               ) [ 00000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf1_I_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf1_I_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf1_I_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf1_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf1_R_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf1_R_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf1_R_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf1_R">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0_R">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf0_R_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf0_R_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf0_R_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf0_I">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf0_I_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf0_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf0_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf0_R_1_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_1_addr_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="buf0_R_3_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
<pin id="92" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_R_1_load/1 buf0_R_1_load_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
<pin id="102" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_R_3_load/1 buf0_R_3_load_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf0_I_1_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_1_addr_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf0_I_3_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
<pin id="126" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_I_1_load/1 buf0_I_1_load_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
<pin id="136" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_I_3_load/1 buf0_I_3_load_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buf0_R_1_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_1_addr_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf0_R_3_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_3_addr_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buf0_I_1_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_1_addr_2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf0_I_3_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_3_addr_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buf0_R_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="21"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_addr_1/22 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buf0_R_2_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="21"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_2_addr_1/22 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="1"/>
<pin id="192" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_R_load/22 buf0_R_load_1/22 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
<pin id="202" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_R_2_load/22 buf0_R_2_load_1/22 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buf0_I_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="21"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_addr_1/22 "/>
</bind>
</comp>

<comp id="211" class="1004" name="buf0_I_2_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="21"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_2_addr_1/22 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
<pin id="226" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_I_load/22 buf0_I_load_1/22 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="1"/>
<pin id="236" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf0_I_2_load/22 buf0_I_2_load_1/22 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buf0_R_addr_2_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="21"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_addr_2/22 "/>
</bind>
</comp>

<comp id="245" class="1004" name="buf0_R_2_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="21"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_R_2_addr_2/22 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf0_I_addr_2_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="21"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_addr_2/22 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buf0_I_2_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="21"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_I_2_addr_2/22 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buf1_R_1_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="36"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr/37 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="0" slack="0"/>
<pin id="282" dir="0" index="4" bw="8" slack="1"/>
<pin id="283" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/37 store_ln85/37 "/>
</bind>
</comp>

<comp id="287" class="1004" name="buf1_I_1_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="36"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr/37 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="0" index="2" bw="0" slack="0"/>
<pin id="299" dir="0" index="4" bw="8" slack="1"/>
<pin id="300" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="302" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/37 store_ln86/37 "/>
</bind>
</comp>

<comp id="304" class="1004" name="buf1_R_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="8" slack="36"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr/37 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="0"/>
<pin id="316" dir="0" index="4" bw="8" slack="1"/>
<pin id="317" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="319" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/37 store_ln87/37 "/>
</bind>
</comp>

<comp id="321" class="1004" name="buf1_I_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="36"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr/37 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="0" slack="0"/>
<pin id="333" dir="0" index="4" bw="8" slack="1"/>
<pin id="334" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/37 store_ln88/37 "/>
</bind>
</comp>

<comp id="338" class="1004" name="buf1_R_3_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="36"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr/37 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="0" index="2" bw="0" slack="0"/>
<pin id="350" dir="0" index="4" bw="8" slack="1"/>
<pin id="351" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="353" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/37 store_ln85/37 "/>
</bind>
</comp>

<comp id="355" class="1004" name="buf1_I_3_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="36"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr/37 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="8" slack="1"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/37 store_ln86/37 "/>
</bind>
</comp>

<comp id="372" class="1004" name="buf1_R_2_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="36"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr/37 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="0" index="2" bw="0" slack="0"/>
<pin id="384" dir="0" index="4" bw="8" slack="1"/>
<pin id="385" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="387" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/37 store_ln87/37 "/>
</bind>
</comp>

<comp id="389" class="1004" name="buf1_I_2_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="36"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr/37 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="0" index="2" bw="0" slack="0"/>
<pin id="401" dir="0" index="4" bw="8" slack="1"/>
<pin id="402" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="404" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/37 store_ln88/37 "/>
</bind>
</comp>

<comp id="406" class="1004" name="buf1_R_1_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="36"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_1_addr_1/37 "/>
</bind>
</comp>

<comp id="414" class="1004" name="buf1_I_1_addr_1_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="36"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_1_addr_1/37 "/>
</bind>
</comp>

<comp id="422" class="1004" name="buf1_R_addr_1_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="36"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_addr_1/37 "/>
</bind>
</comp>

<comp id="430" class="1004" name="buf1_I_addr_1_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="36"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_addr_1/37 "/>
</bind>
</comp>

<comp id="438" class="1004" name="buf1_R_3_addr_1_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="36"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_3_addr_1/37 "/>
</bind>
</comp>

<comp id="446" class="1004" name="buf1_I_3_addr_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="36"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_3_addr_1/37 "/>
</bind>
</comp>

<comp id="454" class="1004" name="buf1_R_2_addr_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="36"/>
<pin id="458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_R_2_addr_1/37 "/>
</bind>
</comp>

<comp id="462" class="1004" name="buf1_I_2_addr_1_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="36"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_I_2_addr_1/37 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="9"/>
<pin id="472" dir="0" index="1" bw="32" slack="1"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="9"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="9"/>
<pin id="480" dir="0" index="1" bw="32" slack="1"/>
<pin id="481" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_s/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="9"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_s/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="9"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="9"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_1/11 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="9"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_2/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="9"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i/24 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i/24 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i/24 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i/24 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_1/24 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_1/24 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_1/24 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_1/24 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_2/24 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_2/24 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_2/24 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_2/24 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_3/24 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_3/24 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_3/24 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_3/24 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_2/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_2/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_3/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_3/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln0_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_1_0_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_0_load/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln68_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="0" index="3" bw="5" slack="0"/>
<pin id="625" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln77_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln77_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln77_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln68_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln68_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="1"/>
<pin id="660" dir="0" index="1" bw="10" slack="1"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_1_0_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1_0 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln68_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="35"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="673" class="1005" name="zext_ln77_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="21"/>
<pin id="675" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="689" class="1005" name="buf0_R_1_addr_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_1_addr_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="buf0_R_3_addr_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_3_addr_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="buf0_I_1_addr_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_1_addr_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="buf0_I_3_addr_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_3_addr_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln77_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="21"/>
<pin id="711" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="buf0_R_1_addr_2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="1"/>
<pin id="727" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_1_addr_2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="buf0_R_3_addr_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_3_addr_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="buf0_I_1_addr_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_1_addr_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="buf0_I_3_addr_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="1"/>
<pin id="742" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_3_addr_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln68_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="1"/>
<pin id="747" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="750" class="1005" name="buf0_R_1_load_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_1_load "/>
</bind>
</comp>

<comp id="756" class="1005" name="buf0_R_3_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_3_load "/>
</bind>
</comp>

<comp id="762" class="1005" name="buf0_I_1_load_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_1_load "/>
</bind>
</comp>

<comp id="768" class="1005" name="buf0_I_3_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_3_load "/>
</bind>
</comp>

<comp id="774" class="1005" name="buf0_R_1_load_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_1_load_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="buf0_R_3_load_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_3_load_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="buf0_I_1_load_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_1_load_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="buf0_I_3_load_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_3_load_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="mul23_i_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i "/>
</bind>
</comp>

<comp id="803" class="1005" name="mul25_i_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i "/>
</bind>
</comp>

<comp id="808" class="1005" name="mul23_i_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="mul25_i_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="mul23_i_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="mul25_i_2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="mul23_i_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_i_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="mul25_i_3_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_i_3 "/>
</bind>
</comp>

<comp id="838" class="1005" name="buf0_R_addr_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="1"/>
<pin id="840" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_addr_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="buf0_R_2_addr_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_2_addr_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="buf0_I_addr_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_addr_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="buf0_I_2_addr_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_2_addr_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="buf0_R_addr_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_addr_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="buf0_R_2_addr_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_2_addr_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="buf0_I_addr_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_addr_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="buf0_I_2_addr_2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_2_addr_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="buf0_R_load_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_load "/>
</bind>
</comp>

<comp id="884" class="1005" name="buf0_R_2_load_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_2_load "/>
</bind>
</comp>

<comp id="890" class="1005" name="buf0_I_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_load "/>
</bind>
</comp>

<comp id="896" class="1005" name="buf0_I_2_load_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_2_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="t_R_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R "/>
</bind>
</comp>

<comp id="908" class="1005" name="t_I_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I "/>
</bind>
</comp>

<comp id="914" class="1005" name="t_R_s_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_s "/>
</bind>
</comp>

<comp id="920" class="1005" name="t_I_s_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_s "/>
</bind>
</comp>

<comp id="926" class="1005" name="buf0_R_load_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_load_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="buf0_R_2_load_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_R_2_load_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="buf0_I_load_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_load_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="buf0_I_2_load_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf0_I_2_load_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="t_R_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="t_I_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="t_R_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="t_I_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="sub27_i_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i "/>
</bind>
</comp>

<comp id="979" class="1005" name="sub30_i_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i "/>
</bind>
</comp>

<comp id="984" class="1005" name="add33_i_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i "/>
</bind>
</comp>

<comp id="989" class="1005" name="add36_i_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i "/>
</bind>
</comp>

<comp id="994" class="1005" name="sub27_i_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="sub30_i_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="add33_i_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="add36_i_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sub27_i_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sub30_i_2_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i_2 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add33_i_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add36_i_2_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i_2 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sub27_i_3_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27_i_3 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="sub30_i_3_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub30_i_3 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="add33_i_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add33_i_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="add36_i_3_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add36_i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="46" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="70" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="103"><net_src comp="77" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="104" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="137"><net_src comp="111" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="138" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="154" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="170" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="177" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="204" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="237"><net_src comp="211" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="238" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="286"><net_src comp="270" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="303"><net_src comp="287" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="320"><net_src comp="304" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="326"><net_src comp="6" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="337"><net_src comp="321" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="354"><net_src comp="338" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="360"><net_src comp="0" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="371"><net_src comp="355" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="388"><net_src comp="372" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="394"><net_src comp="2" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="405"><net_src comp="389" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="419"><net_src comp="4" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="443"><net_src comp="8" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="451"><net_src comp="0" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="467"><net_src comp="2" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="462" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="570"><net_src comp="52" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="52" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="52" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="52" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="52" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="40" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="42" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="611" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="32" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="44" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="642"><net_src comp="620" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="656"><net_src comp="611" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="50" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="665"><net_src comp="66" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="672"><net_src comp="614" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="630" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="683"><net_src comp="673" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="684"><net_src comp="673" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="685"><net_src comp="673" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="686"><net_src comp="673" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="687"><net_src comp="673" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="688"><net_src comp="673" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="692"><net_src comp="70" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="697"><net_src comp="77" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="702"><net_src comp="104" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="707"><net_src comp="111" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="712"><net_src comp="644" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="720"><net_src comp="709" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="721"><net_src comp="709" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="722"><net_src comp="709" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="723"><net_src comp="709" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="724"><net_src comp="709" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="728"><net_src comp="138" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="733"><net_src comp="145" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="738"><net_src comp="154" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="743"><net_src comp="161" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="748"><net_src comp="652" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="753"><net_src comp="84" pin="7"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="759"><net_src comp="94" pin="7"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="765"><net_src comp="118" pin="7"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="771"><net_src comp="128" pin="7"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="777"><net_src comp="84" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="783"><net_src comp="94" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="789"><net_src comp="118" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="795"><net_src comp="128" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="801"><net_src comp="566" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="806"><net_src comp="571" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="811"><net_src comp="576" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="816"><net_src comp="581" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="821"><net_src comp="586" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="826"><net_src comp="591" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="831"><net_src comp="596" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="836"><net_src comp="601" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="841"><net_src comp="170" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="846"><net_src comp="177" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="851"><net_src comp="204" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="856"><net_src comp="211" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="861"><net_src comp="238" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="866"><net_src comp="245" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="871"><net_src comp="254" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="876"><net_src comp="261" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="881"><net_src comp="184" pin="7"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="887"><net_src comp="194" pin="7"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="893"><net_src comp="218" pin="7"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="899"><net_src comp="228" pin="7"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="905"><net_src comp="470" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="911"><net_src comp="474" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="917"><net_src comp="478" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="923"><net_src comp="482" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="929"><net_src comp="184" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="935"><net_src comp="194" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="941"><net_src comp="218" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="947"><net_src comp="228" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="953"><net_src comp="486" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="959"><net_src comp="490" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="965"><net_src comp="494" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="971"><net_src comp="498" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="977"><net_src comp="502" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="982"><net_src comp="506" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="987"><net_src comp="510" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="992"><net_src comp="514" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="997"><net_src comp="518" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="1002"><net_src comp="522" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="1007"><net_src comp="526" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="1012"><net_src comp="530" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="1017"><net_src comp="534" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1022"><net_src comp="538" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1027"><net_src comp="542" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1032"><net_src comp="546" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1037"><net_src comp="550" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1042"><net_src comp="554" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1047"><net_src comp="558" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1052"><net_src comp="562" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="396" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf1_I_3 | {37 }
	Port: buf1_I_2 | {37 }
	Port: buf1_I_1 | {37 }
	Port: buf1_I | {37 }
	Port: buf1_R_3 | {37 }
	Port: buf1_R_2 | {37 }
	Port: buf1_R_1 | {37 }
	Port: buf1_R | {37 }
 - Input state : 
	Port: dft_Pipeline_DFT_Loop : buf0_R | {22 23 }
	Port: dft_Pipeline_DFT_Loop : buf0_R_1 | {1 2 }
	Port: dft_Pipeline_DFT_Loop : buf0_R_2 | {22 23 }
	Port: dft_Pipeline_DFT_Loop : buf0_R_3 | {1 2 }
	Port: dft_Pipeline_DFT_Loop : buf0_I | {22 23 }
	Port: dft_Pipeline_DFT_Loop : buf0_I_1 | {1 2 }
	Port: dft_Pipeline_DFT_Loop : buf0_I_2 | {22 23 }
	Port: dft_Pipeline_DFT_Loop : buf0_I_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1_0_load : 1
		icmp_ln68 : 2
		br_ln68 : 3
		trunc_ln : 2
		zext_ln77 : 3
		buf0_R_1_addr_1 : 4
		buf0_R_3_addr_1 : 4
		buf0_R_1_load : 5
		buf0_R_3_load : 5
		buf0_I_1_addr_1 : 4
		buf0_I_3_addr_1 : 4
		buf0_I_1_load : 5
		buf0_I_3_load : 5
		or_ln77 : 3
		zext_ln77_1 : 3
		buf0_R_1_addr_2 : 4
		buf0_R_3_addr_2 : 4
		buf0_R_1_load_1 : 5
		buf0_R_3_load_1 : 5
		buf0_I_1_addr_2 : 4
		buf0_I_3_addr_2 : 4
		buf0_I_1_load_1 : 5
		buf0_I_3_load_1 : 5
		add_ln68 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		buf0_R_load : 1
		buf0_R_2_load : 1
		buf0_I_load : 1
		buf0_I_2_load : 1
		buf0_R_load_1 : 1
		buf0_R_2_load_1 : 1
		buf0_I_load_1 : 1
		buf0_I_2_load_1 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1
		store_ln85 : 1
		store_ln86 : 1
		store_ln87 : 1
		store_ln88 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_470     |    0    |   611   |   594   |
|          |     grp_fu_474     |    0    |   611   |   594   |
|          |     grp_fu_478     |    0    |   611   |   594   |
|          |     grp_fu_482     |    0    |   611   |   594   |
|          |     grp_fu_486     |    0    |   611   |   594   |
|          |     grp_fu_490     |    0    |   611   |   594   |
|          |     grp_fu_494     |    0    |   611   |   594   |
|          |     grp_fu_498     |    0    |   611   |   594   |
|          |     grp_fu_502     |    0    |   611   |   594   |
|          |     grp_fu_506     |    0    |   611   |   594   |
|          |     grp_fu_510     |    0    |   611   |   594   |
|   fadd   |     grp_fu_514     |    0    |   611   |   594   |
|          |     grp_fu_518     |    0    |   611   |   594   |
|          |     grp_fu_522     |    0    |   611   |   594   |
|          |     grp_fu_526     |    0    |   611   |   594   |
|          |     grp_fu_530     |    0    |   611   |   594   |
|          |     grp_fu_534     |    0    |   611   |   594   |
|          |     grp_fu_538     |    0    |   611   |   594   |
|          |     grp_fu_542     |    0    |   611   |   594   |
|          |     grp_fu_546     |    0    |   611   |   594   |
|          |     grp_fu_550     |    0    |   611   |   594   |
|          |     grp_fu_554     |    0    |   611   |   594   |
|          |     grp_fu_558     |    0    |   611   |   594   |
|          |     grp_fu_562     |    0    |   611   |   594   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_566     |    3    |   199   |   324   |
|          |     grp_fu_571     |    3    |   199   |   324   |
|          |     grp_fu_576     |    3    |   199   |   324   |
|   fmul   |     grp_fu_581     |    3    |   199   |   324   |
|          |     grp_fu_586     |    3    |   199   |   324   |
|          |     grp_fu_591     |    3    |   199   |   324   |
|          |     grp_fu_596     |    3    |   199   |   324   |
|          |     grp_fu_601     |    3    |   199   |   324   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln68_fu_652  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln68_fu_614  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_620  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln77_fu_630  |    0    |    0    |    0    |
|          | zext_ln77_1_fu_644 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln77_fu_638   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    24   |  16256  |  16872  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add33_i_1_reg_1004  |   32   |
|   add33_i_2_reg_1024  |   32   |
|   add33_i_3_reg_1044  |   32   |
|    add33_i_reg_984    |   32   |
|   add36_i_1_reg_1009  |   32   |
|   add36_i_2_reg_1029  |   32   |
|   add36_i_3_reg_1049  |   32   |
|    add36_i_reg_989    |   32   |
|    add_ln68_reg_745   |   10   |
|buf0_I_1_addr_1_reg_699|    8   |
|buf0_I_1_addr_2_reg_735|    8   |
|buf0_I_1_load_1_reg_786|   32   |
| buf0_I_1_load_reg_762 |   32   |
|buf0_I_2_addr_1_reg_853|    8   |
|buf0_I_2_addr_2_reg_873|    8   |
|buf0_I_2_load_1_reg_944|   32   |
| buf0_I_2_load_reg_896 |   32   |
|buf0_I_3_addr_1_reg_704|    8   |
|buf0_I_3_addr_2_reg_740|    8   |
|buf0_I_3_load_1_reg_792|   32   |
| buf0_I_3_load_reg_768 |   32   |
| buf0_I_addr_1_reg_848 |    8   |
| buf0_I_addr_2_reg_868 |    8   |
| buf0_I_load_1_reg_938 |   32   |
|  buf0_I_load_reg_890  |   32   |
|buf0_R_1_addr_1_reg_689|    8   |
|buf0_R_1_addr_2_reg_725|    8   |
|buf0_R_1_load_1_reg_774|   32   |
| buf0_R_1_load_reg_750 |   32   |
|buf0_R_2_addr_1_reg_843|    8   |
|buf0_R_2_addr_2_reg_863|    8   |
|buf0_R_2_load_1_reg_932|   32   |
| buf0_R_2_load_reg_884 |   32   |
|buf0_R_3_addr_1_reg_694|    8   |
|buf0_R_3_addr_2_reg_730|    8   |
|buf0_R_3_load_1_reg_780|   32   |
| buf0_R_3_load_reg_756 |   32   |
| buf0_R_addr_1_reg_838 |    8   |
| buf0_R_addr_2_reg_858 |    8   |
| buf0_R_load_1_reg_926 |   32   |
|  buf0_R_load_reg_878  |   32   |
|     i_1_0_reg_662     |   10   |
|   icmp_ln68_reg_669   |    1   |
|   mul23_i_1_reg_808   |   32   |
|   mul23_i_2_reg_818   |   32   |
|   mul23_i_3_reg_828   |   32   |
|    mul23_i_reg_798    |   32   |
|   mul25_i_1_reg_813   |   32   |
|   mul25_i_2_reg_823   |   32   |
|   mul25_i_3_reg_833   |   32   |
|    mul25_i_reg_803    |   32   |
|   sub27_i_1_reg_994   |   32   |
|   sub27_i_2_reg_1014  |   32   |
|   sub27_i_3_reg_1034  |   32   |
|    sub27_i_reg_974    |   32   |
|   sub30_i_1_reg_999   |   32   |
|   sub30_i_2_reg_1019  |   32   |
|   sub30_i_3_reg_1039  |   32   |
|    sub30_i_reg_979    |   32   |
|     t_I_1_reg_956     |   32   |
|     t_I_2_reg_968     |   32   |
|      t_I_reg_908      |   32   |
|     t_I_s_reg_920     |   32   |
|     t_R_1_reg_950     |   32   |
|     t_R_2_reg_962     |   32   |
|      t_R_reg_902      |   32   |
|     t_R_s_reg_914     |   32   |
|  zext_ln77_1_reg_709  |   64   |
|   zext_ln77_reg_673   |   64   |
+-----------------------+--------+
|         Total         |  1813  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_128 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_218 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  16256 |  16872 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |  1813  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   25   |  18069 |  17016 |
+-----------+--------+--------+--------+--------+
