set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {svm.vo svm_v.sdo}}
	{{"Fast Model"} {svm_fast.vo svm_v_fast.sdo}}
}
