#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 16 17:54:11 2021
# Process ID: 16928
# Current directory: E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/edit_simu_rec_v1_0.runs/synth_1
# Command line: vivado.exe -log simu_rec_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simu_rec_v1_0.tcl
# Log file: E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/edit_simu_rec_v1_0.runs/synth_1/simu_rec_v1_0.vds
# Journal file: E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/edit_simu_rec_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source simu_rec_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/AXIips/ADC_clk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/AXIips/ADC_data'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/AXIips/DAC_PSI_AXIip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/AXIips/TIA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/CLS_backend/FPGA_test/AXIips/pingpong_clk_AXIip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/edit_simu_rec_v1_0.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0.v:]
Command: synth_design -top simu_rec_v1_0 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-1686] The version limit for your license is '2021.08' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18844 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:439]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 738.066 ; gain = 242.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simu_rec_v1_0' [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simu_rec_v1_0_S00_AXI' [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6157] synthesizing module 'PSI' [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:470]
INFO: [Synth 8-6155] done synthesizing module 'PSI' (1#1) [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:470]
WARNING: [Synth 8-3848] Net DATAOUT in module/entity simu_rec_v1_0_S00_AXI does not have driver. [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:22]
INFO: [Synth 8-6155] done synthesizing module 'simu_rec_v1_0_S00_AXI' (2#1) [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3848] Net CKL in module/entity simu_rec_v1_0 does not have driver. [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0.v:76]
INFO: [Synth 8-6155] done synthesizing module 'simu_rec_v1_0' (3#1) [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0.v:4]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port DATAOUT
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design simu_rec_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port CLK
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 786.559 ; gain = 290.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.559 ; gain = 290.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.559 ; gain = 290.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [Synth 8-327] inferring latch for variable 'MAX_reg' [E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/simu_rec_1.0/hdl/simu_rec_v1_0_S00_AXI.v:439]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 786.559 ; gain = 290.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PSI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module simu_rec_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port DATAOUT
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port CLK
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design simu_rec_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'simu_rec_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'simu_rec_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\simu_rec_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'simu_rec_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'simu_rec_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\simu_rec_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.090 ; gain = 516.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.668 ; gain = 520.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (simu_rec_v1_0_S00_AXI_inst/MAX_reg) is unused and will be removed from module simu_rec_v1_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.668 ; gain = 520.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |    20|
|6     |LUT6  |    34|
|7     |FDRE  |   169|
|8     |FDSE  |     1|
|9     |IBUF  |    47|
|10    |OBUF  |    43|
|11    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   319|
|2     |  simu_rec_v1_0_S00_AXI_inst |simu_rec_v1_0_S00_AXI |   227|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.691 ; gain = 521.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1029.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 1134.945 ; gain = 640.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Memristor_testboard/CLS_frontend/AxiIPs/simu_rec/ip_repo/edit_simu_rec_v1_0.runs/synth_1/simu_rec_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simu_rec_v1_0_utilization_synth.rpt -pb simu_rec_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 17:54:54 2021...
