{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546270929115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546270929115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 23:42:08 2018 " "Processing started: Mon Dec 31 23:42:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546270929115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546270929115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off img_process -c img_process " "Command: quartus_map --read_settings_files=on --write_settings_files=off img_process -c img_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546270929115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546270929610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_frequency_transfer " "Found entity 1: clock_frequency_transfer" {  } { { "clock.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_process.v 1 1 " "Found 1 design units, including 1 entities, in source file img_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_process " "Found entity 1: img_process" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25M img_process.v(43) " "Verilog HDL Implicit Net warning at img_process.v(43): created implicit net for \"clk_25M\"" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270929668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "img_process " "Elaborating entity \"img_process\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546270929762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 img_process.v(92) " "Verilog HDL assignment warning at img_process.v(92): truncated value with size 32 to match size of target (16)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929762 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 img_process.v(98) " "Verilog HDL assignment warning at img_process.v(98): truncated value with size 32 to match size of target (16)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929762 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(118) " "Verilog HDL assignment warning at img_process.v(118): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929762 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(140) " "Verilog HDL assignment warning at img_process.v(140): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929762 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(142) " "Verilog HDL assignment warning at img_process.v(142): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(143) " "Verilog HDL assignment warning at img_process.v(143): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(144) " "Verilog HDL assignment warning at img_process.v(144): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(145) " "Verilog HDL assignment warning at img_process.v(145): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(147) " "Verilog HDL assignment warning at img_process.v(147): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(159) " "Verilog HDL assignment warning at img_process.v(159): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(161) " "Verilog HDL assignment warning at img_process.v(161): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(162) " "Verilog HDL assignment warning at img_process.v(162): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(164) " "Verilog HDL assignment warning at img_process.v(164): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(176) " "Verilog HDL assignment warning at img_process.v(176): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(178) " "Verilog HDL assignment warning at img_process.v(178): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(179) " "Verilog HDL assignment warning at img_process.v(179): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 img_process.v(181) " "Verilog HDL assignment warning at img_process.v(181): truncated value with size 32 to match size of target (8)" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led9 img_process.v(18) " "Output port \"led9\" at img_process.v(18) has no driver" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_frequency_transfer clock_frequency_transfer:clk_trans " "Elaborating entity \"clock_frequency_transfer\" for hierarchy \"clock_frequency_transfer:clk_trans\"" {  } { { "img_process.v" "clk_trans" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:screen " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:screen\"" {  } { { "img_process.v" "screen" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(39) " "Verilog HDL assignment warning at vga_display.v(39): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process|vga_display:screen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(43) " "Verilog HDL assignment warning at vga_display.v(43): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546270929777 "|img_process|vga_display:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:img_rom " "Elaborating entity \"rom\" for hierarchy \"rom:img_rom\"" {  } { { "img_process.v" "img_rom" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:img_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:img_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:img_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:img_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:img_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img.mif " "Parameter \"init_file\" = \"./img.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929856 ""}  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546270929856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edf1 " "Found entity 1: altsyncram_edf1" {  } { { "db/altsyncram_edf1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_edf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270929949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270929949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edf1 rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated " "Elaborating entity \"altsyncram_edf1\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270929965 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 10000 C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img.mif " "Memory depth (16384) in the design file differs from memory depth (10000) in the Memory Initialization File \"C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img.mif\" -- setting initial value for remaining addresses to 0" {  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1546270930043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270930309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270930309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_edf1.tdf" "rden_decode" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_edf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270930309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270930371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270930371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_edf1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_edf1.tdf" "mux2" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_edf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270930371 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "img_process.v" "Div0" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "img_process.v" "Div4" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "img_process.v" "Div1" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "img_process.v" "Div3" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931236 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "img_process.v" "Div2" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931236 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1546270931236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270931283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270931283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270931283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270931283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546270931283 ""}  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546270931283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_scm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_scm " "Found entity 1: lpm_divide_scm" {  } { { "db/lpm_divide_scm.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/lpm_divide_scm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270931375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270931375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270931392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270931392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546270931429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546270931429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1546270931801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546270932504 "|img_process|led9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546270932504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546270932840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546270933931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546270933931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2059 " "Implemented 2059 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546270934292 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546270934292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1767 " "Implemented 1767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546270934292 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546270934292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1546270934292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546270934292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546270934356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 23:42:14 2018 " "Processing ended: Mon Dec 31 23:42:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546270934356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546270934356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546270934356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546270934356 ""}
