{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T19:10:18Z","timestamp":1570129818096},"publisher-location":"New York, New York, USA","reference-count":34,"publisher":"ACM Press","isbn-type":[{"value":"9781450349840","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T00:00:00Z","timestamp":1508371200000},"delay-in-days":291,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3130218.3132339","type":"proceedings-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T12:36:22Z","timestamp":1505910982000},"source":"Crossref","is-referenced-by-count":1,"title":["Synchoricity and NOCs could make Billion Gate Custom Hardware Centric SOCs Affordable"],"prefix":"10.1145","author":[{"given":"Ahmed","family":"Hemani","sequence":"first","affiliation":[{"name":"Dept. of Electronics, School of ICT, KTH, Kista, Sweden"}]},{"given":"Syed Mohammed Asad Hassan","family":"Jafri","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, School of ICT, KTH, Kista, Sweden"}]},{"given":"Shayesteh","family":"Masoumian","sequence":"additional","affiliation":[{"name":"School of Electrical & Computer Engineering, University of Tehran, Tehran, Iran"}]}],"member":"320","reference":[{"key":"key-10.1145\/3130218.3132339-1","unstructured":"A. Hemani A. Jantsch S. Kumar A. Postula J. Oberg M. Millberg D. Lindqvist \"Network on Chip: An architecture for billion transistor era\" Proc. of the IEEE NorChip Conference Nov. 2000."},{"key":"key-10.1145\/3130218.3132339-2","unstructured":"W. J. Dally and B. Towles, \"Route packets, not wires: on-chip interconnection networks,\" Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), 2001, pp. 684--689.","DOI":"10.1109\/DAC.2001.935594","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-3","unstructured":"L. Benini and G. De Micheli, \"Networks on chips: a new SoC paradigm,\" in Computer, vol. 35, no. 1, pp. 70--78, Jan 2002.","DOI":"10.1109\/2.976921","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-4","unstructured":"A. Hemani, N. Farahini, S. M. A. H. Jafri, H. Sohofi, S. Li, and K. Paul, The SiLago Solution: Architecture and Design Methods for a Heterogeneous Dark Silicon Aware Coarse Grain Reconfigurable Fabric. Springer International Publishing, 2017, ISBN:978-3-319-31594-2."},{"key":"key-10.1145\/3130218.3132339-5","unstructured":"Chabloz, J.-M.; Hemani, A., \"Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains,\" IEEE TVLSI, vol.22, no.3, pp.641,654, March 2014.","DOI":"10.1109\/TVLSI.2013.2252030","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-6","unstructured":"A, Krste et al. \"The Landscape of Parallel Computing Research: A View from Berkeley\", EECS Department, UC, Berkeley, 2006."},{"key":"key-10.1145\/3130218.3132339-7","unstructured":"William J. Dally, Chris Malachowsky, Stephen W. Keckler, \"21st Century Digital Design Tools\". DAC 2013.","DOI":"10.1145\/2463209.2488850","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-8","unstructured":"P. Liu, A. Hemani, K. Paul, C. Weis, M. Jung and N. Wehn 2017, \"3D-stacked many-core architecture for biological sequence analysis problems,\" International Journal of Parallel Programming, April 2017.","DOI":"10.1007\/s10766-017-0495-0","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-9","unstructured":"M A Shami, Ahmed Hemani. \"Control Scheme in a Coarse Grain Reconfigurable Architecture\". 22nd SBAC-PAD, 2010.","DOI":"10.1109\/SBAC-PAD.2010.12","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-10","unstructured":"M A Shami, Ahmed Hemani, \"Address generation scheme for a coarse grain reconfigurable architecture\", Application-Specific Systems, Architectures and Processors (ASAP), 2011 IEEE Intl. Conference on.","DOI":"10.1109\/ASAP.2011.6043232","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-11","unstructured":"R Prabhakar, Y Zhang, D Koeplinger, M Feldman, T Zhao S Hadjis, A Pedram, C Kozyrakis, K Olukotun. Plasticine: A Reconfigurable Architecture For Parallel Patterns. ISCA June 2017.","DOI":"10.1145\/3079856.3080256","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-12","unstructured":"F Bouwens, M Berekovic, B De Sutter, G Gaydadjiev, \"Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array\", HiPEAC 2008, LNCS 4917, pp. 66--81, 2008.","DOI":"10.1007\/978-3-540-77560-7_6","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-13","unstructured":"A Giovanni; B Paolo; P Laura, \"EGRA: A Coarse Grained Reconfigurable Architectural Template\", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, num. 6, p. 1062--1074","DOI":"10.1109\/TVLSI.2010.2044667","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-14","unstructured":"M. A. Tajammul, S.M.A.H. Jafri, A. Hemani, J. Plosila, and H. Tenhunen, \"Private configuration environments for efficient configuration in CGRAs,\" in Proc. Application Specific Systems Architectures and Processors (ASAP), Washington, D.C., 5-7 June 2013","DOI":"10.1109\/ASAP.2013.6567579","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-15","unstructured":"Jafri, S.M.A.H., Hemani, A.; Paul, K.; Plosila, J.; Tenhunen, H.;, \"Compression Based Efficient and Agile Configuration Mechanism for Coarse Grained Reconfigurable Architectures,\" IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011, vol., no., p 16--20 May 2011","DOI":"10.1109\/IPDPS.2011.166","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-16","unstructured":"M. A. Tajammul, M. A. Shami, A. Hemani and S. Moorthi, \"NoC Based Distributed Partitionable Memory System for a Coarse Grain Reconfigurable Architecture,\" 24th VLSI Design 2011","DOI":"10.1109\/VLSID.2011.45","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-17","unstructured":"M. Badawi, Z. Lu and A. Hemani, \" Quality-of-Service-Aware Adaptation Scheme for Multi-core Protocol Processing Architecture \", Microprocessors and Microsystems, Elsevier, 2017.","DOI":"10.1016\/j.micpro.2017.08.006","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-18","unstructured":"S.M.A.H. Jafri, N. Farahini, and A. Hemani, \"SiLago-CoG: Coarse-grained Grid-based design for near tape-out power estimation accuracy at high level\" Proceedings ISVLSI 2017.","DOI":"10.1109\/ISVLSI.2017.15","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-19","unstructured":"N. Farahini, A. Hemani, H. Sohofi, Syed M.A.H. Jafri, M. A. Tajammul, K. Paul, \"Parallel distributed scalable runtime address generation scheme for a coarse grain reconfigurable computation and storage fabric\", MICPRO, Volume 38, Issue 8, 2014, ISSN 0141-9331.","DOI":"10.1016\/j.micpro.2014.05.009","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-20","unstructured":"J.-M. Chabloz, A. Hemani, A. Jantsch, D. Soudris, \"Power management architectures in McNOC\" in Scalable Multi-Core Architectures, New York, NY, USA:Springer-Verlag, pp. 55--80, 2012.","DOI":"10.1007\/978-1-4419-6778-7_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-21","unstructured":"S.M.A.H Jafri, Bag, O., Hemani, A., Farahini, N., Paul, K., Plosila, J., Tenhunen, H., \"Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells,\" Quality Electronic Design (ISQED), 2013 14th International Symposium on, March 2013.","DOI":"10.1109\/ISQED.2013.6523597","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-22","unstructured":"Jafri, S.M.A.H.; Tajammul, M.A.; Hemani, A.; Paul, K.; Plosila, J.; Tenhunen, H., \"Energy-aware-task-parallelism for efficient dynamic voltage, and frequency scaling, in CGRAs,\" Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), 2013 International Conference on, 15-18 July 2013","DOI":"10.1109\/SAMOS.2013.6621112","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-23","unstructured":"L. Gwennap, \"Adapteva: More flops less watts\", Microprocessor Report, vol. 6, no. 13, pp. 11--02, 2011."},{"key":"key-10.1145\/3130218.3132339-24","unstructured":"S. Li, N. Farahini, A. Hemani, K. Rosvall, I. Sander, \"System Level Synthesis of Hardware for DSP Applications Using Pre-Characterized Function Implementations\" Proc. ISSS Codes 2013."},{"key":"key-10.1145\/3130218.3132339-25","unstructured":"Farahini, N.; Shuo Li; Tajammul, M.A.; Shami, M.A.; Guo Chen; Hemani, A.; Wei Ye, \"39.9 GOPs\/watt multi-mode CGRA accelerator for a multi-standard basestation,\" Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, 19-23 May 2013.","DOI":"10.1109\/ISCAS.2013.6572129","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-26","unstructured":"M A Shami, A Hemani, \"Classification of massively parallel computer architectures\" 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012.","DOI":"10.1109\/IPDPSW.2012.42","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-27","unstructured":"S M A H Jafri, A Hemani, Kolin Paul, Naem Abbas, \"MOCHA: Morphable Locality and Compression Aware Architecture for Convolutional Neural Networks\", IPDPS 2017.","DOI":"10.1109\/IPDPS.2017.59","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-28","unstructured":"O Malik and A Hemani. \"Synchronizing Distributed State Machines In A Coarse Grain Reconfigurable Architecture\". SOC 2011, Tampere, Finland. November 2011.","DOI":"10.1109\/ISSOC.2011.6089690","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-29","unstructured":"W J. Dally, J Balfour, D Black-Shaffer, J Chen, R. C Harting, V Parikh, J Park, and D Sheffield, \"Efficient Embedded Computing\", IEEE Computer, July 2008.","DOI":"10.1109\/MC.2008.224","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-30","unstructured":"A. Hemani, Charting the EDA roadmap. IEEE Circuits Devices Mag. 20, 5--10 (2004).","DOI":"10.1109\/MCD.2004.1364768","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-31","unstructured":"P. Michel, U. Lauther, and P. Duzy, The Synthesis Approach to Digital System Design. Norwell, MA: Kluwer, 1992.","DOI":"10.1007\/978-1-4615-3632-1","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-32","unstructured":"A Chang, W J Dally, \"Explaining the gap between ASIC and custom power: A custom perspective\", DAC 2005","DOI":"10.1145\/1065579.1065652","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3130218.3132339-33","unstructured":"Rick Merritt, \"FPGAs add comms cores amid ASIC debate\", EETimes 3\/11\/2013 04:23 PM EDT."},{"key":"key-10.1145\/3130218.3132339-34","unstructured":"Peter Kogge, John Shalf, \"Exascale Computing Trends: Adjusting to the \"New Normal\" for Computer Architecture\" Computing in Science and Engineering, Nov\/Dec 2013.","DOI":"10.1109\/MCSE.2013.95","doi-asserted-by":"crossref"}],"event":{"name":"the Eleventh IEEE\/ACM International Symposium","location":"Seoul, Republic of Korea","sponsor":["IEEE CAS","SIGARCH, ACM Special Interest Group on Computer Architecture","SIGBED, ACM Special Interest Group on Embedded Systems","SIGDA, ACM Special Interest Group on Design Automation","IEEE CEDA"],"acronym":"NOCS '17","number":"11","start":{"date-parts":[[2017,10,19]]},"end":{"date-parts":[[2017,10,20]]}},"container-title":["Proceedings of the Eleventh IEEE\/ACM International Symposium on Networks-on-Chip - NOCS '17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3132339&ftid=1908443&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T18:57:06Z","timestamp":1570129026000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450349840"],"references-count":34,"URL":"http:\/\/dx.doi.org\/10.1145\/3130218.3132339","relation":{"cites":[]}}}