hdls:
  - top_level.v
  - +/makestuff/comm_fpga/fx2/verilog
