Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  4 15:04:25 2023
| Host         : RITHVIK-SHETTY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file single_cycle_computer_timing_summary_routed.rpt -pb single_cycle_computer_timing_summary_routed.pb -rpx single_cycle_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : single_cycle_computer
| Device       : 7s100-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     58          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (170)
5. checking no_input_delay (2)
6. checking no_output_delay (104)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sc_cpu1/pc1/PCOUT_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sc_data1/ram_reg_0_31_0_0/SP/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (170)
--------------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  274          inf        0.000                      0                  274           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.728ns  (logic 4.832ns (25.803%)  route 13.896ns (74.197%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.899 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.646     8.546    sc_cpu1/pc1/data1[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.302     8.848 r  sc_cpu1/pc1/alu_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          3.422    12.270    sc_data1/ram_reg_0_31_7_7/A0
    SLICE_X2Y102         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    12.375 r  sc_data1/ram_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           3.669    16.044    dataout_OBUF[7]
    A25                  OBUF (Prop_obuf_I_O)         2.684    18.728 r  dataout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.728    dataout[7]
    A25                                                               r  dataout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.632ns  (logic 4.830ns (25.923%)  route 13.802ns (74.077%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.869 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    sc_cpu1/pc1/alu_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.091 r  sc_cpu1/pc1/alu_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, routed)           0.799     8.890    sc_cpu1/pc1/data1[4]
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.299     9.189 r  sc_cpu1/pc1/alu_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          1.770    10.959    sc_data1/ram_reg_0_31_3_3/A2
    SLICE_X2Y69          RAMS32 (Prop_rams32_ADR2_O)
                                                     -0.074    10.885 r  sc_data1/ram_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           5.075    15.960    dataout_OBUF[3]
    B24                  OBUF (Prop_obuf_I_O)         2.672    18.632 r  dataout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.632    dataout[3]
    B24                                                               r  dataout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.564ns  (logic 5.423ns (29.214%)  route 13.141ns (70.786%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.869 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    sc_cpu1/pc1/alu_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.108 r  sc_cpu1/pc1/alu_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           1.046     9.154    sc_cpu1/pc1/data1[6]
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.327     9.481 r  sc_cpu1/pc1/alu_OBUF[6]_inst_i_1/O
                         net (fo=11, routed)          1.068    10.549    sc_data1/ram_reg_0_31_2_2/A4
    SLICE_X2Y69          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.481    11.030 r  sc_data1/ram_reg_0_31_2_2/SP/O
                         net (fo=1, routed)           4.869    15.899    dataout_OBUF[2]
    C22                  OBUF (Prop_obuf_I_O)         2.665    18.564 r  dataout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.564    dataout[2]
    C22                                                               r  dataout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.492ns  (logic 5.295ns (28.633%)  route 13.197ns (71.367%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.869 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    sc_cpu1/pc1/alu_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.108 r  sc_cpu1/pc1/alu_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           1.046     9.154    sc_cpu1/pc1/data1[6]
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.327     9.481 r  sc_cpu1/pc1/alu_OBUF[6]_inst_i_1/O
                         net (fo=11, routed)          2.251    11.732    sc_data1/ram_reg_0_31_8_8/A4
    SLICE_X2Y101         RAMS32 (Prop_rams32_ADR4_O)
                                                      0.332    12.064 r  sc_data1/ram_reg_0_31_8_8/SP/O
                         net (fo=1, routed)           3.742    15.806    dataout_OBUF[8]
    A24                  OBUF (Prop_obuf_I_O)         2.686    18.492 r  dataout_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.492    dataout[8]
    A24                                                               r  dataout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.409ns  (logic 4.838ns (26.280%)  route 13.571ns (73.720%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.899 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.646     8.546    sc_cpu1/pc1/data1[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.302     8.848 r  sc_cpu1/pc1/alu_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          3.422    12.270    sc_data1/ram_reg_0_31_4_4/A0
    SLICE_X2Y102         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    12.394 r  sc_data1/ram_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           3.344    15.738    dataout_OBUF[4]
    C24                  OBUF (Prop_obuf_I_O)         2.671    18.409 r  dataout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.409    dataout[4]
    C24                                                               r  dataout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.233ns  (logic 4.539ns (24.892%)  route 13.694ns (75.108%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.899 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.646     8.546    sc_cpu1/pc1/data1[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.302     8.848 r  sc_cpu1/pc1/alu_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          3.422    12.270    sc_data1/ram_reg_0_31_6_6/A0
    SLICE_X2Y102         RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.184    12.086 r  sc_data1/ram_reg_0_31_6_6/SP/O
                         net (fo=1, routed)           3.468    15.553    dataout_OBUF[6]
    B21                  OBUF (Prop_obuf_I_O)         2.680    18.233 r  dataout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.233    dataout[6]
    B21                                                               r  dataout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.017ns  (logic 5.209ns (28.914%)  route 12.807ns (71.086%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.899 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.646     8.546    sc_cpu1/pc1/data1[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.302     8.848 r  sc_cpu1/pc1/alu_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          2.980    11.827    sc_data1/ram_reg_0_31_9_9/A0
    SLICE_X2Y101         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.494    12.321 r  sc_data1/ram_reg_0_31_9_9/SP/O
                         net (fo=1, routed)           3.023    15.344    dataout_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         2.673    18.017 r  dataout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.017    dataout[9]
    A23                                                               r  dataout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.739ns  (logic 4.546ns (25.625%)  route 13.194ns (74.375%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.899 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.646     8.546    sc_cpu1/pc1/data1[2]
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.302     8.848 r  sc_cpu1/pc1/alu_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          3.422    12.270    sc_data1/ram_reg_0_31_5_5/A0
    SLICE_X2Y102         RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.174    12.096 r  sc_data1/ram_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           2.967    15.062    dataout_OBUF[5]
    B22                  OBUF (Prop_obuf_I_O)         2.677    17.739 r  dataout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.739    dataout[5]
    B22                                                               r  dataout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dataout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.191ns  (logic 5.417ns (31.510%)  route 11.774ns (68.490%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.869 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    sc_cpu1/pc1/alu_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.108 r  sc_cpu1/pc1/alu_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           1.046     9.154    sc_cpu1/pc1/data1[6]
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.327     9.481 r  sc_cpu1/pc1/alu_OBUF[6]_inst_i_1/O
                         net (fo=11, routed)          1.068    10.549    sc_data1/ram_reg_0_31_1_1/A4
    SLICE_X2Y69          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.470    11.019 r  sc_data1/ram_reg_0_31_1_1/SP/O
                         net (fo=1, routed)           3.502    14.521    dataout_OBUF[1]
    C23                  OBUF (Prop_obuf_I_O)         2.670    17.191 r  dataout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.191    dataout[1]
    C23                                                               r  dataout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.735ns  (logic 5.884ns (37.392%)  route 9.851ns (62.608%))
  Logic Levels:           15  (CARRY4=8 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[5]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  sc_cpu1/pc1/PCOUT_reg[5]/Q
                         net (fo=88, routed)          2.211     2.670    sc_cpu1/pc1/Q[5]
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.124     2.794 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6/O
                         net (fo=7, routed)           0.837     3.631    sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124     3.755 r  sc_cpu1/pc1/register_reg_r2_0_31_0_5_i_5/O
                         net (fo=6, routed)           1.050     4.804    sc_cpu1/regfile1/register_reg_r2_0_31_0_5/ADDRA0
    SLICE_X2Y67          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.954 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           1.563     6.517    sc_cpu1/pc1/qb[0]
    SLICE_X0Y55          LUT3 (Prop_lut3_I2_O)        0.328     6.845 r  sc_cpu1/pc1/alu_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     7.343    sc_cpu1/pc1/out_mux2[0]
    SLICE_X1Y51          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.869 r  sc_cpu1/pc1/alu_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.869    sc_cpu1/pc1/alu_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.983 r  sc_cpu1/pc1/alu_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.983    sc_cpu1/pc1/alu_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.097 r  sc_cpu1/pc1/alu_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    sc_cpu1/pc1/alu_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  sc_cpu1/pc1/alu_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    sc_cpu1/pc1/alu_OBUF[15]_inst_i_2_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  sc_cpu1/pc1/alu_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    sc_cpu1/pc1/alu_OBUF[19]_inst_i_2_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  sc_cpu1/pc1/alu_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    sc_cpu1/pc1/alu_OBUF[23]_inst_i_2_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  sc_cpu1/pc1/alu_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    sc_cpu1/pc1/alu_OBUF[27]_inst_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.866 r  sc_cpu1/pc1/alu_OBUF[31]_inst_i_2/O[3]
                         net (fo=1, routed)           1.264    10.131    sc_cpu1/pc1/data1[31]
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.335    10.466 r  sc_cpu1/pc1/alu_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.428    12.894    alu_OBUF[31]
    AB20                 OBUF (Prop_obuf_I_O)         2.841    15.735 r  alu_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.735    alu[31]
    AB20                                                              r  alu[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.191ns (48.683%)  route 0.201ns (51.317%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[0]/Q
                         net (fo=3, routed)           0.201     0.347    sc_cpu1/pc1/Q[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.045     0.392 r  sc_cpu1/pc1/PCOUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    sc_cpu1/pc1/PCOUT[0]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.236ns (42.258%)  route 0.322ns (57.742%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[6]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[6]/Q
                         net (fo=88, routed)          0.204     0.350    sc_cpu1/pc1/Q[6]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  sc_cpu1/pc1/PCOUT[31]_i_2/O
                         net (fo=32, routed)          0.118     0.513    sc_cpu1/pc1/PCOUT[31]_i_2_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.045     0.558 r  sc_cpu1/pc1/PCOUT[16]_i_1/O
                         net (fo=1, routed)           0.000     0.558    sc_cpu1/pc1/PCOUT[16]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            sc_data1/ram_reg_0_31_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.394ns (67.816%)  route 0.187ns (32.184%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32                       0.000     0.000 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB/CLK
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.394 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB/O
                         net (fo=4, routed)           0.187     0.581    sc_data1/ram_reg_0_31_2_2/D
    SLICE_X2Y69          RAMS32                                       r  sc_data1/ram_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.363ns (61.803%)  route 0.224ns (38.197%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[14]/C
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[14]/Q
                         net (fo=2, routed)           0.111     0.257    sc_cpu1/pcadd/Q[13]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.367 r  sc_cpu1/pcadd/pc40_carry__2/O[1]
                         net (fo=3, routed)           0.114     0.480    sc_cpu1/pc1/pc_mux0[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.107     0.587 r  sc_cpu1/pc1/PCOUT[14]_i_1/O
                         net (fo=1, routed)           0.000     0.587    sc_cpu1/pc1/PCOUT[14]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.363ns (61.803%)  route 0.224ns (38.197%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[30]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[30]/Q
                         net (fo=2, routed)           0.111     0.257    sc_cpu1/pcadd/Q[29]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.367 r  sc_cpu1/pcadd/pc40_carry__6/O[1]
                         net (fo=3, routed)           0.114     0.480    sc_cpu1/pc1/pc_mux0[29]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.107     0.587 r  sc_cpu1/pc1/PCOUT[30]_i_1/O
                         net (fo=1, routed)           0.000     0.587    sc_cpu1/pc1/PCOUT[30]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.236ns (37.858%)  route 0.387ns (62.142%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[6]/C
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[6]/Q
                         net (fo=88, routed)          0.204     0.350    sc_cpu1/pc1/Q[6]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  sc_cpu1/pc1/PCOUT[31]_i_2/O
                         net (fo=32, routed)          0.183     0.578    sc_cpu1/pc1/PCOUT[31]_i_2_n_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.045     0.623 r  sc_cpu1/pc1/PCOUT[13]_i_1/O
                         net (fo=1, routed)           0.000     0.623    sc_cpu1/pc1/PCOUT[13]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            sc_data1/ram_reg_0_31_3_3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.388ns (61.353%)  route 0.244ns (38.647%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32                       0.000     0.000 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB_D1/CLK
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.388 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.244     0.632    sc_data1/ram_reg_0_31_3_3/D
    SLICE_X2Y69          RAMS32                                       r  sc_data1/ram_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.387ns (58.702%)  route 0.272ns (41.298%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[2]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  sc_cpu1/pc1/PCOUT_reg[2]/Q
                         net (fo=89, routed)          0.172     0.339    sc_cpu1/pc1/Q[2]
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.384 r  sc_cpu1/pc1/sextadder0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.384    sc_cpu1/sext_add1/PCOUT_reg[4][2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.448 r  sc_cpu1/sext_add1/sextadder0_carry/O[3]
                         net (fo=1, routed)           0.100     0.548    sc_cpu1/pc1/pc_mux1[3]
    SLICE_X1Y74          LUT5 (Prop_lut5_I2_O)        0.111     0.659 r  sc_cpu1/pc1/PCOUT[4]_i_1/O
                         net (fo=1, routed)           0.000     0.659    sc_cpu1/pc1/PCOUT[4]_i_1_n_0
    SLICE_X1Y74          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            sc_data1/ram_reg_0_31_1_1/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.478ns (72.324%)  route 0.183ns (27.676%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          RAMD32                       0.000     0.000 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA_D1/CLK
    SLICE_X2Y67          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     0.478 r  sc_cpu1/regfile1/register_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.183     0.661    sc_data1/ram_reg_0_31_1_1/D
    SLICE_X2Y69          RAMS32                                       r  sc_data1/ram_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc_cpu1/pc1/PCOUT_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc_cpu1/pc1/PCOUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.365ns (54.744%)  route 0.302ns (45.256%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  sc_cpu1/pc1/PCOUT_reg[23]/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  sc_cpu1/pc1/PCOUT_reg[23]/Q
                         net (fo=2, routed)           0.126     0.272    sc_cpu1/pcadd/Q[22]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.383 r  sc_cpu1/pcadd/pc40_carry__4/O[2]
                         net (fo=3, routed)           0.176     0.559    sc_cpu1/pc1/pc_mux0[22]
    SLICE_X4Y79          LUT5 (Prop_lut5_I1_O)        0.108     0.667 r  sc_cpu1/pc1/PCOUT[23]_i_1/O
                         net (fo=1, routed)           0.000     0.667    sc_cpu1/pc1/PCOUT[23]_i_1_n_0
    SLICE_X4Y79          FDCE                                         r  sc_cpu1/pc1/PCOUT_reg[23]/D
  -------------------------------------------------------------------    -------------------





