Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:26:16 2020
| Host         : travis-job-e3556097-816c-4dfd-a53b-fe057dca7f4d running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   184 |
| Unused register locations in slices containing registers |   381 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           72 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             917 |          321 |
| Yes          | No                    | No                     |             974 |          341 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1620 |          519 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+
|  clk200_clk  |                                                                                               |                                                                                            |                1 |              1 |
|  sys_clk     | sdram_tfawcon_ready_reg016_in                                                                 | sdram_tfawcon_ready_i_1_n_0                                                                |                1 |              1 |
|  sys_clk     | i_i_1_n_0                                                                                     | sys_rst                                                                                    |                1 |              1 |
|  sys_clk     |                                                                                               | sdram_tccdcon_ready_i_1_n_0                                                                |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                                                                    |                1 |              1 |
|  clk200_clk  |                                                                                               | xilinxasyncresetsynchronizerimpl0                                                          |                1 |              2 |
|  sys_clk     |                                                                                               | xilinxasyncresetsynchronizerimpl0                                                          |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_213_                                                                             | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |                1 |              3 |
|  sys_clk     | bankmachine0_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | uart_rx_fifo_wrport_we                                                                        | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/leds_storage_reg[3][0]                                        | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | bankmachine5_next_state                                                                       | sys_rst                                                                                    |                3 |              4 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                      | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mstatus_MPP_reg[1]_0[0]                                       | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |                2 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | uart_phy_rx_bitcount                                                                          | uart_phy_rx_bitcount[3]_i_1_n_0                                                            |                1 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                      | clk200_rst                                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/eventmanager_storage_reg[0][0]                                | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                       | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/bitbang_storage_reg[0][0]                                     | sys_rst                                                                                    |                3 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_produce_reg[0]                                   | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface0_bank_bus_dat_r_reg[3]_0[0] |                3 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface5_bank_bus_dat_r_reg[3]_0[0] |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | multiplexer_next_state                                                                        | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                       | sys_rst                                                                                    |                2 |              4 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                                                        | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_rx_fifo_syncfifo_re                                      | sys_rst                                                                                    |                1 |              4 |
|  sys_clk     | uart_phy_sink_ready1359_out                                                                   | uart_phy_tx_bitcount[3]_i_1_n_0                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/a7ddrphy_half_sys8x_taps_storage_reg[4][0]                    | sys_rst                                                                                    |                3 |              5 |
|  sys_clk     | sdram_zqcs_executer_counter[4]_i_1_n_0                                                        | sys_rst                                                                                    |                1 |              5 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface2_bank_bus_dat_r_reg[0][0]   |                4 |              5 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                                                        | sys_rst                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_rx_fifo_level0_reg[4][0]                                 | sys_rst                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]_0[0]                               | sys_rst                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                         |                                                                                            |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                                      |                                                                                            |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_command_storage_reg[0][0]                | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_address_storage_reg[13][1]               | sys_rst                                                                                    |                1 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_command_storage_reg[0][0]                | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_address_storage_reg[13][1]               | sys_rst                                                                                    |                1 |              6 |
|  sys_clk     | sdram_sequencer_counter                                                                       | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_command_storage_reg[5][0]                | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_address_storage_reg[13][1]               | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_address_storage_reg[8][1]                | sys_rst                                                                                    |                3 |              6 |
|  sys_clk     |                                                                                               | VexRiscv/dataCache_1_/SR[0]                                                                |                3 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_storage_reg[0]_rep__0[0]                                | sys_rst                                                                                    |                2 |              6 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_command_storage_reg[0][0]                | sys_rst                                                                                    |                4 |              6 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                            | sys_rst                                                                                    |                3 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                               | VexRiscv/IBusCachedPlugin_cache/stageB_mmuRsp_physicalAddress_reg[8][0]                    |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_wrdata_storage_reg[31][2]                | sys_rst                                                                                    |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                          | sys_rst                                                                                    |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_reload_storage_reg[31][3]                              | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_wrdata_storage_reg[31][2]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_phy_storage_reg[31][0]                                   | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_wrdata_storage_reg[31][0]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_rx_fifo_syncfifo_re                                      |                                                                                            |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_wrdata_storage_reg[24][1]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_wrdata_storage_reg[24][3]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_address_storage_reg[13][0]               | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_wrdata_storage_reg[24][0]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_wrdata_storage_reg[24][2]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                      |                                                                                            |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_load_storage_reg[31][2]                                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_address_storage_reg[13][0]               | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | uart_phy_rx_reg                                                                               | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_reload_storage_reg[31][0]                              | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_load_storage_reg[31][1]                                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_wrdata_storage_reg[31][0]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_reload_storage_reg[31][2]                              | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_wrdata_storage_reg[31][1]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | i                                                                                             | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_load_storage_reg[31][3]                                | sys_rst                                                                                    |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_reload_storage_reg[31][1]                              | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface3_bank_bus_dat_r_reg[0][0]   |                7 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_phy_storage_reg[31][3]                                   | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_wrdata_storage_reg[31][1]                | sys_rst                                                                                    |                4 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface1_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                       | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                    |                2 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface7_bank_bus_dat_r_reg[0][0]   |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector3_wrdata_storage_reg[31][3]                | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector2_address_storage_reg[13][0]               | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface8_bank_bus_dat_r_reg[0][0]   |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/ctrl_storage_reg[31][1]                                       | sys_rst                                                                                    |                4 |              8 |
|  sys_clk     | uart_phy_source_payload_data[7]_i_1_n_0                                                       | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/ctrl_storage_reg[31][2]                                       | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/ctrl_storage_reg[31][0]                                       | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_wrdata_storage_reg[24][3]                | sys_rst                                                                                    |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_wrdata_storage_reg[31][3]                | sys_rst                                                                                    |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/timer0_load_storage_reg[31][0]                                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/ctrl_storage_reg[31][3]                                       | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_phy_storage_reg[31][2]                                   | sys_rst                                                                                    |                3 |              8 |
|  sys_clk     | uart_phy_tx_reg[7]_i_1_n_0                                                                    | sys_rst                                                                                    |                4 |              8 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/basesoc_csrbankarray_interface6_bank_bus_dat_r_reg[0][0]   |                5 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector0_address_storage_reg[8][0]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_wrdata_storage_reg[24][1]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_wrdata_storage_reg[24][2]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_phaseinjector1_wrdata_storage_reg[24][0]                | sys_rst                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_phy_storage_reg[31][1]                                   | sys_rst                                                                                    |                1 |              8 |
|  sys_clk     |                                                                                               | sdram_timer_count1[9]_i_1_n_0                                                              |                3 |             10 |
|  sys_clk     | vccaux_status                                                                                 | sys_rst                                                                                    |                4 |             12 |
|  sys_clk     | temperature_status                                                                            | sys_rst                                                                                    |                5 |             12 |
|  sys_clk     | vccbram_status                                                                                | sys_rst                                                                                    |                4 |             12 |
|  sys_clk     | vccint_status                                                                                 | sys_rst                                                                                    |                3 |             12 |
|  sys_clk     | sdram_bankmachine0_row_open                                                                   | sys_rst                                                                                    |                2 |             14 |
|  sys_clk     | sdram_bankmachine1_row[13]_i_1_n_0                                                            | sys_rst                                                                                    |                3 |             14 |
|  sys_clk     | sdram_bankmachine2_row_open                                                                   | sys_rst                                                                                    |                3 |             14 |
|  sys_clk     | sdram_bankmachine7_row_open                                                                   | sys_rst                                                                                    |                3 |             14 |
|  sys_clk     | sdram_bankmachine3_row_open                                                                   | sys_rst                                                                                    |                5 |             14 |
|  sys_clk     | sdram_bankmachine4_row_open                                                                   | sys_rst                                                                                    |                3 |             14 |
|  sys_clk     | sdram_bankmachine6_row_open                                                                   | sys_rst                                                                                    |                4 |             14 |
|  sys_clk     | sdram_bankmachine5_row_open                                                                   | sys_rst                                                                                    |                3 |             14 |
|  sys_clk     | uart_rx_fifo_wrport_we                                                                        |                                                                                            |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_produce_reg[0]                                   |                                                                                            |                2 |             16 |
|  sys_clk     | eventsourceprocess3_trigger                                                                   | waittimer3_count[0]_i_1_n_0                                                                |                5 |             20 |
|  sys_clk     | eventsourceprocess2_trigger                                                                   | waittimer2_count[0]_i_1_n_0                                                                |                5 |             20 |
|  sys_clk     | eventsourceprocess0_trigger                                                                   | waittimer0_count[0]_i_1_n_0                                                                |                5 |             20 |
|  sys_clk     | eventsourceprocess1_trigger                                                                   | waittimer1_count[0]_i_1_n_0                                                                |                5 |             20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dBusWishbone_DAT_MISO_regNext_reg[0]                          | VexRiscv/IBusCachedPlugin_cache/basesoc_count_reg_19_sn_1                                  |                5 |             20 |
|  sys_clk     |                                                                                               | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |               11 |             22 |
|  sys_clk     | sr[31]_i_1_n_0                                                                                | sys_rst                                                                                    |               10 |             22 |
|  sys_clk     | sdram_bankmachine1_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                6 |             23 |
|  sys_clk     | sdram_bankmachine7_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                7 |             23 |
|  sys_clk     | sdram_bankmachine2_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |               10 |             23 |
|  sys_clk     | sdram_bankmachine4_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                6 |             23 |
|  sys_clk     | sdram_bankmachine5_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                7 |             23 |
|  sys_clk     | sdram_bankmachine0_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                5 |             23 |
|  sys_clk     | sdram_bankmachine6_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                7 |             23 |
|  sys_clk     | sdram_bankmachine3_cmd_buffer_pipe_ce                                                         | sys_rst                                                                                    |                8 |             23 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/a7ddrphy_bitslip15_value_reg[0][0]                            | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                      |                8 |             24 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                                            | sdram_bandwidth_nwrites                                                                    |                6 |             24 |
|  sys_clk     | sdram_bandwidth_nreads                                                                        | sdram_bandwidth_nwrites                                                                    |                6 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/a7ddrphy_bitslip7_value_reg[0][0]                             | VexRiscv/IBusCachedPlugin_cache/a7ddrphy_bitslip7_value_reg[0]_0[0]                        |                8 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                         | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |                8 |             25 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_i_1_n_0                               | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |                9 |             25 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_229_1_out                                                 |                                                                                            |                6 |             27 |
|  sys_clk     |                                                                                               | sdram_zqcs_timer_count1[0]_i_1_n_0                                                         |                7 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_PC_reg[31][0]                                       |                                                                                            |                7 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mtvec_base_reg[0][0]                                          |                                                                                            |               11 |             30 |
|  sys_clk     |                                                                                               | uart_phy_phase_accumulator_rx[30]_i_1_n_0                                                  |                8 |             31 |
|  sys_clk     | ctrl_bus_errors                                                                               | sys_rst                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                               |                                                                                            |               10 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     |                                                                                               | uart_phy_phase_accumulator_tx[31]_i_1_n_0                                                  |                8 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                              |                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                             | VexRiscv/dataCache_1_/E[0]                                                                 |                5 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | timer0_update_value_re                                                                        | sys_rst                                                                                    |               10 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[0][0]                                          |                                                                                            |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_210__reg[0][0]                                                      | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |               15 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]          |                                                                                            |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_mepc_reg[0][0]                                                |                                                                                            |               19 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]_0[0] |                                                                                            |               22 |             34 |
|  sys_clk     | VexRiscv/dataCache_1_/_zz_173__reg[0]                                                         |                                                                                            |               22 |             37 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isFiring1                                         | VexRiscv/IBusCachedPlugin_cache/reset0                                                     |               17 |             42 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/sdram_bandwidth_nwrites_status_reg[0][0]                      | sys_rst                                                                                    |               10 |             48 |
|  sys_clk     | sdram_bandwidth_period                                                                        | sys_rst                                                                                    |                7 |             48 |
|  sys_clk     | dna_status                                                                                    | sys_rst                                                                                    |               13 |             57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_75_in                                                       |                                                                                            |               16 |             64 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_133__reg[2][0]                                            |                                                                                            |               18 |             68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_ready                         |                                                                                            |               17 |             68 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isFiring1                                         |                                                                                            |               37 |            100 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                                                    | sys_rst                                                                                    |               61 |            128 |
|  sys_clk     |                                                                                               |                                                                                            |               72 |            129 |
|  sys_clk     | VexRiscv/dataCache_1_/p_31_in                                                                 |                                                                                            |               53 |            145 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                    |                                                                                            |               79 |            217 |
|  sys_clk     |                                                                                               | sys_rst                                                                                    |              242 |            721 |
+--------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    31 |
| 5      |                     8 |
| 6      |                    12 |
| 7      |                     2 |
| 8      |                    50 |
| 10     |                     1 |
| 12     |                     4 |
| 14     |                     8 |
| 16+    |                    60 |
+--------+-----------------------+


