

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_uart.h File Reference</div>  </div>
</div>
<div class="contents">

<p>SAM3 UART hardware.  
<a href="#details">More...</a></p>

<p><a href="sam3__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#afbdd5a1daa050d08e7b15869ecbcc231">UART_CR_OFF</a>&#160;&#160;&#160;0x000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#afbdd5a1daa050d08e7b15869ecbcc231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ae2b29c7d933a246dc1e544f10a69cdd5">UART_MR_OFF</a>&#160;&#160;&#160;0x004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#ae2b29c7d933a246dc1e544f10a69cdd5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa21d9681960fa590916b28176e36adb8">UART_IER_OFF</a>&#160;&#160;&#160;0x008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#aa21d9681960fa590916b28176e36adb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a395134551dbd430a558cd66d2c1596f9">UART_IDR_OFF</a>&#160;&#160;&#160;0x00C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a395134551dbd430a558cd66d2c1596f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a85782040479d49fbba5f8db86b974358">UART_IMR_OFF</a>&#160;&#160;&#160;0x010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a85782040479d49fbba5f8db86b974358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#af8ff33ef593f974c2dda7eefd0e39b68">UART_SR_OFF</a>&#160;&#160;&#160;0x014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#af8ff33ef593f974c2dda7eefd0e39b68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a4d0bd77e9cd9b5a0e7c5a8685e15b642">UART_RHR_OFF</a>&#160;&#160;&#160;0x018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a4d0bd77e9cd9b5a0e7c5a8685e15b642"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a699bd635bd71a18c5539e7eb710ff510">UART_THR_OFF</a>&#160;&#160;&#160;0x01C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a699bd635bd71a18c5539e7eb710ff510"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a734867ae939391205590298c27eca0fd">UART_BRGR_OFF</a>&#160;&#160;&#160;0x020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a734867ae939391205590298c27eca0fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a042754e2e9f8d30eee48104c79cfcdf8">UART_RPR_OFF</a>&#160;&#160;&#160;0x100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a042754e2e9f8d30eee48104c79cfcdf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a2e43b4058ed63d59853ea16c6d598217">UART_RCR_OFF</a>&#160;&#160;&#160;0x104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a2e43b4058ed63d59853ea16c6d598217"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a6c032e550f44dd32fc7443fb195b5830">UART_TPR_OFF</a>&#160;&#160;&#160;0x108</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a6c032e550f44dd32fc7443fb195b5830"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a457744689c4321830e4d67260ba42157">UART_TCR_OFF</a>&#160;&#160;&#160;0x10C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a457744689c4321830e4d67260ba42157"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a893dfeb6a9e4b31174f410b524184159">UART_RNPR_OFF</a>&#160;&#160;&#160;0x110</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a893dfeb6a9e4b31174f410b524184159"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab288cf67af7a51315629c895bcf8f589">UART_RNCR_OFF</a>&#160;&#160;&#160;0x114</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#ab288cf67af7a51315629c895bcf8f589"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a7d7532a7b77f4dca39ec59e27eb709d2">UART_TNPR_OFF</a>&#160;&#160;&#160;0x118</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a7d7532a7b77f4dca39ec59e27eb709d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a1df23ad2097d81464fe1d419023aba91">UART_TNCR_OFF</a>&#160;&#160;&#160;0x11C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a1df23ad2097d81464fe1d419023aba91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a879c2f4707ca83c168bf26e079c9ef22">UART_PTCR_OFF</a>&#160;&#160;&#160;0x120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a879c2f4707ca83c168bf26e079c9ef22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a815404e28b7bcb3c38569e2a5367a047">UART_PTSR_OFF</a>&#160;&#160;&#160;0x124</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers base addresses.  <a href="#a815404e28b7bcb3c38569e2a5367a047"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab2193c2bb327b5df1c99da7956a07031">UART_CR_RSTRX</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#ab2193c2bb327b5df1c99da7956a07031"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#adb048d2ffec0172e0845678f564a1b4a">UART_CR_RSTTX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#adb048d2ffec0172e0845678f564a1b4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a5c00b17618413c54bda1d45350afb693">UART_CR_RXEN</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#a5c00b17618413c54bda1d45350afb693"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8fc6e9b08440c7c0c79312f16b66b5a8">UART_CR_RXDIS</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#a8fc6e9b08440c7c0c79312f16b66b5a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8a305762b980c740221e6ead8d8aee87">UART_CR_TXEN</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#a8a305762b980c740221e6ead8d8aee87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab822b68f656ad659006963366cd63ce1">UART_CR_TXDIS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#ab822b68f656ad659006963366cd63ce1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ac3208ecbd03dcec5be5637b0b4e117ab">UART_CR_RSTSTA</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register addresses.  <a href="#ac3208ecbd03dcec5be5637b0b4e117ab"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d9f128fe7583e8cc624a3d95a3085c4"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_SHIFT" ref="a3d9f128fe7583e8cc624a3d95a3085c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a3d9f128fe7583e8cc624a3d95a3085c4">UART_MR_PAR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae8dc4d934175eadaf7ae0b8527a5c6f"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_MASK" ref="aae8dc4d934175eadaf7ae0b8527a5c6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aae8dc4d934175eadaf7ae0b8527a5c6f">UART_MR_PAR_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58e1dbcc23c373c5f04c6ab379358667"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_EVEN" ref="a58e1dbcc23c373c5f04c6ab379358667" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a58e1dbcc23c373c5f04c6ab379358667">UART_MR_PAR_EVEN</a>&#160;&#160;&#160;(0x0 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c07ddf3d0b3b5ff6a5da3deb16305c1"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_ODD" ref="a8c07ddf3d0b3b5ff6a5da3deb16305c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8c07ddf3d0b3b5ff6a5da3deb16305c1">UART_MR_PAR_ODD</a>&#160;&#160;&#160;(0x1 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a317b78316846e62f55091f9efd658ba7"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_SPACE" ref="a317b78316846e62f55091f9efd658ba7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a317b78316846e62f55091f9efd658ba7">UART_MR_PAR_SPACE</a>&#160;&#160;&#160;(0x2 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad544c514b6bd05c616ea9d470b96a72f"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_MARK" ref="ad544c514b6bd05c616ea9d470b96a72f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad544c514b6bd05c616ea9d470b96a72f">UART_MR_PAR_MARK</a>&#160;&#160;&#160;(0x3 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af355d1f016ec0085bc24f4ad2b31bd30"></a><!-- doxytag: member="sam3_uart.h::UART_MR_PAR_NO" ref="af355d1f016ec0085bc24f4ad2b31bd30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#af355d1f016ec0085bc24f4ad2b31bd30">UART_MR_PAR_NO</a>&#160;&#160;&#160;(0x4 &lt;&lt; UART_MR_PAR_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05dbaa82334b50f0d99b01330d044994"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_SHIFT" ref="a05dbaa82334b50f0d99b01330d044994" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a05dbaa82334b50f0d99b01330d044994">UART_MR_CHMODE_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe905c862a4b1cf4699560c0ee1cb0d3"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_MASK" ref="abe905c862a4b1cf4699560c0ee1cb0d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#abe905c862a4b1cf4699560c0ee1cb0d3">UART_MR_CHMODE_MASK</a>&#160;&#160;&#160;(0x3 &lt;&lt; UART_MR_CHMODE_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2761793c6a7ac89444965deb9147b9c7"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_NORMAL" ref="a2761793c6a7ac89444965deb9147b9c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a2761793c6a7ac89444965deb9147b9c7">UART_MR_CHMODE_NORMAL</a>&#160;&#160;&#160;(0x0 &lt;&lt; UART_MR_CHMODE_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e7e86c1dbd250fe7a0edd0a0bf712d1"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_AUTOMATIC" ref="a3e7e86c1dbd250fe7a0edd0a0bf712d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a3e7e86c1dbd250fe7a0edd0a0bf712d1">UART_MR_CHMODE_AUTOMATIC</a>&#160;&#160;&#160;(0x1 &lt;&lt; UART_MR_CHMODE_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accdee7be5b1c4193e9b5db7a4470af3d"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_LOCAL_LOOPBACK" ref="accdee7be5b1c4193e9b5db7a4470af3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#accdee7be5b1c4193e9b5db7a4470af3d">UART_MR_CHMODE_LOCAL_LOOPBACK</a>&#160;&#160;&#160;(0x2 &lt;&lt; UART_MR_CHMODE_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8418adfee235ea37e74a0d9222724c13"></a><!-- doxytag: member="sam3_uart.h::UART_MR_CHMODE_REMOTE_LOOPBACK" ref="a8418adfee235ea37e74a0d9222724c13" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8418adfee235ea37e74a0d9222724c13">UART_MR_CHMODE_REMOTE_LOOPBACK</a>&#160;&#160;&#160;(0x3 &lt;&lt; UART_MR_CHMODE_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_MR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae91205d0a3bd44a7b29497c1035725f5"></a><!-- doxytag: member="sam3_uart.h::UART_IER_RXRDY" ref="ae91205d0a3bd44a7b29497c1035725f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ae91205d0a3bd44a7b29497c1035725f5">UART_IER_RXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7442c681ca6f58db5bfa79fa74942bc1"></a><!-- doxytag: member="sam3_uart.h::UART_IER_TXRDY" ref="a7442c681ca6f58db5bfa79fa74942bc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a7442c681ca6f58db5bfa79fa74942bc1">UART_IER_TXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0035b86bd77cd0773d14164fb030828"></a><!-- doxytag: member="sam3_uart.h::UART_IER_ENDRX" ref="ad0035b86bd77cd0773d14164fb030828" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad0035b86bd77cd0773d14164fb030828">UART_IER_ENDRX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69cf2f4ded77a2f01f0d8fd60931477e"></a><!-- doxytag: member="sam3_uart.h::UART_IER_ENDTX" ref="a69cf2f4ded77a2f01f0d8fd60931477e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a69cf2f4ded77a2f01f0d8fd60931477e">UART_IER_ENDTX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a173a502ba67a72b18825ac86c9d4ab2d"></a><!-- doxytag: member="sam3_uart.h::UART_IER_OVRE" ref="a173a502ba67a72b18825ac86c9d4ab2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a173a502ba67a72b18825ac86c9d4ab2d">UART_IER_OVRE</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b48d18e45d9044a4b3f05a4cafa2f47"></a><!-- doxytag: member="sam3_uart.h::UART_IER_FRAME" ref="a7b48d18e45d9044a4b3f05a4cafa2f47" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a7b48d18e45d9044a4b3f05a4cafa2f47">UART_IER_FRAME</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc9ba611c50f7b0bfe1cc1ce07abdbc7"></a><!-- doxytag: member="sam3_uart.h::UART_IER_PARE" ref="acc9ba611c50f7b0bfe1cc1ce07abdbc7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#acc9ba611c50f7b0bfe1cc1ce07abdbc7">UART_IER_PARE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb01f4aeae498bfbf583c41acfbd778a"></a><!-- doxytag: member="sam3_uart.h::UART_IER_TXEMPTY" ref="afb01f4aeae498bfbf583c41acfbd778a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#afb01f4aeae498bfbf583c41acfbd778a">UART_IER_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76d77269c182d6f711a41ba4cdb4358e"></a><!-- doxytag: member="sam3_uart.h::UART_IER_TXBUFE" ref="a76d77269c182d6f711a41ba4cdb4358e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a76d77269c182d6f711a41ba4cdb4358e">UART_IER_TXBUFE</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2a595ad6957b1c916ce5da3a3e74c56"></a><!-- doxytag: member="sam3_uart.h::UART_IER_RXBUFF" ref="aa2a595ad6957b1c916ce5da3a3e74c56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa2a595ad6957b1c916ce5da3a3e74c56">UART_IER_RXBUFF</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IER register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a444de2ead3afe527844d4f09a5f261d7"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_RXRDY" ref="a444de2ead3afe527844d4f09a5f261d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a444de2ead3afe527844d4f09a5f261d7">UART_IDR_RXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9d2b444a3c078333a81dc83eb3858fa"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_TXRDY" ref="ab9d2b444a3c078333a81dc83eb3858fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab9d2b444a3c078333a81dc83eb3858fa">UART_IDR_TXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abefac3374b2ccfce6c16b4b2188225c2"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_ENDRX" ref="abefac3374b2ccfce6c16b4b2188225c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#abefac3374b2ccfce6c16b4b2188225c2">UART_IDR_ENDRX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a66ff73c9177d8997b72f9554c6d51f"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_ENDTX" ref="a5a66ff73c9177d8997b72f9554c6d51f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a5a66ff73c9177d8997b72f9554c6d51f">UART_IDR_ENDTX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a2a8e703f4c639df2f6f9dce347f75d"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_OVRE" ref="a7a2a8e703f4c639df2f6f9dce347f75d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a7a2a8e703f4c639df2f6f9dce347f75d">UART_IDR_OVRE</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad215eb6408b38155430ac6698bfb52ff"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_FRAME" ref="ad215eb6408b38155430ac6698bfb52ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad215eb6408b38155430ac6698bfb52ff">UART_IDR_FRAME</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57ea9f957abb40e20caf13095c4b76fe"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_PARE" ref="a57ea9f957abb40e20caf13095c4b76fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a57ea9f957abb40e20caf13095c4b76fe">UART_IDR_PARE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94ed1f29d4531264d6986ed673b09445"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_TXEMPTY" ref="a94ed1f29d4531264d6986ed673b09445" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a94ed1f29d4531264d6986ed673b09445">UART_IDR_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afff146cf4c6bf37df6c52a1968fe387f"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_TXBUFE" ref="afff146cf4c6bf37df6c52a1968fe387f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#afff146cf4c6bf37df6c52a1968fe387f">UART_IDR_TXBUFE</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a564b4ee1b0ad6a4f131fd88604b0754b"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_RXBUFF" ref="a564b4ee1b0ad6a4f131fd88604b0754b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a564b4ee1b0ad6a4f131fd88604b0754b">UART_IDR_RXBUFF</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IDR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add034049fe946b9f5c0621371cb3d679"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_RXRDY" ref="add034049fe946b9f5c0621371cb3d679" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#add034049fe946b9f5c0621371cb3d679">UART_IMR_RXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2e5fea302bac49877aec951e51e9b0c"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_TXRDY" ref="aa2e5fea302bac49877aec951e51e9b0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa2e5fea302bac49877aec951e51e9b0c">UART_IMR_TXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47198ddadf0afd8e33b5348a18811692"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_ENDRX" ref="a47198ddadf0afd8e33b5348a18811692" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a47198ddadf0afd8e33b5348a18811692">UART_IMR_ENDRX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3ad630ad82e95b994e08cd7196df7a3"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_ENDTX" ref="ae3ad630ad82e95b994e08cd7196df7a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ae3ad630ad82e95b994e08cd7196df7a3">UART_IMR_ENDTX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa82ecc6b26ab61b19a3429c3c6e5db9d"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_OVRE" ref="aa82ecc6b26ab61b19a3429c3c6e5db9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa82ecc6b26ab61b19a3429c3c6e5db9d">UART_IMR_OVRE</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e344ba0f5ba7b6260231fd76e930139"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_FRAME" ref="a8e344ba0f5ba7b6260231fd76e930139" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8e344ba0f5ba7b6260231fd76e930139">UART_IMR_FRAME</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0e99651b173e6d5068be7926e28f446"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_PARE" ref="aa0e99651b173e6d5068be7926e28f446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa0e99651b173e6d5068be7926e28f446">UART_IMR_PARE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab691d22dc36d8eb128e61dd8fbc10bd4"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_TXEMPTY" ref="ab691d22dc36d8eb128e61dd8fbc10bd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab691d22dc36d8eb128e61dd8fbc10bd4">UART_IMR_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a485c739b8d0ae4ecc45f7318e32fd4be"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_TXBUFE" ref="a485c739b8d0ae4ecc45f7318e32fd4be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a485c739b8d0ae4ecc45f7318e32fd4be">UART_IMR_TXBUFE</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf4475be35b13fa457a582185baf7784"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_RXBUFF" ref="acf4475be35b13fa457a582185baf7784" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#acf4475be35b13fa457a582185baf7784">UART_IMR_RXBUFF</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_IMR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a144517d950871c354322cafadf8a656e"></a><!-- doxytag: member="sam3_uart.h::UART_SR_RXRDY" ref="a144517d950871c354322cafadf8a656e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a144517d950871c354322cafadf8a656e">UART_SR_RXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ce32ca7b40e0f97c1c9893069aeba09"></a><!-- doxytag: member="sam3_uart.h::UART_SR_TXRDY" ref="a3ce32ca7b40e0f97c1c9893069aeba09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a3ce32ca7b40e0f97c1c9893069aeba09">UART_SR_TXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7d01c682edb834347d17b048a8560a9"></a><!-- doxytag: member="sam3_uart.h::UART_SR_ENDRX" ref="ac7d01c682edb834347d17b048a8560a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ac7d01c682edb834347d17b048a8560a9">UART_SR_ENDRX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a866882a28b167c7836f1dd4891de1348"></a><!-- doxytag: member="sam3_uart.h::UART_SR_ENDTX" ref="a866882a28b167c7836f1dd4891de1348" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a866882a28b167c7836f1dd4891de1348">UART_SR_ENDTX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dea3a99cae075ae43e33867451246f3"></a><!-- doxytag: member="sam3_uart.h::UART_SR_OVRE" ref="a0dea3a99cae075ae43e33867451246f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a0dea3a99cae075ae43e33867451246f3">UART_SR_OVRE</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad41ad9c2fa5c5be16c53b845917b48e0"></a><!-- doxytag: member="sam3_uart.h::UART_SR_FRAME" ref="ad41ad9c2fa5c5be16c53b845917b48e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad41ad9c2fa5c5be16c53b845917b48e0">UART_SR_FRAME</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a937c55851deda799bb2f2ee96e6fd81b"></a><!-- doxytag: member="sam3_uart.h::UART_SR_PARE" ref="a937c55851deda799bb2f2ee96e6fd81b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a937c55851deda799bb2f2ee96e6fd81b">UART_SR_PARE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c2d147ce2624a3f11c45d2051828af"></a><!-- doxytag: member="sam3_uart.h::UART_SR_TXEMPTY" ref="ab3c2d147ce2624a3f11c45d2051828af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ab3c2d147ce2624a3f11c45d2051828af">UART_SR_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09c5eb0ac470b0f7f443e73644dfb1ab"></a><!-- doxytag: member="sam3_uart.h::UART_SR_TXBUFE" ref="a09c5eb0ac470b0f7f443e73644dfb1ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a09c5eb0ac470b0f7f443e73644dfb1ab">UART_SR_TXBUFE</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1276ea3454fbdd33fcf99436db93506"></a><!-- doxytag: member="sam3_uart.h::UART_SR_RXBUFF" ref="ad1276ea3454fbdd33fcf99436db93506" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad1276ea3454fbdd33fcf99436db93506">UART_SR_RXBUFF</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_SR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2813242fedefb068c01cbf5e7b13c418"></a><!-- doxytag: member="sam3_uart.h::UART_RHR_RXCHR_MASK" ref="a2813242fedefb068c01cbf5e7b13c418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a2813242fedefb068c01cbf5e7b13c418">UART_RHR_RXCHR_MASK</a>&#160;&#160;&#160;0xFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RHR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a9890354d1199bac148b204ca736c07"></a><!-- doxytag: member="sam3_uart.h::UART_RHR_RXCHR_SHIFT" ref="a4a9890354d1199bac148b204ca736c07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a4a9890354d1199bac148b204ca736c07">UART_RHR_RXCHR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RHR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8d21c55ab00fb564c6519e3f716e6bc"></a><!-- doxytag: member="sam3_uart.h::UART_THR_TXCHR_MASK" ref="ad8d21c55ab00fb564c6519e3f716e6bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad8d21c55ab00fb564c6519e3f716e6bc">UART_THR_TXCHR_MASK</a>&#160;&#160;&#160;0xFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_THR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30b7bddc411f15af2f0a0f3fd18eed20"></a><!-- doxytag: member="sam3_uart.h::UART_THR_TXCHR_SHIFT" ref="a30b7bddc411f15af2f0a0f3fd18eed20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a30b7bddc411f15af2f0a0f3fd18eed20">UART_THR_TXCHR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_THR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fe410c0feb8418dbf56b531448cb555"></a><!-- doxytag: member="sam3_uart.h::UART_BRGR_CD_MASK" ref="a2fe410c0feb8418dbf56b531448cb555" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a2fe410c0feb8418dbf56b531448cb555">UART_BRGR_CD_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_BRGR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0660bf676ed97b97e43fd93e92d80ea8"></a><!-- doxytag: member="sam3_uart.h::UART_BRGR_CD_SHIFT" ref="a0660bf676ed97b97e43fd93e92d80ea8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a0660bf676ed97b97e43fd93e92d80ea8">UART_BRGR_CD_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_BRGR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cb813fbd395b1f129e0b2593a0b29cb"></a><!-- doxytag: member="sam3_uart.h::UART_RPR_RXPTR_MASK" ref="a4cb813fbd395b1f129e0b2593a0b29cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a4cb813fbd395b1f129e0b2593a0b29cb">UART_RPR_RXPTR_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RPR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a229c2c63ace53acac1c0183c174a9377"></a><!-- doxytag: member="sam3_uart.h::UART_RPR_RXPTR_SHIFT" ref="a229c2c63ace53acac1c0183c174a9377" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a229c2c63ace53acac1c0183c174a9377">UART_RPR_RXPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RPR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba4c7cc6bd459807d2db96ab19cb619c"></a><!-- doxytag: member="sam3_uart.h::UART_RCR_RXCTR_MASK" ref="aba4c7cc6bd459807d2db96ab19cb619c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aba4c7cc6bd459807d2db96ab19cb619c">UART_RCR_RXCTR_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f6d2083ae5e1f1f0ab7e8f712de6ce8"></a><!-- doxytag: member="sam3_uart.h::UART_RCR_RXCTR_SHIFT" ref="a8f6d2083ae5e1f1f0ab7e8f712de6ce8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a8f6d2083ae5e1f1f0ab7e8f712de6ce8">UART_RCR_RXCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RCR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19be9e6e4767b7aa48f8d22bbf7543e3"></a><!-- doxytag: member="sam3_uart.h::UART_TPR_TXPTR_MASK" ref="a19be9e6e4767b7aa48f8d22bbf7543e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a19be9e6e4767b7aa48f8d22bbf7543e3">UART_TPR_TXPTR_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TPR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae49d361daa116d9aaa923fcb56828ca5"></a><!-- doxytag: member="sam3_uart.h::UART_TPR_TXPTR_SHIFT" ref="ae49d361daa116d9aaa923fcb56828ca5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ae49d361daa116d9aaa923fcb56828ca5">UART_TPR_TXPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TPR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca72c3a14d2a6f0a63341cc2e253b9d9"></a><!-- doxytag: member="sam3_uart.h::UART_TCR_TXCTR_MASK" ref="aca72c3a14d2a6f0a63341cc2e253b9d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aca72c3a14d2a6f0a63341cc2e253b9d9">UART_TCR_TXCTR_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc6a53ba45f2c24adbf692bd87c93a8b"></a><!-- doxytag: member="sam3_uart.h::UART_TCR_TXCTR_SHIFT" ref="acc6a53ba45f2c24adbf692bd87c93a8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#acc6a53ba45f2c24adbf692bd87c93a8b">UART_TCR_TXCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TCR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac86906ab513ea72e230458eaa766dc9a"></a><!-- doxytag: member="sam3_uart.h::UART_RNPR_RXNPTR_MASK" ref="ac86906ab513ea72e230458eaa766dc9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ac86906ab513ea72e230458eaa766dc9a">UART_RNPR_RXNPTR_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RNPR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad518378de3153e5e7419313282ca6e51"></a><!-- doxytag: member="sam3_uart.h::UART_RNPR_RXNPTR_SHIFT" ref="ad518378de3153e5e7419313282ca6e51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad518378de3153e5e7419313282ca6e51">UART_RNPR_RXNPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RNPR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63c04fdec24597268d5cb30b6eb91977"></a><!-- doxytag: member="sam3_uart.h::UART_RNCR_RXNCTR_MASK" ref="a63c04fdec24597268d5cb30b6eb91977" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a63c04fdec24597268d5cb30b6eb91977">UART_RNCR_RXNCTR_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RNCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c46c27abe132d65f945e17f15119341"></a><!-- doxytag: member="sam3_uart.h::UART_RNCR_RXNCTR_SHIFT" ref="a7c46c27abe132d65f945e17f15119341" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a7c46c27abe132d65f945e17f15119341">UART_RNCR_RXNCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_RNCR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bd9c01c44dc5f77dd3e682b32ca099"></a><!-- doxytag: member="sam3_uart.h::UART_TNPR_TXNPTR_MASK" ref="a74bd9c01c44dc5f77dd3e682b32ca099" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a74bd9c01c44dc5f77dd3e682b32ca099">UART_TNPR_TXNPTR_MASK</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TNPR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bb7f3b0c11a7d858264323c67e43872"></a><!-- doxytag: member="sam3_uart.h::UART_TNPR_TXNPTR_SHIFT" ref="a5bb7f3b0c11a7d858264323c67e43872" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a5bb7f3b0c11a7d858264323c67e43872">UART_TNPR_TXNPTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TNPR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd6f61766fcd91bd23a2755355dc218a"></a><!-- doxytag: member="sam3_uart.h::UART_TNCR_TXNCTR_MASK" ref="abd6f61766fcd91bd23a2755355dc218a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#abd6f61766fcd91bd23a2755355dc218a">UART_TNCR_TXNCTR_MASK</a>&#160;&#160;&#160;0xFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TNCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af88f000d04591a237ea2fcecc7c273f8"></a><!-- doxytag: member="sam3_uart.h::UART_TNCR_TXNCTR_SHIFT" ref="af88f000d04591a237ea2fcecc7c273f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#af88f000d04591a237ea2fcecc7c273f8">UART_TNCR_TXNCTR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_TNCR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e9f41bf67a90347e33909715720986"></a><!-- doxytag: member="sam3_uart.h::UART_PTCR_RXTEN" ref="ac4e9f41bf67a90347e33909715720986" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ac4e9f41bf67a90347e33909715720986">UART_PTCR_RXTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad809d6c8796ff338c61986ffd58c6445"></a><!-- doxytag: member="sam3_uart.h::UART_PTCR_RXTDIS" ref="ad809d6c8796ff338c61986ffd58c6445" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad809d6c8796ff338c61986ffd58c6445">UART_PTCR_RXTDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79b149ffd78a365de3bf2b9a78a10fb2"></a><!-- doxytag: member="sam3_uart.h::UART_PTCR_TXTEN" ref="a79b149ffd78a365de3bf2b9a78a10fb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a79b149ffd78a365de3bf2b9a78a10fb2">UART_PTCR_TXTEN</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTCR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa541f12bfd596546020041a1484f8b1e"></a><!-- doxytag: member="sam3_uart.h::UART_PTCR_TXTDIS" ref="aa541f12bfd596546020041a1484f8b1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#aa541f12bfd596546020041a1484f8b1e">UART_PTCR_TXTDIS</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTCR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad18450feaedc7a783b2be2a6e20dbf79"></a><!-- doxytag: member="sam3_uart.h::UART_PTSR_RXTEN" ref="ad18450feaedc7a783b2be2a6e20dbf79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#ad18450feaedc7a783b2be2a6e20dbf79">UART_PTSR_RXTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTSR register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a046421319483d432fa5f5d07ced37dc1"></a><!-- doxytag: member="sam3_uart.h::UART_PTSR_TXTEN" ref="a046421319483d432fa5f5d07ced37dc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__uart_8h.html#a046421319483d432fa5f5d07ced37dc1">UART_PTSR_TXTEN</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit fields in the UART_PTSR register. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SAM3 UART hardware. </p>

<p>Definition in file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a734867ae939391205590298c27eca0fd"></a><!-- doxytag: member="sam3_uart.h::UART_BRGR_OFF" ref="a734867ae939391205590298c27eca0fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BRGR_OFF&#160;&#160;&#160;0x020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00065">65</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbdd5a1daa050d08e7b15869ecbcc231"></a><!-- doxytag: member="sam3_uart.h::UART_CR_OFF" ref="afbdd5a1daa050d08e7b15869ecbcc231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_OFF&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00057">57</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2193c2bb327b5df1c99da7956a07031"></a><!-- doxytag: member="sam3_uart.h::UART_CR_RSTRX" ref="ab2193c2bb327b5df1c99da7956a07031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTRX&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00138">138</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3208ecbd03dcec5be5637b0b4e117ab"></a><!-- doxytag: member="sam3_uart.h::UART_CR_RSTSTA" ref="ac3208ecbd03dcec5be5637b0b4e117ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTSTA&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00144">144</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb048d2ffec0172e0845678f564a1b4a"></a><!-- doxytag: member="sam3_uart.h::UART_CR_RSTTX" ref="adb048d2ffec0172e0845678f564a1b4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RSTTX&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00139">139</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fc6e9b08440c7c0c79312f16b66b5a8"></a><!-- doxytag: member="sam3_uart.h::UART_CR_RXDIS" ref="a8fc6e9b08440c7c0c79312f16b66b5a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXDIS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00141">141</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c00b17618413c54bda1d45350afb693"></a><!-- doxytag: member="sam3_uart.h::UART_CR_RXEN" ref="a5c00b17618413c54bda1d45350afb693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_RXEN&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00140">140</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab822b68f656ad659006963366cd63ce1"></a><!-- doxytag: member="sam3_uart.h::UART_CR_TXDIS" ref="ab822b68f656ad659006963366cd63ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXDIS&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00143">143</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a305762b980c740221e6ead8d8aee87"></a><!-- doxytag: member="sam3_uart.h::UART_CR_TXEN" ref="a8a305762b980c740221e6ead8d8aee87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CR_TXEN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART register addresses. </p>
<p>Bit fields in the UART_CR register. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00142">142</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a395134551dbd430a558cd66d2c1596f9"></a><!-- doxytag: member="sam3_uart.h::UART_IDR_OFF" ref="a395134551dbd430a558cd66d2c1596f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IDR_OFF&#160;&#160;&#160;0x00C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00060">60</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa21d9681960fa590916b28176e36adb8"></a><!-- doxytag: member="sam3_uart.h::UART_IER_OFF" ref="aa21d9681960fa590916b28176e36adb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_OFF&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00059">59</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85782040479d49fbba5f8db86b974358"></a><!-- doxytag: member="sam3_uart.h::UART_IMR_OFF" ref="a85782040479d49fbba5f8db86b974358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IMR_OFF&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00061">61</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2b29c7d933a246dc1e544f10a69cdd5"></a><!-- doxytag: member="sam3_uart.h::UART_MR_OFF" ref="ae2b29c7d933a246dc1e544f10a69cdd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MR_OFF&#160;&#160;&#160;0x004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00058">58</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a879c2f4707ca83c168bf26e079c9ef22"></a><!-- doxytag: member="sam3_uart.h::UART_PTCR_OFF" ref="a879c2f4707ca83c168bf26e079c9ef22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTCR_OFF&#160;&#160;&#160;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00075">75</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a815404e28b7bcb3c38569e2a5367a047"></a><!-- doxytag: member="sam3_uart.h::UART_PTSR_OFF" ref="a815404e28b7bcb3c38569e2a5367a047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_PTSR_OFF&#160;&#160;&#160;0x124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00076">76</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e43b4058ed63d59853ea16c6d598217"></a><!-- doxytag: member="sam3_uart.h::UART_RCR_OFF" ref="a2e43b4058ed63d59853ea16c6d598217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RCR_OFF&#160;&#160;&#160;0x104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00068">68</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d0bd77e9cd9b5a0e7c5a8685e15b642"></a><!-- doxytag: member="sam3_uart.h::UART_RHR_OFF" ref="a4d0bd77e9cd9b5a0e7c5a8685e15b642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RHR_OFF&#160;&#160;&#160;0x018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00063">63</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab288cf67af7a51315629c895bcf8f589"></a><!-- doxytag: member="sam3_uart.h::UART_RNCR_OFF" ref="ab288cf67af7a51315629c895bcf8f589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNCR_OFF&#160;&#160;&#160;0x114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00072">72</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a893dfeb6a9e4b31174f410b524184159"></a><!-- doxytag: member="sam3_uart.h::UART_RNPR_OFF" ref="a893dfeb6a9e4b31174f410b524184159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RNPR_OFF&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00071">71</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a042754e2e9f8d30eee48104c79cfcdf8"></a><!-- doxytag: member="sam3_uart.h::UART_RPR_OFF" ref="a042754e2e9f8d30eee48104c79cfcdf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RPR_OFF&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00067">67</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8ff33ef593f974c2dda7eefd0e39b68"></a><!-- doxytag: member="sam3_uart.h::UART_SR_OFF" ref="af8ff33ef593f974c2dda7eefd0e39b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR_OFF&#160;&#160;&#160;0x014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00062">62</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a457744689c4321830e4d67260ba42157"></a><!-- doxytag: member="sam3_uart.h::UART_TCR_OFF" ref="a457744689c4321830e4d67260ba42157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TCR_OFF&#160;&#160;&#160;0x10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00070">70</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a699bd635bd71a18c5539e7eb710ff510"></a><!-- doxytag: member="sam3_uart.h::UART_THR_OFF" ref="a699bd635bd71a18c5539e7eb710ff510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR_OFF&#160;&#160;&#160;0x01C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00064">64</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1df23ad2097d81464fe1d419023aba91"></a><!-- doxytag: member="sam3_uart.h::UART_TNCR_OFF" ref="a1df23ad2097d81464fe1d419023aba91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNCR_OFF&#160;&#160;&#160;0x11C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00074">74</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d7532a7b77f4dca39ec59e27eb709d2"></a><!-- doxytag: member="sam3_uart.h::UART_TNPR_OFF" ref="a7d7532a7b77f4dca39ec59e27eb709d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TNPR_OFF&#160;&#160;&#160;0x118</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00073">73</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c032e550f44dd32fc7443fb195b5830"></a><!-- doxytag: member="sam3_uart.h::UART_TPR_OFF" ref="a6c032e550f44dd32fc7443fb195b5830" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TPR_OFF&#160;&#160;&#160;0x108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART registers base addresses. </p>
<p>UART register offsets. </p>

<p>Definition at line <a class="el" href="sam3__uart_8h_source.html#l00069">69</a> of file <a class="el" href="sam3__uart_8h_source.html">sam3_uart.h</a>.</p>

</div>
</div>
</div>


