# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_mdm_1_0/sim/embedded_system_mdm_1_0.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_rst_clk_wiz_1_100M_0/sim/embedded_system_rst_clk_wiz_1_100M_0.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_axi_uartlite_0_0/sim/embedded_system_axi_uartlite_0_0.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_family_support.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_family.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_soft_reset.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_pselect_f.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_address_decoder.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/embedded_system_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_xadc_wiz_0_0/embedded_system_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_microblaze_0_1/sim/embedded_system_microblaze_0_1.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_dlmb_v10_1/sim/embedded_system_dlmb_v10_1.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_ilmb_v10_1/sim/embedded_system_ilmb_v10_1.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_dlmb_bram_if_cntlr_1/sim/embedded_system_dlmb_bram_if_cntlr_1.vhd" \
"../../../../lab_1.ip_user_files/bd/embedded_system/ip/embedded_system_ilmb_bram_if_cntlr_1/sim/embedded_system_ilmb_bram_if_cntlr_1.vhd" \

# Do not sort compile order
nosort
