library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all; 
use ieee.std_logic_arith.all;

entity mod10_1 is
    Port (  outp : out std_logic_vector(3 downto 0);
				up : in std_logic;    
				carry: out std_logic;   
				clr : in std_logic;
				dir : out std_logic;
				down : in std_logic);
end mod10_1;

architecture Behavioral of mod10_1 is
signal temp : std_logic_vector(3 downto 0);
begin

process(up)
begin
	if clr = '1' then
		temp<="0000";
		carry <= '0';
	elsif rising_edge(up) then
			dir <= '1';
			if temp <= "1000" then
				temp <= temp+1;
				carry <='0';
			else
				temp <= "0000";
				carry <= '1';
			end if;		
	end if;

end process;  

process(down)
begin
	if clr = '1' then
		temp<="0000";
		carry <= '0';
	elsif down'event and down = '1' and up = '0' then
		dir <= '1';
		if temp >= "0001" then
			temp <= temp - 1;
			carry <='0';
		else
			temp <= "1001";
			carry <= '1';
		end if;
	end if;

end process;  
	outp<=temp;
end Behavioral;