DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "common"
unitName "constants"
)
]
instances [
(Instance
name "i_he_f_ram"
duLibraryName "COMMON"
duName "rom1x4"
elements [
(GiElement
name "g_rom_init"
type "t_1x4_matrix"
value "c_rom_H"
)
]
mwi 0
uid 109,0
)
(Instance
name "i_fifo_read_xp"
duLibraryName "COMMON"
duName "fifo_read_2bit"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "4"
)
]
mwi 0
uid 330,0
)
(Instance
name "i_xp_ram_4x1"
duLibraryName "COMMON"
duName "ram4x1_alt"
elements [
]
mwi 0
uid 375,0
)
(Instance
name "i_hd_f_ram"
duLibraryName "COMMON"
duName "ram4x1_alt"
elements [
]
mwi 0
uid 581,0
)
(Instance
name "i_fifo_write_hd_f"
duLibraryName "common"
duName "fifo_write_2bit"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "4"
)
]
mwi 0
uid 615,0
)
(Instance
name "i_calc_hd_f"
duLibraryName "h_dinamic"
duName "calc_h_dinamic_fast"
elements [
]
mwi 0
uid 649,0
)
(Instance
name "i_uc_hd_f"
duLibraryName "h_dinamic"
duName "uc_h_dinamic_fast"
elements [
]
mwi 0
uid 1260,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hdl"
)
(vvPair
variable "HDSDir"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast"
)
(vvPair
variable "d_logical"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast"
)
(vvPair
variable "date"
value "23/06/2015"
)
(vvPair
variable "day"
value "mar"
)
(vvPair
variable "day_long"
value "martes"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "h_dinamic_fast"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LANCHARES"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "h_dinamic"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/src/design/h_dinamic/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "h_dinamic_fast"
)
(vvPair
variable "month"
value "jun"
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast\\struct.bd"
)
(vvPair
variable "p_logical"
value "K:\\fk_kinsey_06\\src\\design\\h_dinamic\\hds\\h_dinamic_fast\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fk_kinsey_06"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:45:45"
)
(vvPair
variable "unit"
value "h_dinamic_fast"
)
(vvPair
variable "user"
value "Juan Lanchares"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,48600,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,73000,49200"
st "
h es dinámica, puesto que depende de gp y ap por lo tanto hay que generarla en cada ciclo.
se usará tanto para calcular la k como para calcular la xc y la pc
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,62100,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39950,44500,45050,45500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,48100,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 109,0
optionalChildren [
*13 (CptPort
uid 119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 120,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,29625,75750,30375"
)
tg (CPTG
uid 121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122,0
va (VaSet
font "arial,8,0"
)
xt "69100,29500,74000,30500"
st "addrb : (1:0)"
ju 2
blo "74000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,26625,75750,27375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "68800,26500,74000,27500"
st "doutb : (15:0)"
ju 2
blo "74000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 downto 0)"
o 4
)
)
)
*15 (CptPort
uid 127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,26625,64000,27375"
)
tg (CPTG
uid 129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 130,0
va (VaSet
font "arial,8,0"
)
xt "65000,26500,66300,27500"
st "rst"
blo "65000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*16 (CptPort
uid 131,0
optionalChildren [
*17 (FFT
pts [
"64750,28000"
"64000,28375"
"64000,27625"
]
uid 135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,27625,64750,28375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,27625,64000,28375"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "65000,27500,66300,28500"
st "clk"
blo "65000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,0,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,26000,75000,31000"
)
oxt "15000,8000,26000,13000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "64200,23000,68400,24000"
st "COMMON"
blo "64200,23800"
tm "BdLibraryNameMgr"
)
*19 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "64200,24000,67300,25000"
st "rom1x4"
blo "64200,24800"
tm "CptNameMgr"
)
*20 (Text
uid 114,0
va (VaSet
font "arial,8,1"
)
xt "64200,25000,69000,26000"
st "i_he_f_ram"
blo "64200,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "61000,31600,84000,32400"
st "g_rom_init = c_rom_H    ( t_1x4_matrix )  "
)
header ""
)
elements [
(GiElement
name "g_rom_init"
type "t_1x4_matrix"
value "c_rom_H"
)
]
)
viewicon (ZoomableIcon
uid 118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,29250,65750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*21 (GlobalConnector
uid 234,0
shape (Circle
uid 235,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,15000,10000,17000"
radius 1000
)
name (Text
uid 236,0
va (VaSet
font "arial,8,1"
)
xt "8500,15500,9500,16500"
st "G"
blo "8500,16300"
)
)
*22 (GlobalConnector
uid 237,0
shape (Circle
uid 238,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,18000,10000,20000"
radius 1000
)
name (Text
uid 239,0
va (VaSet
font "arial,8,1"
)
xt "8500,18500,9500,19500"
st "G"
blo "8500,19300"
)
)
*23 (PortIoIn
uid 240,0
shape (CompositeShape
uid 241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 242,0
sl 0
ro 270
xt "3000,15625,4500,16375"
)
(Line
uid 243,0
sl 0
ro 270
xt "4500,16000,5000,16000"
pts [
"4500,16000"
"5000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
font "arial,8,0"
)
xt "700,15500,2000,16500"
st "clk"
ju 2
blo "2000,16300"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 246,0
shape (CompositeShape
uid 247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 248,0
sl 0
ro 270
xt "3000,18625,4500,19375"
)
(Line
uid 249,0
sl 0
ro 270
xt "4500,19000,5000,19000"
pts [
"4500,19000"
"5000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 251,0
va (VaSet
font "arial,8,0"
)
xt "700,18500,2000,19500"
st "rst"
ju 2
blo "2000,19300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 258,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 7,0
)
declText (MLText
uid 259,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-31600,36500,-30800"
st "clk              : std_logic"
)
)
*26 (Net
uid 266,0
decl (Decl
n "rst"
t "std_logic"
o 4
suid 9,0
)
declText (MLText
uid 267,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-30800,36500,-30000"
st "rst              : std_logic"
)
)
*27 (PortIoIn
uid 294,0
shape (CompositeShape
uid 295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 296,0
sl 0
ro 270
xt "25000,22625,26500,23375"
)
(Line
uid 297,0
sl 0
ro 270
xt "26500,23000,27000,23000"
pts [
"26500,23000"
"27000,23000"
]
)
]
)
sf 1
tg (WTG
uid 298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 299,0
va (VaSet
font "arial,8,0"
)
xt "19900,22500,24000,23500"
st "xp : (15:0)"
ju 2
blo "24000,23300"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 300,0
shape (CompositeShape
uid 301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 302,0
sl 0
ro 90
xt "25000,12625,26500,13375"
)
(Line
uid 303,0
sl 0
ro 90
xt "26500,13000,27000,13000"
pts [
"27000,13000"
"26500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 304,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 305,0
va (VaSet
font "arial,8,0"
)
xt "21000,12500,24000,13500"
st "xp_read"
ju 2
blo "24000,13300"
tm "WireNameMgr"
)
)
)
*29 (SaComponent
uid 330,0
optionalChildren [
*30 (CptPort
uid 340,0
optionalChildren [
*31 (FFT
pts [
"42750,17000"
"42000,17375"
"42000,16625"
]
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,16625,42750,17375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,16625,42000,17375"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343,0
va (VaSet
font "arial,8,0"
)
xt "43000,16500,44300,17500"
st "clk"
blo "43000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
)
)
)
*32 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,15625,42000,16375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
font "arial,8,0"
)
xt "43000,15500,44300,16500"
st "rst"
blo "43000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
)
)
)
*33 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,16625,50750,17375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "46600,16500,49000,17500"
st "wr_en"
ju 2
blo "49000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 7
)
)
)
*34 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,10625,42000,11375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "43000,10500,44900,11500"
st "start"
blo "43000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
)
)
)
*35 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,12625,42000,13375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
font "arial,8,0"
)
xt "43000,12500,45300,13500"
st "rd_en"
blo "43000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 5
)
)
)
*36 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,15625,50750,16375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
font "arial,8,0"
)
xt "45900,15500,49000,16500"
st "wr_addr"
ju 2
blo "49000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
eolc "Write address"
o 6
)
)
)
*37 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,10625,50750,11375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
font "arial,8,0"
)
xt "47000,10500,49000,11500"
st "done"
ju 2
blo "49000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
eolc "Done reading"
o 4
)
)
)
]
shape (Rectangle
uid 331,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,10000,50000,19000"
)
oxt "42000,32000,50000,41000"
ttg (MlTextGroup
uid 332,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 333,0
va (VaSet
font "arial,8,1"
)
xt "42200,7000,46400,8000"
st "COMMON"
blo "42200,7800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 334,0
va (VaSet
font "arial,8,1"
)
xt "42200,8000,48100,9000"
st "fifo_read_2bit"
blo "42200,8800"
tm "CptNameMgr"
)
*40 (Text
uid 335,0
va (VaSet
font "arial,8,1"
)
xt "42200,9000,48200,10000"
st "i_fifo_read_xp"
blo "42200,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 336,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 337,0
text (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,20200,59000,21000"
st "g_fifo_size = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 339,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,17250,43750,18750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 375,0
optionalChildren [
*42 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
)
xt "76000,19625,76750,20375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "69800,19500,75000,20500"
st "doutb : (15:0)"
ju 2
blo "75000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*43 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
)
xt "61250,16625,62000,17375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "63000,16500,64700,17500"
st "wea"
blo "63000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
)
)
)
*44 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
)
xt "61250,15625,62000,16375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "63000,15500,67900,16500"
st "addra : (1:0)"
blo "63000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
)
)
)
*45 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
)
xt "61250,20625,62000,21375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
font "arial,8,0"
)
xt "63000,20500,64300,21500"
st "clk"
blo "63000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*46 (CptPort
uid 401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 402,0
ro 270
va (VaSet
vasetType 1
)
xt "76000,15625,76750,16375"
)
tg (CPTG
uid 403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 404,0
va (VaSet
font "arial,8,0"
)
xt "70100,15500,75000,16500"
st "addrb : (1:0)"
ju 2
blo "75000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 2
)
)
)
*47 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
)
xt "61250,18625,62000,19375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
font "arial,8,0"
)
xt "63000,18500,67800,19500"
st "dina : (15:0)"
blo "63000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 376,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "62000,15000,76000,23000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 377,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 378,0
va (VaSet
font "arial,8,1"
)
xt "62200,12000,66400,13000"
st "COMMON"
blo "62200,12800"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 379,0
va (VaSet
font "arial,8,1"
)
xt "62200,13000,66900,14000"
st "ram4x1_alt"
blo "62200,13800"
tm "CptNameMgr"
)
*50 (Text
uid 380,0
va (VaSet
font "arial,8,1"
)
xt "62200,14000,67900,15000"
st "i_xp_ram_4x1"
blo "62200,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 381,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 382,0
text (MLText
uid 383,0
va (VaSet
font "Courier New,8,0"
)
xt "47000,21000,47000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 384,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,21250,63750,22750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*51 (Net
uid 511,0
decl (Decl
n "xp_doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 12,0
)
declText (MLText
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-15400,50500,-14600"
st "signal xp_doutb         : std_logic_vector(15 DOWNTO 0)"
)
)
*52 (Net
uid 513,0
decl (Decl
n "xp_read_done"
t "std_logic"
o 7
suid 13,0
)
declText (MLText
uid 514,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-14600,40000,-13800"
st "signal xp_read_done     : std_logic"
)
)
*53 (Net
uid 515,0
decl (Decl
n "xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "gain data"
o 8
suid 14,0
)
declText (MLText
uid 516,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-30000,53500,-29200"
st "xp               : std_logic_vector(15 DOWNTO 0) -- gain data"
)
)
*54 (Net
uid 519,0
decl (Decl
n "xp_addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
eolc "Write address"
o 10
suid 16,0
)
declText (MLText
uid 520,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-17000,58500,-16200"
st "signal xp_addra         : std_logic_vector(1 DOWNTO 0) -- Write address"
)
)
*55 (Net
uid 521,0
decl (Decl
n "xp_wea"
t "std_logic"
eolc "Write enable"
o 11
suid 17,0
)
declText (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-13000,48500,-12200"
st "signal xp_wea           : std_logic -- Write enable"
)
)
*56 (Net
uid 527,0
decl (Decl
n "xp_addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 20,0
)
declText (MLText
uid 528,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-16200,50000,-15400"
st "signal xp_addrb         : std_logic_vector(1 DOWNTO 0)"
)
)
*57 (Net
uid 529,0
decl (Decl
n "xp_read_start"
t "std_logic"
o 13
suid 21,0
)
declText (MLText
uid 530,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-13800,40000,-13000"
st "signal xp_read_start    : std_logic"
)
)
*58 (SaComponent
uid 581,0
optionalChildren [
*59 (CptPort
uid 591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 90
va (VaSet
vasetType 1
)
xt "139000,18625,139750,19375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 594,0
va (VaSet
font "arial,8,0"
)
xt "132800,18500,138000,19500"
st "doutb : (15:0)"
ju 2
blo "138000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*60 (CptPort
uid 595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 596,0
ro 90
va (VaSet
vasetType 1
)
xt "124250,15625,125000,16375"
)
tg (CPTG
uid 597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 598,0
va (VaSet
font "arial,8,0"
)
xt "126000,15500,127700,16500"
st "wea"
blo "126000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
)
)
)
*61 (CptPort
uid 599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 600,0
ro 90
va (VaSet
vasetType 1
)
xt "124250,14625,125000,15375"
)
tg (CPTG
uid 601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 602,0
va (VaSet
font "arial,8,0"
)
xt "126000,14500,130900,15500"
st "addra : (1:0)"
blo "126000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
)
)
)
*62 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
)
xt "124250,19625,125000,20375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
font "arial,8,0"
)
xt "126000,19500,127300,20500"
st "clk"
blo "126000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*63 (CptPort
uid 607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 608,0
ro 270
va (VaSet
vasetType 1
)
xt "139000,16625,139750,17375"
)
tg (CPTG
uid 609,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 610,0
va (VaSet
font "arial,8,0"
)
xt "133100,16500,138000,17500"
st "addrb : (1:0)"
ju 2
blo "138000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 2
)
)
)
*64 (CptPort
uid 611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 612,0
ro 90
va (VaSet
vasetType 1
)
xt "124250,17625,125000,18375"
)
tg (CPTG
uid 613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 614,0
va (VaSet
font "arial,8,0"
)
xt "126000,17500,130800,18500"
st "dina : (15:0)"
blo "126000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 582,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "125000,14000,139000,22000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 583,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 584,0
va (VaSet
font "arial,8,1"
)
xt "125200,11000,129400,12000"
st "COMMON"
blo "125200,11800"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 585,0
va (VaSet
font "arial,8,1"
)
xt "125200,12000,129900,13000"
st "ram4x1_alt"
blo "125200,12800"
tm "CptNameMgr"
)
*67 (Text
uid 586,0
va (VaSet
font "arial,8,1"
)
xt "125200,13000,130100,14000"
st "i_hd_f_ram"
blo "125200,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 587,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 588,0
text (MLText
uid 589,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,20000,110000,20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 590,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "125250,20250,126750,21750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*68 (SaComponent
uid 615,0
optionalChildren [
*69 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148250,16625,149000,17375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "arial,8,0"
)
xt "150000,16500,153000,17500"
st "rd_addr"
blo "150000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
)
)
)
*70 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148250,20625,149000,21375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
font "arial,8,0"
)
xt "150000,20500,151300,21500"
st "clk"
blo "150000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
)
)
)
*71 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148250,19625,149000,20375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "150000,19500,151300,20500"
st "rst"
blo "150000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
)
)
)
*72 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157000,16625,157750,17375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "arial,8,0"
)
xt "153600,16500,156000,17500"
st "wr_en"
ju 2
blo "156000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 6
)
)
)
*73 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148250,14625,149000,15375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "150000,14500,151900,15500"
st "start"
blo "150000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
)
)
)
*74 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157000,14625,157750,15375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "154000,14500,156000,15500"
st "done"
ju 2
blo "156000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 616,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "149000,14000,157000,23000"
)
oxt "17000,11000,25000,20000"
ttg (MlTextGroup
uid 617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 618,0
va (VaSet
font "arial,8,1"
)
xt "149200,11000,152900,12000"
st "common"
blo "149200,11800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 619,0
va (VaSet
font "arial,8,1"
)
xt "149200,12000,155200,13000"
st "fifo_write_2bit"
blo "149200,12800"
tm "CptNameMgr"
)
*77 (Text
uid 620,0
va (VaSet
font "arial,8,1"
)
xt "149200,13000,156100,14000"
st "i_fifo_write_hd_f"
blo "149200,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 621,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 622,0
text (MLText
uid 623,0
va (VaSet
font "Courier New,8,0"
)
xt "148000,23200,166000,24000"
st "g_fifo_size = 4    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "4"
)
]
)
viewicon (ZoomableIcon
uid 624,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "149250,21250,150750,22750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 649,0
optionalChildren [
*79 (CptPort
uid 720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,33625,95000,34375"
)
tg (CPTG
uid 722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 723,0
va (VaSet
font "arial,8,0"
)
xt "96000,33500,97300,34500"
st "clk"
blo "96000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*80 (CptPort
uid 732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,12625,113750,13375"
)
tg (CPTG
uid 734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 735,0
va (VaSet
font "arial,8,0"
)
xt "110000,12500,112000,13500"
st "done"
ju 2
blo "112000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 8
suid 9,0
)
)
)
*81 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,17625,113750,18375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
font "arial,8,0"
)
xt "107200,17500,112000,18500"
st "dout : (15:0)"
ju 2
blo "112000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 1,0
)
)
)
*82 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,32625,95000,33375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
font "arial,8,0"
)
xt "96000,32500,97300,33500"
st "rst"
blo "96000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 11,0
)
)
)
*83 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,12625,95000,13375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
font "arial,8,0"
)
xt "96000,12500,97900,13500"
st "start"
blo "96000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
suid 3,0
)
)
)
*84 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,14625,113750,15375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
font "arial,8,0"
)
xt "106300,14500,112000,15500"
st "wr_addr : (1:0)"
ju 2
blo "112000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 10
suid 5,0
)
)
)
*85 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,15625,113750,16375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
font "arial,8,0"
)
xt "109600,15500,112000,16500"
st "wr_en"
ju 2
blo "112000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
o 11
suid 4,0
)
)
)
*86 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,29625,95000,30375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
font "arial,8,0"
)
xt "96000,29500,101300,30500"
st "addr_h : (1:0)"
blo "96000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_h"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
suid 12,0
)
)
)
*87 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,15625,95000,16375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
font "arial,8,0"
)
xt "96000,15500,101600,16500"
st "addr_xp : (1:0)"
blo "96000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_xp"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
suid 13,0
)
)
)
*88 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,26625,95000,27375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
font "arial,8,0"
)
xt "96000,26500,101600,27500"
st "data_h : (15:0)"
blo "96000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "data_h"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 15,0
)
)
)
*89 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,19625,95000,20375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
font "arial,8,0"
)
xt "96000,19500,101900,20500"
st "data_xp : (15:0)"
blo "96000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "data_xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 14,0
)
)
)
]
shape (Rectangle
uid 650,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,12000,113000,36000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 651,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 652,0
va (VaSet
font "arial,8,1"
)
xt "95200,9000,99400,10000"
st "h_dinamic"
blo "95200,9800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 653,0
va (VaSet
font "arial,8,1"
)
xt "95200,10000,103400,11000"
st "calc_h_dinamic_fast"
blo "95200,10800"
tm "CptNameMgr"
)
*92 (Text
uid 654,0
va (VaSet
font "arial,8,1"
)
xt "95200,11000,100100,12000"
st "i_calc_hd_f"
blo "95200,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 655,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 656,0
text (MLText
uid 657,0
va (VaSet
font "Courier New,8,0"
)
xt "80000,19000,80000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 658,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,34250,96750,35750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*93 (Net
uid 772,0
decl (Decl
n "data_h"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 22,0
)
declText (MLText
uid 773,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-23400,50500,-22600"
st "signal data_h           : std_logic_vector(15 DOWNTO 0)"
)
)
*94 (Net
uid 778,0
decl (Decl
n "addr_h"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 23,0
)
declText (MLText
uid 779,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-24200,50000,-23400"
st "signal addr_h           : std_logic_vector(1 DOWNTO 0)"
)
)
*95 (Net
uid 784,0
decl (Decl
n "start_mul"
t "std_logic"
o 15
suid 24,0
)
declText (MLText
uid 785,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-19400,40000,-18600"
st "signal start_mul        : std_logic"
)
)
*96 (Net
uid 790,0
decl (Decl
n "done_mul"
t "std_logic"
o 16
suid 25,0
)
declText (MLText
uid 791,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-22600,40000,-21800"
st "signal done_mul         : std_logic"
)
)
*97 (Net
uid 796,0
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 26,0
)
declText (MLText
uid 797,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-18600,50000,-17800"
st "signal wr_addr          : std_logic_vector(1 DOWNTO 0)"
)
)
*98 (Net
uid 802,0
decl (Decl
n "wr_en"
t "std_logic"
o 18
suid 27,0
)
declText (MLText
uid 803,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-17800,40000,-17000"
st "signal wr_en            : std_logic"
)
)
*99 (Net
uid 808,0
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 28,0
)
declText (MLText
uid 809,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-21800,50500,-21000"
st "signal dout             : std_logic_vector(15 DOWNTO 0)"
)
)
*100 (Net
uid 828,0
decl (Decl
n "start_fifo_write"
t "std_logic"
o 20
suid 29,0
)
declText (MLText
uid 829,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-20200,40000,-19400"
st "signal start_fifo_write : std_logic"
)
)
*101 (Net
uid 840,0
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 31,0
)
declText (MLText
uid 841,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-21000,50000,-20200"
st "signal rd_addr          : std_logic_vector(1 DOWNTO 0)"
)
)
*102 (PortIoOut
uid 870,0
shape (CompositeShape
uid 871,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 872,0
sl 0
ro 270
xt "168500,31625,170000,32375"
)
(Line
uid 873,0
sl 0
ro 270
xt "168000,32000,168500,32000"
pts [
"168000,32000"
"168500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 874,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 875,0
va (VaSet
font "arial,8,0"
)
xt "173000,31500,174800,32500"
st "hd_f"
blo "173000,32300"
tm "WireNameMgr"
)
)
)
*103 (PortIoOut
uid 876,0
shape (CompositeShape
uid 877,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 878,0
sl 0
ro 270
xt "169500,31625,171000,32375"
)
(Line
uid 879,0
sl 0
ro 270
xt "169000,32000,169500,32000"
pts [
"169000,32000"
"169500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 880,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 881,0
va (VaSet
font "arial,8,0"
)
xt "172000,31500,172000,31500"
blo "172000,31500"
tm "WireNameMgr"
)
)
)
*104 (PortIoOut
uid 892,0
shape (CompositeShape
uid 893,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 894,0
sl 0
ro 270
xt "169500,14625,171000,15375"
)
(Line
uid 895,0
sl 0
ro 270
xt "169000,15000,169500,15000"
pts [
"169000,15000"
"169500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 897,0
va (VaSet
font "arial,8,0"
)
xt "172000,14500,176400,15500"
st "hd_f_ready"
blo "172000,15300"
tm "WireNameMgr"
)
)
)
*105 (PortIoOut
uid 898,0
shape (CompositeShape
uid 899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 900,0
sl 0
ro 270
xt "169500,16625,171000,17375"
)
(Line
uid 901,0
sl 0
ro 270
xt "169000,17000,169500,17000"
pts [
"169000,17000"
"169500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 903,0
va (VaSet
font "arial,8,0"
)
xt "172000,16500,176200,17500"
st "hd_f_write"
blo "172000,17300"
tm "WireNameMgr"
)
)
)
*106 (PortIoIn
uid 980,0
shape (CompositeShape
uid 981,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 982,0
sl 0
ro 270
xt "16000,-8375,17500,-7625"
)
(Line
uid 983,0
sl 0
ro 270
xt "17500,-8000,18000,-8000"
pts [
"17500,-8000"
"18000,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 984,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 985,0
va (VaSet
font "arial,8,0"
)
xt "9700,-8500,15000,-7500"
st "xp_fast_ready"
ju 2
blo "15000,-7700"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 1024,0
decl (Decl
n "xp_fast_ready"
t "std_logic"
o 23
suid 55,0
)
declText (MLText
uid 1025,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-29200,36500,-28400"
st "xp_fast_ready    : std_logic"
)
)
*108 (SaComponent
uid 1260,0
optionalChildren [
*109 (CptPort
uid 1220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-3375,35000,-2625"
)
tg (CPTG
uid 1222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1223,0
va (VaSet
font "arial,8,0"
)
xt "36000,-3500,37300,-2500"
st "rst"
blo "36000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 1,0
)
)
)
*110 (CptPort
uid 1224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-2375,35000,-1625"
)
tg (CPTG
uid 1226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1227,0
va (VaSet
font "arial,8,0"
)
xt "36000,-2500,37300,-1500"
st "clk"
blo "36000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*111 (CptPort
uid 1228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1229,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160625,0,161375,750"
)
tg (CPTG
uid 1230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1231,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "160500,-6800,161500,-1000"
st "done_fifo_write"
blo "161300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "done_fifo_write"
t "std_logic"
o 3
suid 5,0
)
)
)
*112 (CptPort
uid 1232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1233,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,0,57375,750"
)
tg (CPTG
uid 1234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1235,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "56500,-6700,57500,-1000"
st "done_fifo_read"
blo "57300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "done_fifo_read"
t "std_logic"
o 2
suid 6,0
)
)
)
*113 (CptPort
uid 1236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1237,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116625,0,117375,750"
)
tg (CPTG
uid 1238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1239,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "116500,-4600,117500,-1000"
st "done_mul"
blo "117300,-1000"
)
)
thePort (LogicalPort
decl (Decl
n "done_mul"
t "std_logic"
o 4
suid 7,0
)
)
)
*114 (CptPort
uid 1240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1241,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90625,0,91375,750"
)
tg (CPTG
uid 1242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1243,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "90500,-4500,91500,-1000"
st "start_mul"
blo "91300,-1000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_mul"
t "std_logic"
o 9
suid 8,0
)
)
)
*115 (CptPort
uid 1244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1245,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145625,0,146375,750"
)
tg (CPTG
uid 1246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1247,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "145500,-6700,146500,-1000"
st "start_fifo_write"
blo "146300,-1000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_fifo_write"
t "std_logic"
o 8
suid 10,0
)
)
)
*116 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1249,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,0,40375,750"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1251,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "39500,-6600,40500,-1000"
st "start_fifo_read"
blo "40300,-1000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start_fifo_read"
t "std_logic"
o 7
suid 11,0
)
)
)
*117 (CptPort
uid 1256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,-8375,35000,-7625"
)
tg (CPTG
uid 1258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1259,0
va (VaSet
font "arial,8,0"
)
xt "36000,-8500,39300,-7500"
st "xp_ready"
blo "36000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "xp_ready"
t "std_logic"
o 6
suid 13,0
)
)
)
]
shape (Rectangle
uid 1261,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,-9000,169000,0"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 1262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 1263,0
va (VaSet
font "arial,8,1"
)
xt "50200,-12000,54400,-11000"
st "h_dinamic"
blo "50200,-11200"
tm "BdLibraryNameMgr"
)
*119 (Text
uid 1264,0
va (VaSet
font "arial,8,1"
)
xt "50200,-11000,57900,-10000"
st "uc_h_dinamic_fast"
blo "50200,-10200"
tm "CptNameMgr"
)
*120 (Text
uid 1265,0
va (VaSet
font "arial,8,1"
)
xt "50200,-10000,54200,-9000"
st "i_uc_hd_f"
blo "50200,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1267,0
text (MLText
uid 1268,0
va (VaSet
font "Courier New,8,0"
)
xt "20000,-3000,20000,-3000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1269,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,-1750,36750,-250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*121 (Net
uid 1317,0
decl (Decl
n "xp_read"
t "std_logic"
eolc "gain fifo control signal"
o 9
suid 57,0
)
declText (MLText
uid 1318,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-26000,51000,-25200"
st "xp_read          : std_logic -- gain fifo control signal"
)
)
*122 (Net
uid 1415,0
decl (Decl
n "hd_f_ready"
t "std_logic"
o 21
suid 58,0
)
declText (MLText
uid 1416,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-27600,36500,-26800"
st "hd_f_ready       : std_logic"
)
)
*123 (Net
uid 1417,0
decl (Decl
n "hd_f_write"
t "std_logic"
eolc "Write enable"
o 23
suid 59,0
)
declText (MLText
uid 1418,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-26800,45000,-26000"
st "hd_f_write       : std_logic -- Write enable"
)
)
*124 (Net
uid 1419,0
decl (Decl
n "hd_f"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 60,0
)
declText (MLText
uid 1420,0
va (VaSet
font "Courier New,8,0"
)
xt "21000,-28400,47000,-27600"
st "hd_f             : std_logic_vector(15 DOWNTO 0)"
)
)
*125 (Wire
uid 254,0
shape (OrthoPolyLine
uid 255,0
va (VaSet
vasetType 3
)
xt "5000,16000,8000,16000"
pts [
"5000,16000"
"8000,16000"
]
)
start &23
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 257,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,15000,8300,16000"
st "clk"
blo "7000,15800"
tm "WireNameMgr"
)
)
on &25
)
*126 (Wire
uid 262,0
shape (OrthoPolyLine
uid 263,0
va (VaSet
vasetType 3
)
xt "5000,19000,8000,19000"
pts [
"5000,19000"
"8000,19000"
]
)
start &24
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "7000,18000,8300,19000"
st "rst"
blo "7000,18800"
tm "WireNameMgr"
)
)
on &26
)
*127 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,20000,94250,20000"
pts [
"94250,20000"
"76750,20000"
]
)
start &89
end &42
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79250,19000,82550,20000"
st "xp_doutb"
blo "79250,19800"
tm "WireNameMgr"
)
)
on &51
)
*128 (Wire
uid 457,0
shape (OrthoPolyLine
uid 458,0
va (VaSet
vasetType 3
)
xt "50750,750,57000,11000"
pts [
"57000,750"
"57000,11000"
"50750,11000"
]
)
start &112
end &37
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,1000,62400,2000"
st "xp_read_done"
blo "57000,1800"
tm "WireNameMgr"
)
)
on &52
)
*129 (Wire
uid 461,0
shape (OrthoPolyLine
uid 462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,19000,61250,23000"
pts [
"27000,23000"
"56000,23000"
"56000,19000"
"61250,19000"
]
)
start &27
end &47
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,18000,61100,19000"
st "xp"
blo "60000,18800"
tm "WireNameMgr"
)
)
on &53
)
*130 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
)
xt "27000,13000,41250,13000"
pts [
"41250,13000"
"27000,13000"
]
)
start &35
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,12000,46000,13000"
st "xp_read"
blo "43000,12800"
tm "WireNameMgr"
)
)
on &121
)
*131 (Wire
uid 469,0
shape (OrthoPolyLine
uid 470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,16000,61250,16000"
pts [
"50750,16000"
"61250,16000"
]
)
start &36
end &44
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 472,0
va (VaSet
font "arial,8,0"
)
xt "51000,15000,57000,16000"
st "xp_addra : (1:0)"
blo "51000,15800"
tm "WireNameMgr"
)
)
on &54
)
*132 (Wire
uid 473,0
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
)
xt "50750,17000,61250,17000"
pts [
"50750,17000"
"61250,17000"
]
)
start &33
end &43
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
font "arial,8,0"
)
xt "51000,16000,53800,17000"
st "xp_wea"
blo "51000,16800"
tm "WireNameMgr"
)
)
on &55
)
*133 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "58000,21000,61250,21000"
pts [
"58000,21000"
"61250,21000"
]
)
end &45
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
font "arial,8,0"
)
xt "59000,20000,60300,21000"
st "clk"
blo "59000,20800"
tm "WireNameMgr"
)
)
on &25
)
*134 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "38000,17000,41250,17000"
pts [
"38000,17000"
"41250,17000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
font "arial,8,0"
)
xt "39000,16000,40300,17000"
st "clk"
blo "39000,16800"
tm "WireNameMgr"
)
)
on &25
)
*135 (Wire
uid 489,0
shape (OrthoPolyLine
uid 490,0
va (VaSet
vasetType 3
)
xt "38000,16000,41250,16000"
pts [
"38000,16000"
"41250,16000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "39000,15000,40300,16000"
st "rst"
blo "39000,15800"
tm "WireNameMgr"
)
)
on &26
)
*136 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,16000,94250,16000"
pts [
"94250,16000"
"76750,16000"
]
)
start &87
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "88000,15000,91400,16000"
st "xp_addrb"
blo "88000,15800"
tm "WireNameMgr"
)
)
on &56
)
*137 (Wire
uid 499,0
shape (OrthoPolyLine
uid 500,0
va (VaSet
vasetType 3
)
xt "40000,750,41250,11000"
pts [
"40000,750"
"40000,11000"
"41250,11000"
]
)
start &116
end &34
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 502,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,-2550,40000,2750"
st "xp_read_start"
blo "39800,2750"
tm "WireNameMgr"
)
)
on &57
)
*138 (Wire
uid 774,0
shape (OrthoPolyLine
uid 775,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,27000,94250,27000"
pts [
"94250,27000"
"75750,27000"
]
)
start &88
end &14
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 777,0
va (VaSet
font "arial,8,0"
)
xt "87250,26000,92850,27000"
st "data_h : (15:0)"
blo "87250,26800"
tm "WireNameMgr"
)
)
on &93
)
*139 (Wire
uid 780,0
shape (OrthoPolyLine
uid 781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,30000,94250,30000"
pts [
"94250,30000"
"75750,30000"
]
)
start &86
end &13
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
font "arial,8,0"
)
xt "88250,29000,93550,30000"
st "addr_h : (1:0)"
blo "88250,29800"
tm "WireNameMgr"
)
)
on &94
)
*140 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
)
xt "91000,750,94250,13000"
pts [
"91000,750"
"91000,13000"
"94250,13000"
]
)
start &114
end &83
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "90000,2750,91000,6250"
st "start_mul"
blo "90800,6250"
tm "WireNameMgr"
)
)
on &95
)
*141 (Wire
uid 792,0
shape (OrthoPolyLine
uid 793,0
va (VaSet
vasetType 3
)
xt "113750,750,117000,13000"
pts [
"117000,750"
"117000,13000"
"113750,13000"
]
)
start &113
end &80
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 795,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "116000,2750,117000,6350"
st "done_mul"
blo "116800,6350"
tm "WireNameMgr"
)
)
on &96
)
*142 (Wire
uid 798,0
shape (OrthoPolyLine
uid 799,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,15000,124250,15000"
pts [
"113750,15000"
"124250,15000"
]
)
start &84
end &61
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 801,0
va (VaSet
font "arial,8,0"
)
xt "115750,14000,121450,15000"
st "wr_addr : (1:0)"
blo "115750,14800"
tm "WireNameMgr"
)
)
on &97
)
*143 (Wire
uid 804,0
shape (OrthoPolyLine
uid 805,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,16000,124250,16000"
pts [
"113750,16000"
"124250,16000"
]
)
start &85
end &60
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
font "arial,8,0"
)
xt "115750,15000,118150,16000"
st "wr_en"
blo "115750,15800"
tm "WireNameMgr"
)
)
on &98
)
*144 (Wire
uid 810,0
shape (OrthoPolyLine
uid 811,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113750,18000,124250,18000"
pts [
"113750,18000"
"124250,18000"
]
)
start &81
end &64
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
font "arial,8,0"
)
xt "115750,17000,120550,18000"
st "dout : (15:0)"
blo "115750,17800"
tm "WireNameMgr"
)
)
on &99
)
*145 (Wire
uid 830,0
shape (OrthoPolyLine
uid 831,0
va (VaSet
vasetType 3
)
xt "146000,750,148250,15000"
pts [
"146000,750"
"146000,15000"
"148250,15000"
]
)
start &115
end &73
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 833,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "145000,2750,146000,8450"
st "start_fifo_write"
blo "145800,8450"
tm "WireNameMgr"
)
)
on &100
)
*146 (Wire
uid 836,0
optionalChildren [
*147 (BdJunction
uid 890,0
ps "OnConnectorStrategy"
shape (Circle
uid 891,0
va (VaSet
vasetType 1
)
xt "160600,14600,161400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 837,0
va (VaSet
vasetType 3
)
xt "157750,750,161000,15000"
pts [
"161000,750"
"161000,15000"
"157750,15000"
]
)
start &111
end &74
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "160000,4150,161000,8550"
st "hd_f_ready"
blo "160800,8550"
tm "WireNameMgr"
)
)
on &122
)
*148 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139750,17000,148250,17000"
pts [
"148250,17000"
"139750,17000"
]
)
start &69
end &63
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
font "arial,8,0"
)
xt "144250,16000,147250,17000"
st "rd_addr"
blo "144250,16800"
tm "WireNameMgr"
)
)
on &101
)
*149 (Wire
uid 848,0
shape (OrthoPolyLine
uid 849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "157750,17000,169000,17000"
pts [
"157750,17000"
"169000,17000"
]
)
start &72
end &105
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
font "arial,8,0"
)
xt "159750,16000,163950,17000"
st "hd_f_write"
blo "159750,16800"
tm "WireNameMgr"
)
)
on &123
)
*150 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "139750,19000,168000,32000"
pts [
"139750,19000"
"142000,19000"
"142000,32000"
"168000,32000"
]
)
start &59
end &102
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
font "arial,8,0"
)
xt "141750,18000,146550,19000"
st "hd_f : (15:0)"
blo "141750,18800"
tm "WireNameMgr"
)
)
on &124
)
*151 (Wire
uid 884,0
shape (OrthoPolyLine
uid 885,0
va (VaSet
vasetType 3
)
xt "161000,15000,169000,15000"
pts [
"161000,15000"
"169000,15000"
]
)
start &147
end &104
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 889,0
va (VaSet
font "arial,8,0"
)
xt "162000,14000,166400,15000"
st "hd_f_ready"
blo "162000,14800"
tm "WireNameMgr"
)
)
on &122
)
*152 (Wire
uid 912,0
shape (OrthoPolyLine
uid 913,0
va (VaSet
vasetType 3
)
xt "58000,27000,63250,27000"
pts [
"63250,27000"
"58000,27000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 917,0
va (VaSet
font "arial,8,0"
)
xt "60250,26000,61550,27000"
st "rst"
blo "60250,26800"
tm "WireNameMgr"
)
)
on &26
)
*153 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
)
xt "58000,28000,63250,28000"
pts [
"63250,28000"
"58000,28000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 925,0
va (VaSet
font "arial,8,0"
)
xt "60250,27000,61550,28000"
st "clk"
blo "60250,27800"
tm "WireNameMgr"
)
)
on &25
)
*154 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
)
xt "90000,33000,94250,33000"
pts [
"94250,33000"
"90000,33000"
]
)
start &82
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
font "arial,8,0"
)
xt "91250,32000,92550,33000"
st "rst"
blo "91250,32800"
tm "WireNameMgr"
)
)
on &26
)
*155 (Wire
uid 936,0
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "90000,34000,94250,34000"
pts [
"94250,34000"
"90000,34000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 941,0
va (VaSet
font "arial,8,0"
)
xt "91250,33000,92550,34000"
st "clk"
blo "91250,33800"
tm "WireNameMgr"
)
)
on &25
)
*156 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "120000,20000,124250,20000"
pts [
"124250,20000"
"120000,20000"
]
)
start &62
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
font "arial,8,0"
)
xt "121250,19000,122550,20000"
st "clk"
blo "121250,19800"
tm "WireNameMgr"
)
)
on &25
)
*157 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "145000,20000,148250,20000"
pts [
"148250,20000"
"145000,20000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
font "arial,8,0"
)
xt "145250,19000,146550,20000"
st "rst"
blo "145250,19800"
tm "WireNameMgr"
)
)
on &26
)
*158 (Wire
uid 960,0
shape (OrthoPolyLine
uid 961,0
va (VaSet
vasetType 3
)
xt "145000,21000,148250,21000"
pts [
"148250,21000"
"145000,21000"
]
)
start &70
sat 32
eat 16
stc 0
st 0
sf 1
tg (WTG
uid 964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
font "arial,8,0"
)
xt "145250,20000,146550,21000"
st "clk"
blo "145250,20800"
tm "WireNameMgr"
)
)
on &25
)
*159 (Wire
uid 974,0
shape (OrthoPolyLine
uid 975,0
va (VaSet
vasetType 3
)
xt "18000,-8000,34250,-8000"
pts [
"34250,-8000"
"18000,-8000"
]
)
start &117
end &106
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
font "arial,8,0"
)
xt "28250,-9000,33550,-8000"
st "xp_fast_ready"
blo "28250,-8200"
tm "WireNameMgr"
)
)
on &107
)
*160 (Wire
uid 988,0
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
)
xt "24000,-3000,34250,-3000"
pts [
"34250,-3000"
"24000,-3000"
]
)
start &109
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
font "arial,8,0"
)
xt "31250,-4000,32550,-3000"
st "rst"
blo "31250,-3200"
tm "WireNameMgr"
)
)
on &26
)
*161 (Wire
uid 996,0
shape (OrthoPolyLine
uid 997,0
va (VaSet
vasetType 3
)
xt "24000,-2000,34250,-2000"
pts [
"34250,-2000"
"24000,-2000"
]
)
start &110
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 1000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1001,0
va (VaSet
font "arial,8,0"
)
xt "31250,-3000,32550,-2000"
st "clk"
blo "31250,-2200"
tm "WireNameMgr"
)
)
on &25
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *162 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-2000,-24000,3400,-23000"
st "Package List"
blo "-2000,-23200"
)
*164 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-23000,8900,-18000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
library common;
use common.constants.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*166 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*167 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*168 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*169 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*170 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*171 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "958,0,1919,1039"
viewArea "99779,-34600,160618,36614"
cachedDiagramExtent "-2000,-33600,176400,49200"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-49000"
lastUid 1473,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*173 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*174 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*176 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*177 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*190 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*192 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "19000,-33600,24400,-32600"
st "Declarations"
blo "19000,-32800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "19000,-32600,21700,-31600"
st "Ports:"
blo "19000,-31800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "19000,-33600,22800,-32600"
st "Pre User:"
blo "19000,-32800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,-33600,19000,-33600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "19000,-25200,26100,-24200"
st "Diagram Signals:"
blo "19000,-24400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "19000,-33600,23700,-32600"
st "Post User:"
blo "19000,-32800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,-33600,19000,-33600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 60,0
usingSuid 1
emptyRow *193 (LEmptyRow
)
uid 54,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*201 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*202 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*203 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*204 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*205 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*206 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 7,0
)
)
uid 272,0
)
*207 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 9,0
)
)
uid 274,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 12,0
)
)
uid 659,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_read_done"
t "std_logic"
o 7
suid 13,0
)
)
uid 661,0
)
*210 (LeafLogPort
port (LogicalPort
decl (Decl
n "xp"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "gain data"
o 8
suid 14,0
)
)
uid 663,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
eolc "Write address"
o 10
suid 16,0
)
)
uid 667,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_wea"
t "std_logic"
eolc "Write enable"
o 11
suid 17,0
)
)
uid 669,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 20,0
)
)
uid 675,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xp_read_start"
t "std_logic"
o 13
suid 21,0
)
)
uid 677,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_h"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 22,0
)
)
uid 814,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addr_h"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 23,0
)
)
uid 816,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_mul"
t "std_logic"
o 15
suid 24,0
)
)
uid 818,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done_mul"
t "std_logic"
o 16
suid 25,0
)
)
uid 820,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 26,0
)
)
uid 822,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en"
t "std_logic"
o 18
suid 27,0
)
)
uid 824,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 28,0
)
)
uid 826,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_fifo_write"
t "std_logic"
o 20
suid 29,0
)
)
uid 854,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 31,0
)
)
uid 858,0
)
*224 (LeafLogPort
port (LogicalPort
decl (Decl
n "xp_fast_ready"
t "std_logic"
o 23
suid 55,0
)
)
uid 1026,0
)
*225 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xp_read"
t "std_logic"
eolc "gain fifo control signal"
o 9
suid 57,0
)
)
uid 1319,0
)
*226 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hd_f_ready"
t "std_logic"
o 21
suid 58,0
)
)
uid 1421,0
)
*227 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hd_f_write"
t "std_logic"
eolc "Write enable"
o 23
suid 59,0
)
)
uid 1423,0
)
*228 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hd_f"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 60,0
)
)
uid 1425,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*229 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *230 (MRCItem
litem &193
pos 23
dimension 20
)
uid 69,0
optionalChildren [
*231 (MRCItem
litem &194
pos 0
dimension 20
uid 70,0
)
*232 (MRCItem
litem &195
pos 1
dimension 23
uid 71,0
)
*233 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 72,0
)
*234 (MRCItem
litem &206
pos 0
dimension 20
uid 273,0
)
*235 (MRCItem
litem &207
pos 1
dimension 20
uid 275,0
)
*236 (MRCItem
litem &208
pos 2
dimension 20
uid 660,0
)
*237 (MRCItem
litem &209
pos 3
dimension 20
uid 662,0
)
*238 (MRCItem
litem &210
pos 4
dimension 20
uid 664,0
)
*239 (MRCItem
litem &211
pos 5
dimension 20
uid 668,0
)
*240 (MRCItem
litem &212
pos 6
dimension 20
uid 670,0
)
*241 (MRCItem
litem &213
pos 7
dimension 20
uid 676,0
)
*242 (MRCItem
litem &214
pos 8
dimension 20
uid 678,0
)
*243 (MRCItem
litem &215
pos 9
dimension 20
uid 815,0
)
*244 (MRCItem
litem &216
pos 10
dimension 20
uid 817,0
)
*245 (MRCItem
litem &217
pos 11
dimension 20
uid 819,0
)
*246 (MRCItem
litem &218
pos 12
dimension 20
uid 821,0
)
*247 (MRCItem
litem &219
pos 13
dimension 20
uid 823,0
)
*248 (MRCItem
litem &220
pos 14
dimension 20
uid 825,0
)
*249 (MRCItem
litem &221
pos 15
dimension 20
uid 827,0
)
*250 (MRCItem
litem &222
pos 16
dimension 20
uid 855,0
)
*251 (MRCItem
litem &223
pos 17
dimension 20
uid 859,0
)
*252 (MRCItem
litem &224
pos 18
dimension 20
uid 1027,0
)
*253 (MRCItem
litem &225
pos 19
dimension 20
uid 1320,0
)
*254 (MRCItem
litem &226
pos 20
dimension 20
uid 1422,0
)
*255 (MRCItem
litem &227
pos 21
dimension 20
uid 1424,0
)
*256 (MRCItem
litem &228
pos 22
dimension 20
uid 1426,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*257 (MRCItem
litem &197
pos 0
dimension 20
uid 74,0
)
*258 (MRCItem
litem &199
pos 1
dimension 50
uid 75,0
)
*259 (MRCItem
litem &200
pos 2
dimension 100
uid 76,0
)
*260 (MRCItem
litem &201
pos 3
dimension 50
uid 77,0
)
*261 (MRCItem
litem &202
pos 4
dimension 100
uid 78,0
)
*262 (MRCItem
litem &203
pos 5
dimension 100
uid 79,0
)
*263 (MRCItem
litem &204
pos 6
dimension 50
uid 80,0
)
*264 (MRCItem
litem &205
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *265 (LEmptyRow
)
uid 83,0
optionalChildren [
*266 (RefLabelRowHdr
)
*267 (TitleRowHdr
)
*268 (FilterRowHdr
)
*269 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*270 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*271 (GroupColHdr
tm "GroupColHdrMgr"
)
*272 (NameColHdr
tm "GenericNameColHdrMgr"
)
*273 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*274 (InitColHdr
tm "GenericValueColHdrMgr"
)
*275 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*276 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*277 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *278 (MRCItem
litem &265
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*279 (MRCItem
litem &266
pos 0
dimension 20
uid 98,0
)
*280 (MRCItem
litem &267
pos 1
dimension 23
uid 99,0
)
*281 (MRCItem
litem &268
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*282 (MRCItem
litem &269
pos 0
dimension 20
uid 102,0
)
*283 (MRCItem
litem &271
pos 1
dimension 50
uid 103,0
)
*284 (MRCItem
litem &272
pos 2
dimension 100
uid 104,0
)
*285 (MRCItem
litem &273
pos 3
dimension 100
uid 105,0
)
*286 (MRCItem
litem &274
pos 4
dimension 50
uid 106,0
)
*287 (MRCItem
litem &275
pos 5
dimension 50
uid 107,0
)
*288 (MRCItem
litem &276
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
