$date
	Fri Jan 16 02:41:55 2026
$end
$version
	Questa Altera Starter FPGA Edition Version 2025.2
$end
$timescale
	1ns
$end

$scope module top $end

$scope module dif $end
$var reg 8 ! a [7:0] $end
$var wire 1 " b [7] $end
$var wire 1 # b [6] $end
$var wire 1 $ b [5] $end
$var wire 1 % b [4] $end
$var wire 1 & b [3] $end
$var wire 1 ' b [2] $end
$var wire 1 ( b [1] $end
$var wire 1 ) b [0] $end
$upscope $end

$scope module dut $end
$var wire 1 * a [7] $end
$var wire 1 + a [6] $end
$var wire 1 , a [5] $end
$var wire 1 - a [4] $end
$var wire 1 . a [3] $end
$var wire 1 / a [2] $end
$var wire 1 0 a [1] $end
$var wire 1 1 a [0] $end
$var wire 1 " b [7] $end
$var wire 1 # b [6] $end
$var wire 1 $ b [5] $end
$var wire 1 % b [4] $end
$var wire 1 & b [3] $end
$var wire 1 ' b [2] $end
$var wire 1 ( b [1] $end
$var wire 1 ) b [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110101 !
0)
0(
0'
0&
0%
0$
0#
0"
11
00
1/
0.
1-
1,
0+
0*
$end
