Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May  9 10:58:08 2022
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file phywhisperer_top_control_sets_placed.rpt
| Design       : phywhisperer_top
| Device       : xc7s15
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   220 |
|    Minimum number of control sets                        |   220 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   220 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   196 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             393 |           94 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |            1260 |          344 |
| Yes          | No                    | No                     |              45 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2244 |          723 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                  Enable Signal                 |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_fe_buf_BUFG               |                                                | U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |         1.00 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp_ctr[15]_i_2_n_0    | U_reg_main/fpga_reset                                                            |                1 |              2 |         2.00 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/U_match_cdc/FSM_onehot_state_reg[2]  | U_trigger/U_match_cdc/dst_pulse_reg_0                                            |                1 |              4 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[1]_0[0]         | U_reg_main/fpga_reset                                                            |                1 |              4 |         4.00 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/FSM_onehot_state[2]_i_1_n_0          | U_reg_main/fpga_reset                                                            |                1 |              4 |         4.00 |
|  clk_fe_buf_BUFG               | U_reg_usb/U_stat_update_cdc/E[0]               | U_reg_main/fpga_reset                                                            |                2 |              5 |         2.50 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[50]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[40]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[49]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[48]        | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[47]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[46]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[45]        | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[44]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[43]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[42]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[41]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[63]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[51]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[52]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[53]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[54]        | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[55]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[56]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[57]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[58]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[59]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[60]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[61]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[62]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[15]        | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[27]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[20] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[16]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[17]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[18]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[19]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[20]        | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[21]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[22]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[23]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[24]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[25]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[26]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[39]        | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[28]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[29]        | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[30]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[31]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[32]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[33]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[34]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[35]        | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[36]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[37]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[38]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[7]  | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[20] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[21] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[22] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[23] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[0]  | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[1]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[2]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[3]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[4]  | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[5]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[6]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[9]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[19] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[8]  | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[10] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[11] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[12] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[13] | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[14] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[15] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[16] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[17] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[18] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[19] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[9]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[0]_0[0]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[0]_0[1]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[1]_0[0]         | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[1]_0[1]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[1]_0[2]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[0]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[1]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[2]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[3]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[4]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[5]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[6]  | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[4]_0[0]         | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[7]  | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[8]  | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[10] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[11] | U_reg_main/fpga_reset                                                            |                7 |              8 |         1.14 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[12] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[13] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[14] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[15] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[16] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[17] | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_1[18] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[21]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[10]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[11]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[12]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[13]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[14]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[15]                           | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[16]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[17]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[18]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[19]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[20]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[8]                            | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[22]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[23]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[24]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[25]                           | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[26]                           | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[27]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[28]                           | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[29]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[30]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[31]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[32]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[21] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_fe_buf_BUFG               | U_pattern_matcher/bytes_received               | U_reg_main/SR[0]                                                                 |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_1[0]              | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[2]              | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[1]              | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_fe_buf_BUFG               | fe_rxvalid_IBUF                                | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_write_reg_0[0]              | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[23] | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              |                                                | U_usb_reg_main/SR[0]                                                             |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt_reg[2]_rep__0_3[22] | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[2]_2            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[2]_4            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[13]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_datao0                      |                                                                                  |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_userio_pwdriven             | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[0]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[1]                            | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[2]                            | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[3]                            | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[4]                            | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[5]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[6]                            | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[9]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[7]                            | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[2]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[58]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[59]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[60]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[61]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[62]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[63]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_0[0]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_0[1]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[0]_0[2]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[0]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[1]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[34]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[3]         | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[4]         | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[5]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[6]         | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[9]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[7]         | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[8]         | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[10]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[11]        | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[12]        | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_address_reg[3]_6[14]        | U_reg_main/fpga_reset                                                            |                1 |              8 |         8.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[56]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[33]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[35]                           | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[36]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[37]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[38]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[39]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[40]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[41]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[42]                           | U_reg_main/fpga_reset                                                            |                5 |              8 |         1.60 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[43]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[44]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[45]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[46]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[47]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[48]                           | U_reg_main/fpga_reset                                                            |                4 |              8 |         2.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[49]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[50]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[51]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[52]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[53]                           | U_reg_main/fpga_reset                                                            |                2 |              8 |         4.00 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[54]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[55]                           | U_reg_main/fpga_reset                                                            |                7 |              8 |         1.14 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/E[57]                           | U_reg_main/fpga_reset                                                            |                3 |              8 |         2.67 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp_ctr[15]_i_2_n_0    | U_reg_main/ctr_running_reg[0]                                                    |                4 |             13 |         3.25 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/timestamp[15]_i_1_n_0        | U_reg_main/ctr_running_reg[0]                                                    |                2 |             13 |         6.50 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/O_fifo_wr_reg_0              | U_reg_main/fpga_reset                                                            |                6 |             16 |         2.67 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/trigger_width[16]_i_1_n_0            |                                                                                  |                9 |             17 |         1.89 |
|  clk_usb_buf_BUFG              | U_reg_main/E[0]                                | U_reg_main/fpga_reset                                                            |                8 |             18 |         2.25 |
|  clk_fe_buf_BUFG               | U_trigger/delay_counter_fe[0]_i_2_n_0          | U_trigger/delay_counter_fe[0]_i_1_n_0                                            |                5 |             18 |         3.60 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/U_match_cdc/E[0]                     |                                                                                  |                5 |             20 |         4.00 |
|  U_trigger_clock/inst/clk_out1 | U_trigger/trigger_delay[19]_i_2_n_0            | U_trigger/trigger_delay[19]_i_1_n_0                                              |                8 |             20 |         2.50 |
|  clk_usb_buf_BUFG              | U_usb_reg_main/reg_bytecnt0                    | U_usb_reg_main/clear                                                             |                8 |             23 |         2.88 |
|  clk_fe_buf_BUFG               | U_usb_autodetect/timer03_out                   | U_usb_autodetect/U_match_cdc/dst_pulse_reg_0                                     |                6 |             24 |         4.00 |
|  clk_fe_buf_BUFG               | U_fe_capture_main/capture_count[0]_i_2_n_0     | U_reg_main/arm_r_reg                                                             |                6 |             24 |         4.00 |
|  clk_usb_buf_BUFG              |                                                |                                                                                  |               15 |             27 |         1.80 |
|  clk_fe_buf_BUFG               |                                                |                                                                                  |               14 |             63 |         4.50 |
|  clk_usb_buf_BUFG              |                                                | U_reg_main/fpga_reset                                                            |               30 |             67 |         2.23 |
|  clk_fe_buf_BUFG               |                                                | U_reg_main/fpga_reset                                                            |               47 |            147 |         3.13 |
|  U_trigger_clock/inst/clk_out1 |                                                |                                                                                  |               65 |            304 |         4.68 |
|  clk_fe_buf_BUFG               | U_pattern_matcher/match_trigger00_out          | U_reg_main/SR[0]                                                                 |              134 |            504 |         3.76 |
|  U_trigger_clock/inst/clk_out1 |                                                | U_reg_main/fpga_reset                                                            |              263 |           1040 |         3.95 |
+--------------------------------+------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


