{
  "module_name": "arcmsr.h",
  "hash_id": "664a101be2f8cfd033e7ad67eee1ce06afe4bcaff2e31634eb88bfa8234a58a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/arcmsr/arcmsr.h",
  "human_readable_source": " \n#include <linux/interrupt.h>\nstruct device_attribute;\n \n#define ARCMSR_NAME\t\t\t\"arcmsr\"\n#define ARCMSR_MAX_FREECCB_NUM\t\t1024\n#define ARCMSR_MAX_OUTSTANDING_CMD\t1024\n#define ARCMSR_DEFAULT_OUTSTANDING_CMD\t128\n#define ARCMSR_MIN_OUTSTANDING_CMD\t32\n#define ARCMSR_DRIVER_VERSION\t\t\"v1.50.00.13-20230206\"\n#define ARCMSR_SCSI_INITIATOR_ID\t255\n#define ARCMSR_MAX_XFER_SECTORS\t\t512\n#define ARCMSR_MAX_XFER_SECTORS_B\t4096\n#define ARCMSR_MAX_XFER_SECTORS_C\t304\n#define ARCMSR_MAX_TARGETID\t\t17\n#define ARCMSR_MAX_TARGETLUN\t\t8\n#define ARCMSR_MAX_CMD_PERLUN\t\t128\n#define ARCMSR_DEFAULT_CMD_PERLUN\t32\n#define ARCMSR_MIN_CMD_PERLUN\t\t1\n#define ARCMSR_MAX_QBUFFER\t\t4096\n#define ARCMSR_DEFAULT_SG_ENTRIES\t38\n#define ARCMSR_MAX_HBB_POSTQUEUE\t264\n#define ARCMSR_MAX_ARC1214_POSTQUEUE\t256\n#define ARCMSR_MAX_ARC1214_DONEQUEUE\t257\n#define ARCMSR_MAX_HBE_DONEQUEUE\t512\n#define ARCMSR_MAX_XFER_LEN\t\t0x26000  \n#define ARCMSR_CDB_SG_PAGE_LENGTH\t256\n#define ARCMST_NUM_MSIX_VECTORS\t\t4\n#ifndef PCI_DEVICE_ID_ARECA_1880\n#define PCI_DEVICE_ID_ARECA_1880\t0x1880\n#endif\n#ifndef PCI_DEVICE_ID_ARECA_1214\n#define PCI_DEVICE_ID_ARECA_1214\t0x1214\n#endif\n#ifndef PCI_DEVICE_ID_ARECA_1203\n#define PCI_DEVICE_ID_ARECA_1203\t0x1203\n#endif\n#ifndef PCI_DEVICE_ID_ARECA_1884\n#define PCI_DEVICE_ID_ARECA_1884\t0x1884\n#endif\n#define PCI_DEVICE_ID_ARECA_1886\t0x188A\n#define\tARCMSR_HOURS\t\t\t(1000 * 60 * 60 * 4)\n#define\tARCMSR_MINUTES\t\t\t(1000 * 60 * 60)\n#define ARCMSR_DEFAULT_TIMEOUT\t\t90\n \n#define ARC_SUCCESS\t0\n#define ARC_FAILURE\t1\n \n#define dma_addr_hi32(addr)\t(uint32_t) ((addr>>16)>>16)\n#define dma_addr_lo32(addr)\t(uint32_t) (addr & 0xffffffff)\n \nstruct CMD_MESSAGE\n{\n      uint32_t HeaderLength;\n      uint8_t  Signature[8];\n      uint32_t Timeout;\n      uint32_t ControlCode;\n      uint32_t ReturnCode;\n      uint32_t Length;\n};\n \n#define\tARCMSR_API_DATA_BUFLEN\t1032\nstruct CMD_MESSAGE_FIELD\n{\n    struct CMD_MESSAGE\t\t\tcmdmessage;\n    uint8_t\t\t\t\tmessagedatabuffer[ARCMSR_API_DATA_BUFLEN];\n};\n \n#define ARCMSR_MESSAGE_FAIL\t\t\t0x0001\n \n#define ARECA_SATA_RAID\t\t\t\t0x90000000\n \n#define FUNCTION_READ_RQBUFFER\t\t\t0x0801\n#define FUNCTION_WRITE_WQBUFFER\t\t\t0x0802\n#define FUNCTION_CLEAR_RQBUFFER\t\t\t0x0803\n#define FUNCTION_CLEAR_WQBUFFER\t\t\t0x0804\n#define FUNCTION_CLEAR_ALLQBUFFER\t\t0x0805\n#define FUNCTION_RETURN_CODE_3F\t\t\t0x0806\n#define FUNCTION_SAY_HELLO\t\t\t0x0807\n#define FUNCTION_SAY_GOODBYE\t\t\t0x0808\n#define FUNCTION_FLUSH_ADAPTER_CACHE\t\t0x0809\n#define FUNCTION_GET_FIRMWARE_STATUS\t\t0x080A\n#define FUNCTION_HARDWARE_RESET\t\t\t0x080B\n \n#define ARCMSR_MESSAGE_READ_RQBUFFER       \\\n\tARECA_SATA_RAID | FUNCTION_READ_RQBUFFER\n#define ARCMSR_MESSAGE_WRITE_WQBUFFER      \\\n\tARECA_SATA_RAID | FUNCTION_WRITE_WQBUFFER\n#define ARCMSR_MESSAGE_CLEAR_RQBUFFER      \\\n\tARECA_SATA_RAID | FUNCTION_CLEAR_RQBUFFER\n#define ARCMSR_MESSAGE_CLEAR_WQBUFFER      \\\n\tARECA_SATA_RAID | FUNCTION_CLEAR_WQBUFFER\n#define ARCMSR_MESSAGE_CLEAR_ALLQBUFFER    \\\n\tARECA_SATA_RAID | FUNCTION_CLEAR_ALLQBUFFER\n#define ARCMSR_MESSAGE_RETURN_CODE_3F      \\\n\tARECA_SATA_RAID | FUNCTION_RETURN_CODE_3F\n#define ARCMSR_MESSAGE_SAY_HELLO           \\\n\tARECA_SATA_RAID | FUNCTION_SAY_HELLO\n#define ARCMSR_MESSAGE_SAY_GOODBYE         \\\n\tARECA_SATA_RAID | FUNCTION_SAY_GOODBYE\n#define ARCMSR_MESSAGE_FLUSH_ADAPTER_CACHE \\\n\tARECA_SATA_RAID | FUNCTION_FLUSH_ADAPTER_CACHE\n \n#define ARCMSR_MESSAGE_RETURNCODE_OK\t\t0x00000001\n#define ARCMSR_MESSAGE_RETURNCODE_ERROR\t\t0x00000006\n#define ARCMSR_MESSAGE_RETURNCODE_3F\t\t0x0000003F\n#define ARCMSR_MESSAGE_RETURNCODE_BUS_HANG_ON\t0x00000088\n \n#define IS_DMA64\t(sizeof(dma_addr_t) == 8)\n#define IS_SG64_ADDR\t0x01000000  \nstruct  SG32ENTRY\n{\n\t__le32\t\tlength;\n\t__le32\t\taddress;\n}__attribute__ ((packed));\nstruct  SG64ENTRY\n{\n\t__le32\t\tlength;\n\t__le32\t\taddress;\n\t__le32\t\taddresshigh;\n}__attribute__ ((packed));\n \nstruct QBUFFER\n{\n\tuint32_t      data_len;\n\tuint8_t       data[124];\n};\n \nstruct FIRMWARE_INFO\n{\n\tuint32_t\tsignature;\t\t \n\tuint32_t\trequest_len;\t\t \n\tuint32_t\tnumbers_queue;\t\t \n\tuint32_t\tsdram_size;\t\t \n\tuint32_t\tide_channels;\t\t \n\tchar\t\tvendor[40];\t\t \n\tchar\t\tmodel[8];\t\t \n\tchar\t\tfirmware_ver[16];     \t \n\tchar\t\tdevice_map[16];\t\t \n\tuint32_t\tcfgVersion;\t\t \n\tuint8_t\t\tcfgSerial[16];\t\t \n\tuint32_t\tcfgPicStatus;\t\t \n};\n \n#define ARCMSR_SIGNATURE_GET_CONFIG\t\t0x87974060\n#define ARCMSR_SIGNATURE_SET_CONFIG\t\t0x87974063\n \n#define ARCMSR_INBOUND_MESG0_NOP\t\t0x00000000\n#define ARCMSR_INBOUND_MESG0_GET_CONFIG\t\t0x00000001\n#define ARCMSR_INBOUND_MESG0_SET_CONFIG\t\t0x00000002\n#define ARCMSR_INBOUND_MESG0_ABORT_CMD\t\t0x00000003\n#define ARCMSR_INBOUND_MESG0_STOP_BGRB\t\t0x00000004\n#define ARCMSR_INBOUND_MESG0_FLUSH_CACHE\t0x00000005\n#define ARCMSR_INBOUND_MESG0_START_BGRB\t\t0x00000006\n#define ARCMSR_INBOUND_MESG0_CHK331PENDING\t0x00000007\n#define ARCMSR_INBOUND_MESG0_SYNC_TIMER\t\t0x00000008\n \n#define ARCMSR_INBOUND_DRIVER_DATA_WRITE_OK\t0x00000001\n#define ARCMSR_INBOUND_DRIVER_DATA_READ_OK\t0x00000002\n#define ARCMSR_OUTBOUND_IOP331_DATA_WRITE_OK\t0x00000001\n#define ARCMSR_OUTBOUND_IOP331_DATA_READ_OK\t0x00000002\n \n#define ARCMSR_CCBPOST_FLAG_SGL_BSIZE\t\t0x80000000\n#define ARCMSR_CCBPOST_FLAG_IAM_BIOS\t\t0x40000000\n#define ARCMSR_CCBREPLY_FLAG_IAM_BIOS\t\t0x40000000\n#define ARCMSR_CCBREPLY_FLAG_ERROR_MODE0\t0x10000000\n#define ARCMSR_CCBREPLY_FLAG_ERROR_MODE1\t0x00000001\n \n#define ARCMSR_OUTBOUND_MESG1_FIRMWARE_OK\t0x80000000\n \n#define ARCMSR_ARC1680_BUS_RESET\t\t0x00000003\n \n#define ARCMSR_ARC1880_RESET_ADAPTER\t\t0x00000024\n#define ARCMSR_ARC1880_DiagWrite_ENABLE\t\t0x00000080\n\n \n \n \n#define ARCMSR_DRV2IOP_DOORBELL                       0x00020400\n#define ARCMSR_DRV2IOP_DOORBELL_MASK                  0x00020404\n \n#define ARCMSR_IOP2DRV_DOORBELL                       0x00020408\n#define ARCMSR_IOP2DRV_DOORBELL_MASK                  0x0002040C\n \n#define ARCMSR_IOP2DRV_DOORBELL_1203                  0x00021870\n#define ARCMSR_IOP2DRV_DOORBELL_MASK_1203             0x00021874\n \n#define ARCMSR_DRV2IOP_DOORBELL_1203                  0x00021878\n#define ARCMSR_DRV2IOP_DOORBELL_MASK_1203             0x0002187C\n \n \n#define ARCMSR_IOP2DRV_DATA_WRITE_OK                  0x00000001\n \n#define ARCMSR_IOP2DRV_DATA_READ_OK                   0x00000002\n#define ARCMSR_IOP2DRV_CDB_DONE                       0x00000004\n#define ARCMSR_IOP2DRV_MESSAGE_CMD_DONE               0x00000008\n\n#define ARCMSR_DOORBELL_HANDLE_INT\t\t      0x0000000F\n#define ARCMSR_DOORBELL_INT_CLEAR_PATTERN   \t      0xFF00FFF0\n#define ARCMSR_MESSAGE_INT_CLEAR_PATTERN\t      0xFF00FFF7\n \n#define ARCMSR_MESSAGE_GET_CONFIG\t\t      0x00010008\n \n#define ARCMSR_MESSAGE_SET_CONFIG\t\t      0x00020008\n \n#define ARCMSR_MESSAGE_ABORT_CMD\t\t      0x00030008\n \n#define ARCMSR_MESSAGE_STOP_BGRB\t\t      0x00040008\n \n#define ARCMSR_MESSAGE_FLUSH_CACHE                    0x00050008\n \n#define ARCMSR_MESSAGE_START_BGRB\t\t      0x00060008\n#define ARCMSR_MESSAGE_SYNC_TIMER\t\t      0x00080008\n#define ARCMSR_MESSAGE_START_DRIVER_MODE\t      0x000E0008\n#define ARCMSR_MESSAGE_SET_POST_WINDOW\t\t      0x000F0008\n#define ARCMSR_MESSAGE_ACTIVE_EOI_MODE\t\t      0x00100008\n \n#define ARCMSR_MESSAGE_FIRMWARE_OK\t\t      0x80000000\n \n#define ARCMSR_DRV2IOP_DATA_WRITE_OK                  0x00000001\n \n#define ARCMSR_DRV2IOP_DATA_READ_OK                   0x00000002\n#define ARCMSR_DRV2IOP_CDB_POSTED                     0x00000004\n#define ARCMSR_DRV2IOP_MESSAGE_CMD_POSTED             0x00000008\n#define ARCMSR_DRV2IOP_END_OF_INTERRUPT\t              0x00000010\n\n \n \n#define ARCMSR_MESSAGE_WBUFFER\t\t\t      0x0000fe00\n \n#define ARCMSR_MESSAGE_RBUFFER\t\t\t      0x0000ff00\n \n#define ARCMSR_MESSAGE_RWBUFFER\t\t\t      0x0000fa00\n\n#define MEM_BASE0(x)\t(u32 __iomem *)((unsigned long)acb->mem_base0 + x)\n#define MEM_BASE1(x)\t(u32 __iomem *)((unsigned long)acb->mem_base1 + x)\n \n#define ARCMSR_HBC_ISR_THROTTLING_LEVEL\t\t12\n#define ARCMSR_HBC_ISR_MAX_DONE_QUEUE\t\t20\n \n#define ARCMSR_HBCMU_UTILITY_A_ISR_MASK\t\t0x00000001  \n#define ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR_MASK\t0x00000004  \n#define ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR_MASK\t0x00000008  \n#define ARCMSR_HBCMU_ALL_INTMASKENABLE\t\t0x0000000D  \n \n#define ARCMSR_HBCMU_UTILITY_A_ISR\t\t0x00000001\n\t \n#define ARCMSR_HBCMU_OUTBOUND_DOORBELL_ISR\t0x00000004\n\t \n#define ARCMSR_HBCMU_OUTBOUND_POSTQUEUE_ISR\t0x00000008\n\t \n#define ARCMSR_HBCMU_SAS_ALL_INT\t\t0x00000010\n\t \n\t \n#define ARCMSR_HBCMU_DRV2IOP_DATA_WRITE_OK\t\t\t0x00000002\n#define ARCMSR_HBCMU_DRV2IOP_DATA_READ_OK\t\t\t0x00000004\n\t \n#define ARCMSR_HBCMU_DRV2IOP_MESSAGE_CMD_DONE\t\t\t0x00000008\n\t \n#define ARCMSR_HBCMU_DRV2IOP_POSTQUEUE_THROTTLING\t\t0x00000010\n#define ARCMSR_HBCMU_IOP2DRV_DATA_WRITE_OK\t\t\t0x00000002\n\t \n#define ARCMSR_HBCMU_IOP2DRV_DATA_WRITE_DOORBELL_CLEAR\t\t0x00000002\n#define ARCMSR_HBCMU_IOP2DRV_DATA_READ_OK\t\t\t0x00000004\n\t \n#define ARCMSR_HBCMU_IOP2DRV_DATA_READ_DOORBELL_CLEAR\t\t0x00000004\n\t \n#define ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE\t\t\t0x00000008\n\t \n#define ARCMSR_HBCMU_IOP2DRV_MESSAGE_CMD_DONE_DOORBELL_CLEAR\t0x00000008\n\t \n#define ARCMSR_HBCMU_MESSAGE_FIRMWARE_OK\t\t\t0x80000000\n \n#define ARCMSR_ARC1214_CHIP_ID\t\t\t\t0x00004\n#define ARCMSR_ARC1214_CPU_MEMORY_CONFIGURATION\t\t0x00008\n#define ARCMSR_ARC1214_I2_HOST_INTERRUPT_MASK\t\t0x00034\n#define ARCMSR_ARC1214_SAMPLE_RESET\t\t\t0x00100\n#define ARCMSR_ARC1214_RESET_REQUEST\t\t\t0x00108\n#define ARCMSR_ARC1214_MAIN_INTERRUPT_STATUS\t\t0x00200\n#define ARCMSR_ARC1214_PCIE_F0_INTERRUPT_ENABLE\t\t0x0020C\n#define ARCMSR_ARC1214_INBOUND_MESSAGE0\t\t\t0x00400\n#define ARCMSR_ARC1214_INBOUND_MESSAGE1\t\t\t0x00404\n#define ARCMSR_ARC1214_OUTBOUND_MESSAGE0\t\t0x00420\n#define ARCMSR_ARC1214_OUTBOUND_MESSAGE1\t\t0x00424\n#define ARCMSR_ARC1214_INBOUND_DOORBELL\t\t\t0x00460\n#define ARCMSR_ARC1214_OUTBOUND_DOORBELL\t\t0x00480\n#define ARCMSR_ARC1214_OUTBOUND_DOORBELL_ENABLE\t\t0x00484\n#define ARCMSR_ARC1214_INBOUND_LIST_BASE_LOW\t\t0x01000\n#define ARCMSR_ARC1214_INBOUND_LIST_BASE_HIGH\t\t0x01004\n#define ARCMSR_ARC1214_INBOUND_LIST_WRITE_POINTER\t0x01018\n#define ARCMSR_ARC1214_OUTBOUND_LIST_BASE_LOW\t\t0x01060\n#define ARCMSR_ARC1214_OUTBOUND_LIST_BASE_HIGH\t\t0x01064\n#define ARCMSR_ARC1214_OUTBOUND_LIST_COPY_POINTER\t0x0106C\n#define ARCMSR_ARC1214_OUTBOUND_LIST_READ_POINTER\t0x01070\n#define ARCMSR_ARC1214_OUTBOUND_INTERRUPT_CAUSE\t\t0x01088\n#define ARCMSR_ARC1214_OUTBOUND_INTERRUPT_ENABLE\t0x0108C\n#define ARCMSR_ARC1214_MESSAGE_WBUFFER\t\t\t0x02000\n#define ARCMSR_ARC1214_MESSAGE_RBUFFER\t\t\t0x02100\n#define ARCMSR_ARC1214_MESSAGE_RWBUFFER\t\t\t0x02200\n \n#define ARCMSR_ARC1214_ALL_INT_ENABLE\t\t\t0x00001010\n#define ARCMSR_ARC1214_ALL_INT_DISABLE\t\t\t0x00000000\n \n#define ARCMSR_ARC1214_OUTBOUND_DOORBELL_ISR\t\t0x00001000\n#define ARCMSR_ARC1214_OUTBOUND_POSTQUEUE_ISR\t\t0x00000010\n \n#define ARCMSR_ARC1214_DRV2IOP_DATA_IN_READY\t\t0x00000001\n#define ARCMSR_ARC1214_DRV2IOP_DATA_OUT_READ\t\t0x00000002\n \n#define ARCMSR_ARC1214_IOP2DRV_DATA_WRITE_OK\t\t0x00000001\n \n#define ARCMSR_ARC1214_IOP2DRV_DATA_READ_OK\t\t0x00000002\n \n#define ARCMSR_ARC1214_IOP2DRV_MESSAGE_CMD_DONE\t\t0x02000000\n \n \n#define ARCMSR_ARC1214_MESSAGE_FIRMWARE_OK\t\t0x80000000\n#define ARCMSR_ARC1214_OUTBOUND_LIST_INTERRUPT_CLEAR\t0x00000001\n \n#define ARCMSR_SIGNATURE_1884\t\t\t0x188417D3\n\n#define ARCMSR_HBEMU_DRV2IOP_DATA_WRITE_OK\t0x00000002\n#define ARCMSR_HBEMU_DRV2IOP_DATA_READ_OK\t0x00000004\n#define ARCMSR_HBEMU_DRV2IOP_MESSAGE_CMD_DONE\t0x00000008\n\n#define ARCMSR_HBEMU_IOP2DRV_DATA_WRITE_OK\t0x00000002\n#define ARCMSR_HBEMU_IOP2DRV_DATA_READ_OK\t0x00000004\n#define ARCMSR_HBEMU_IOP2DRV_MESSAGE_CMD_DONE\t0x00000008\n\n#define ARCMSR_HBEMU_MESSAGE_FIRMWARE_OK\t0x80000000\n\n#define ARCMSR_HBEMU_OUTBOUND_DOORBELL_ISR\t0x00000001\n#define ARCMSR_HBEMU_OUTBOUND_POSTQUEUE_ISR\t0x00000008\n#define ARCMSR_HBEMU_ALL_INTMASKENABLE\t\t0x00000009\n\n \n#define ARCMSR_HBEMU_DOORBELL_SYNC\t\t0x100\n#define ARCMSR_ARC188X_RESET_ADAPTER\t\t0x00000004\n#define ARCMSR_ARC1884_DiagWrite_ENABLE\t\t0x00000080\n\n \n#define ARCMSR_SIGNATURE_1886\t\t\t0x188617D3\n\n \n#define ARCMSR_HBFMU_DOORBELL_SYNC\t\t0x100\n\n#define ARCMSR_HBFMU_DOORBELL_SYNC1\t\t0x300\n#define ARCMSR_HBFMU_MESSAGE_FIRMWARE_OK\t0x80000000\n#define ARCMSR_HBFMU_MESSAGE_NO_VOLUME_CHANGE\t0x20000000\n\n \nstruct ARCMSR_CDB\n{\n\tuint8_t\t\tBus;\n\tuint8_t\t\tTargetID;\n\tuint8_t\t\tLUN;\n\tuint8_t\t\tFunction;\n\tuint8_t\t\tCdbLength;\n\tuint8_t\t\tsgcount;\n\tuint8_t\t\tFlags;\n#define ARCMSR_CDB_FLAG_SGL_BSIZE          0x01\n#define ARCMSR_CDB_FLAG_BIOS               0x02\n#define ARCMSR_CDB_FLAG_WRITE              0x04\n#define ARCMSR_CDB_FLAG_SIMPLEQ            0x00\n#define ARCMSR_CDB_FLAG_HEADQ              0x08\n#define ARCMSR_CDB_FLAG_ORDEREDQ           0x10\n\n\tuint8_t\t\tmsgPages;\n\tuint32_t\tmsgContext;\n\tuint32_t\tDataLength;\n\tuint8_t\t\tCdb[16];\n\tuint8_t\t\tDeviceStatus;\n#define ARCMSR_DEV_CHECK_CONDITION\t    0x02\n#define ARCMSR_DEV_SELECT_TIMEOUT\t    0xF0\n#define ARCMSR_DEV_ABORTED\t\t    0xF1\n#define ARCMSR_DEV_INIT_FAIL\t\t    0xF2\n\n\tuint8_t\t\tSenseData[15];\n\tunion\n\t{\n\t\tstruct SG32ENTRY\tsg32entry[1];\n\t\tstruct SG64ENTRY\tsg64entry[1];\n\t} u;\n};\n \nstruct MessageUnit_A\n{\n\tuint32_t\tresrved0[4];\t\t\t \n\tuint32_t\tinbound_msgaddr0;\t\t \n\tuint32_t\tinbound_msgaddr1;\t\t \n\tuint32_t\toutbound_msgaddr0;\t\t \n\tuint32_t\toutbound_msgaddr1;\t\t \n\tuint32_t\tinbound_doorbell;\t\t \n\tuint32_t\tinbound_intstatus;\t\t \n\tuint32_t\tinbound_intmask;\t\t \n\tuint32_t\toutbound_doorbell;\t\t \n\tuint32_t\toutbound_intstatus;\t\t \n\tuint32_t\toutbound_intmask;\t\t \n\tuint32_t\treserved1[2];\t\t\t \n\tuint32_t\tinbound_queueport;\t\t \n\tuint32_t\toutbound_queueport;     \t \n\tuint32_t\treserved2[2];\t\t\t \n\tuint32_t\treserved3[492];\t\t\t \n\tuint32_t\treserved4[128];\t\t\t \n\tuint32_t\tmessage_rwbuffer[256];\t\t \n\tuint32_t\tmessage_wbuffer[32];\t\t \n\tuint32_t\treserved5[32];\t\t\t \n\tuint32_t\tmessage_rbuffer[32];\t\t \n\tuint32_t\treserved6[32];\t\t\t \n};\n\nstruct MessageUnit_B\n{\n\tuint32_t\tpost_qbuffer[ARCMSR_MAX_HBB_POSTQUEUE];\n\tuint32_t\tdone_qbuffer[ARCMSR_MAX_HBB_POSTQUEUE];\n\tuint32_t\tpostq_index;\n\tuint32_t\tdoneq_index;\n\tuint32_t\t__iomem *drv2iop_doorbell;\n\tuint32_t\t__iomem *drv2iop_doorbell_mask;\n\tuint32_t\t__iomem *iop2drv_doorbell;\n\tuint32_t\t__iomem *iop2drv_doorbell_mask;\n\tuint32_t\t__iomem *message_rwbuffer;\n\tuint32_t\t__iomem *message_wbuffer;\n\tuint32_t\t__iomem *message_rbuffer;\n};\n \nstruct MessageUnit_C{\n\tuint32_t\tmessage_unit_status;\t\t\t \n\tuint32_t\tslave_error_attribute;\t\t\t \n\tuint32_t\tslave_error_address;\t\t\t \n\tuint32_t\tposted_outbound_doorbell;\t\t \n\tuint32_t\tmaster_error_attribute;\t\t\t \n\tuint32_t\tmaster_error_address_low;\t\t \n\tuint32_t\tmaster_error_address_high;\t\t \n\tuint32_t\thcb_size;\t\t\t\t \n\tuint32_t\tinbound_doorbell;\t\t\t \n\tuint32_t\tdiagnostic_rw_data;\t\t\t \n\tuint32_t\tdiagnostic_rw_address_low;\t\t \n\tuint32_t\tdiagnostic_rw_address_high;\t\t \n\tuint32_t\thost_int_status;\t\t\t \n\tuint32_t\thost_int_mask;\t\t\t\t \n\tuint32_t\tdcr_data;\t\t\t\t \n\tuint32_t\tdcr_address;\t\t\t\t \n\tuint32_t\tinbound_queueport;\t\t\t \n\tuint32_t\toutbound_queueport;\t\t\t \n\tuint32_t\thcb_pci_address_low;\t\t\t \n\tuint32_t\thcb_pci_address_high;\t\t\t \n\tuint32_t\tiop_int_status;\t\t\t\t \n\tuint32_t\tiop_int_mask;\t\t\t\t \n\tuint32_t\tiop_inbound_queue_port;\t\t\t \n\tuint32_t\tiop_outbound_queue_port;\t\t \n\tuint32_t\tinbound_free_list_index;\t\t \n\tuint32_t\tinbound_post_list_index;\t\t \n\tuint32_t\toutbound_free_list_index;\t\t \n\tuint32_t\toutbound_post_list_index;\t\t \n\tuint32_t\tinbound_doorbell_clear;\t\t\t \n\tuint32_t\ti2o_message_unit_control;\t\t \n\tuint32_t\tlast_used_message_source_address_low;\t \n\tuint32_t\tlast_used_message_source_address_high;\t \n\tuint32_t\tpull_mode_data_byte_count[4];\t\t \n\tuint32_t\tmessage_dest_address_index;\t\t \n\tuint32_t\tdone_queue_not_empty_int_counter_timer;\t \n\tuint32_t\tutility_A_int_counter_timer;\t\t \n\tuint32_t\toutbound_doorbell;\t\t\t \n\tuint32_t\toutbound_doorbell_clear;\t\t \n\tuint32_t\tmessage_source_address_index;\t\t \n\tuint32_t\tmessage_done_queue_index;\t\t \n\tuint32_t\treserved0;\t\t\t\t \n\tuint32_t\tinbound_msgaddr0;\t\t\t \n\tuint32_t\tinbound_msgaddr1;\t\t\t \n\tuint32_t\toutbound_msgaddr0;\t\t\t \n\tuint32_t\toutbound_msgaddr1;\t\t\t \n\tuint32_t\tinbound_queueport_low;\t\t\t \n\tuint32_t\tinbound_queueport_high;\t\t\t \n\tuint32_t\toutbound_queueport_low;\t\t\t \n\tuint32_t\toutbound_queueport_high;\t\t \n\tuint32_t\tiop_inbound_queue_port_low;\t\t \n\tuint32_t\tiop_inbound_queue_port_high;\t\t \n\tuint32_t\tiop_outbound_queue_port_low;\t\t \n\tuint32_t\tiop_outbound_queue_port_high;\t\t \n\tuint32_t\tmessage_dest_queue_port_low;\t\t \n\tuint32_t\tmessage_dest_queue_port_high;\t\t \n\tuint32_t\tlast_used_message_dest_address_low;\t \n\tuint32_t\tlast_used_message_dest_address_high;\t \n\tuint32_t\tmessage_done_queue_base_address_low;\t \n\tuint32_t\tmessage_done_queue_base_address_high;\t \n\tuint32_t\thost_diagnostic;\t\t\t \n\tuint32_t\twrite_sequence;\t\t\t\t \n\tuint32_t\treserved1[34];\t\t\t\t \n\tuint32_t\treserved2[1950];\t\t\t \n\tuint32_t\tmessage_wbuffer[32];\t\t\t \n\tuint32_t\treserved3[32];\t\t\t\t \n\tuint32_t\tmessage_rbuffer[32];\t\t\t \n\tuint32_t\treserved4[32];\t\t\t\t \n\tuint32_t\tmsgcode_rwbuffer[256];\t\t\t \n};\n \nstruct InBound_SRB {\n\tuint32_t addressLow;  \n\tuint32_t addressHigh;\n\tuint32_t length;  \n\tuint32_t reserved0;\n};\n\nstruct OutBound_SRB {\n\tuint32_t addressLow;  \n\tuint32_t addressHigh;\n};\n\nstruct MessageUnit_D {\n\tstruct InBound_SRB\tpost_qbuffer[ARCMSR_MAX_ARC1214_POSTQUEUE];\n\tvolatile struct OutBound_SRB\n\t\t\t\tdone_qbuffer[ARCMSR_MAX_ARC1214_DONEQUEUE];\n\tu16 postq_index;\n\tvolatile u16 doneq_index;\n\tu32 __iomem *chip_id;\t\t\t \n\tu32 __iomem *cpu_mem_config;\t\t \n\tu32 __iomem *i2o_host_interrupt_mask;\t \n\tu32 __iomem *sample_at_reset;\t\t \n\tu32 __iomem *reset_request;\t\t \n\tu32 __iomem *host_int_status;\t\t \n\tu32 __iomem *pcief0_int_enable;\t\t \n\tu32 __iomem *inbound_msgaddr0;\t\t \n\tu32 __iomem *inbound_msgaddr1;\t\t \n\tu32 __iomem *outbound_msgaddr0;\t\t \n\tu32 __iomem *outbound_msgaddr1;\t\t \n\tu32 __iomem *inbound_doorbell;\t\t \n\tu32 __iomem *outbound_doorbell;\t\t \n\tu32 __iomem *outbound_doorbell_enable;\t \n\tu32 __iomem *inboundlist_base_low;\t \n\tu32 __iomem *inboundlist_base_high;\t \n\tu32 __iomem *inboundlist_write_pointer;\t \n\tu32 __iomem *outboundlist_base_low;\t \n\tu32 __iomem *outboundlist_base_high;\t \n\tu32 __iomem *outboundlist_copy_pointer;\t \n\tu32 __iomem *outboundlist_read_pointer;\t \n\tu32 __iomem *outboundlist_interrupt_cause;\t \n\tu32 __iomem *outboundlist_interrupt_enable;\t \n\tu32 __iomem *message_wbuffer;\t\t \n\tu32 __iomem *message_rbuffer;\t\t \n\tu32 __iomem *msgcode_rwbuffer;\t\t \n};\n \nstruct MessageUnit_E{\n\tuint32_t\tiobound_doorbell;\t\t\t \n\tuint32_t\twrite_sequence_3xxx;\t\t\t \n\tuint32_t\thost_diagnostic_3xxx;\t\t\t \n\tuint32_t\tposted_outbound_doorbell;\t\t \n\tuint32_t\tmaster_error_attribute;\t\t\t \n\tuint32_t\tmaster_error_address_low;\t\t \n\tuint32_t\tmaster_error_address_high;\t\t \n\tuint32_t\thcb_size;\t\t\t\t \n\tuint32_t\tinbound_doorbell;\t\t\t \n\tuint32_t\tdiagnostic_rw_data;\t\t\t \n\tuint32_t\tdiagnostic_rw_address_low;\t\t \n\tuint32_t\tdiagnostic_rw_address_high;\t\t \n\tuint32_t\thost_int_status;\t\t\t \n\tuint32_t\thost_int_mask;\t\t\t\t \n\tuint32_t\tdcr_data;\t\t\t\t \n\tuint32_t\tdcr_address;\t\t\t\t \n\tuint32_t\tinbound_queueport;\t\t\t \n\tuint32_t\toutbound_queueport;\t\t\t \n\tuint32_t\thcb_pci_address_low;\t\t\t \n\tuint32_t\thcb_pci_address_high;\t\t\t \n\tuint32_t\tiop_int_status;\t\t\t\t \n\tuint32_t\tiop_int_mask;\t\t\t\t \n\tuint32_t\tiop_inbound_queue_port;\t\t\t \n\tuint32_t\tiop_outbound_queue_port;\t\t \n\tuint32_t\tinbound_free_list_index;\t\t \n\tuint32_t\tinbound_post_list_index;\t\t \n\tuint32_t\treply_post_producer_index;\t\t \n\tuint32_t\treply_post_consumer_index;\t\t \n\tuint32_t\tinbound_doorbell_clear;\t\t\t \n\tuint32_t\ti2o_message_unit_control;\t\t \n\tuint32_t\tlast_used_message_source_address_low;\t \n\tuint32_t\tlast_used_message_source_address_high;\t \n\tuint32_t\tpull_mode_data_byte_count[4];\t\t \n\tuint32_t\tmessage_dest_address_index;\t\t \n\tuint32_t\tdone_queue_not_empty_int_counter_timer;\t \n\tuint32_t\tutility_A_int_counter_timer;\t\t \n\tuint32_t\toutbound_doorbell;\t\t\t \n\tuint32_t\toutbound_doorbell_clear;\t\t \n\tuint32_t\tmessage_source_address_index;\t\t \n\tuint32_t\tmessage_done_queue_index;\t\t \n\tuint32_t\treserved0;\t\t\t\t \n\tuint32_t\tinbound_msgaddr0;\t\t\t \n\tuint32_t\tinbound_msgaddr1;\t\t\t \n\tuint32_t\toutbound_msgaddr0;\t\t\t \n\tuint32_t\toutbound_msgaddr1;\t\t\t \n\tuint32_t\tinbound_queueport_low;\t\t\t \n\tuint32_t\tinbound_queueport_high;\t\t\t \n\tuint32_t\toutbound_queueport_low;\t\t\t \n\tuint32_t\toutbound_queueport_high;\t\t \n\tuint32_t\tiop_inbound_queue_port_low;\t\t \n\tuint32_t\tiop_inbound_queue_port_high;\t\t \n\tuint32_t\tiop_outbound_queue_port_low;\t\t \n\tuint32_t\tiop_outbound_queue_port_high;\t\t \n\tuint32_t\tmessage_dest_queue_port_low;\t\t \n\tuint32_t\tmessage_dest_queue_port_high;\t\t \n\tuint32_t\tlast_used_message_dest_address_low;\t \n\tuint32_t\tlast_used_message_dest_address_high;\t \n\tuint32_t\tmessage_done_queue_base_address_low;\t \n\tuint32_t\tmessage_done_queue_base_address_high;\t \n\tuint32_t\thost_diagnostic;\t\t\t \n\tuint32_t\twrite_sequence;\t\t\t\t \n\tuint32_t\treserved1[34];\t\t\t\t \n\tuint32_t\treserved2[1950];\t\t\t \n\tuint32_t\tmessage_wbuffer[32];\t\t\t \n\tuint32_t\treserved3[32];\t\t\t\t \n\tuint32_t\tmessage_rbuffer[32];\t\t\t \n\tuint32_t\treserved4[32];\t\t\t\t \n\tuint32_t\tmsgcode_rwbuffer[256];\t\t\t \n};\n\n \nstruct MessageUnit_F {\n\tuint32_t\tiobound_doorbell;\t\t\t \n\tuint32_t\twrite_sequence_3xxx;\t\t\t \n\tuint32_t\thost_diagnostic_3xxx;\t\t\t \n\tuint32_t\tposted_outbound_doorbell;\t\t \n\tuint32_t\tmaster_error_attribute;\t\t\t \n\tuint32_t\tmaster_error_address_low;\t\t \n\tuint32_t\tmaster_error_address_high;\t\t \n\tuint32_t\thcb_size;\t\t\t\t \n\tuint32_t\tinbound_doorbell;\t\t\t \n\tuint32_t\tdiagnostic_rw_data;\t\t\t \n\tuint32_t\tdiagnostic_rw_address_low;\t\t \n\tuint32_t\tdiagnostic_rw_address_high;\t\t \n\tuint32_t\thost_int_status;\t\t\t \n\tuint32_t\thost_int_mask;\t\t\t\t \n\tuint32_t\tdcr_data;\t\t\t\t \n\tuint32_t\tdcr_address;\t\t\t\t \n\tuint32_t\tinbound_queueport;\t\t\t \n\tuint32_t\toutbound_queueport;\t\t\t \n\tuint32_t\thcb_pci_address_low;\t\t\t \n\tuint32_t\thcb_pci_address_high;\t\t\t \n\tuint32_t\tiop_int_status;\t\t\t\t \n\tuint32_t\tiop_int_mask;\t\t\t\t \n\tuint32_t\tiop_inbound_queue_port;\t\t\t \n\tuint32_t\tiop_outbound_queue_port;\t\t \n\tuint32_t\tinbound_free_list_index;\t\t \n\tuint32_t\tinbound_post_list_index;\t\t \n\tuint32_t\treply_post_producer_index;\t\t \n\tuint32_t\treply_post_consumer_index;\t\t \n\tuint32_t\tinbound_doorbell_clear;\t\t\t \n\tuint32_t\ti2o_message_unit_control;\t\t \n\tuint32_t\tlast_used_message_source_address_low;\t \n\tuint32_t\tlast_used_message_source_address_high;\t \n\tuint32_t\tpull_mode_data_byte_count[4];\t\t \n\tuint32_t\tmessage_dest_address_index;\t\t \n\tuint32_t\tdone_queue_not_empty_int_counter_timer;\t \n\tuint32_t\tutility_A_int_counter_timer;\t\t \n\tuint32_t\toutbound_doorbell;\t\t\t \n\tuint32_t\toutbound_doorbell_clear;\t\t \n\tuint32_t\tmessage_source_address_index;\t\t \n\tuint32_t\tmessage_done_queue_index;\t\t \n\tuint32_t\treserved0;\t\t\t\t \n\tuint32_t\tinbound_msgaddr0;\t\t\t \n\tuint32_t\tinbound_msgaddr1;\t\t\t \n\tuint32_t\toutbound_msgaddr0;\t\t\t \n\tuint32_t\toutbound_msgaddr1;\t\t\t \n\tuint32_t\tinbound_queueport_low;\t\t\t \n\tuint32_t\tinbound_queueport_high;\t\t\t \n\tuint32_t\toutbound_queueport_low;\t\t\t \n\tuint32_t\toutbound_queueport_high;\t\t \n\tuint32_t\tiop_inbound_queue_port_low;\t\t \n\tuint32_t\tiop_inbound_queue_port_high;\t\t \n\tuint32_t\tiop_outbound_queue_port_low;\t\t \n\tuint32_t\tiop_outbound_queue_port_high;\t\t \n\tuint32_t\tmessage_dest_queue_port_low;\t\t \n\tuint32_t\tmessage_dest_queue_port_high;\t\t \n\tuint32_t\tlast_used_message_dest_address_low;\t \n\tuint32_t\tlast_used_message_dest_address_high;\t \n\tuint32_t\tmessage_done_queue_base_address_low;\t \n\tuint32_t\tmessage_done_queue_base_address_high;\t \n\tuint32_t\thost_diagnostic;\t\t\t \n\tuint32_t\twrite_sequence;\t\t\t\t \n\tuint32_t\treserved1[46];\t\t\t\t \n\tuint32_t\treply_post_producer_index1;\t\t \n\tuint32_t\treply_post_consumer_index1;\t\t \n};\n\n#define\tMESG_RW_BUFFER_SIZE\t(256 * 3)\n\ntypedef struct deliver_completeQ {\n\tuint16_t\tcmdFlag;\n\tuint16_t\tcmdSMID;\n\tuint16_t\tcmdLMID;        \n\tuint16_t\tcmdFlag2;       \n} DeliverQ, CompletionQ, *pDeliver_Q, *pCompletion_Q;\n \nstruct AdapterControlBlock\n{\n\tuint32_t\t\tadapter_type;\t\t \n#define ACB_ADAPTER_TYPE_A\t\t0x00000000\t \n#define ACB_ADAPTER_TYPE_B\t\t0x00000001\t \n#define ACB_ADAPTER_TYPE_C\t\t0x00000002\t \n#define ACB_ADAPTER_TYPE_D\t\t0x00000003\t \n#define ACB_ADAPTER_TYPE_E\t\t0x00000004\t \n#define ACB_ADAPTER_TYPE_F\t\t0x00000005\t \n\tu32\t\t\tioqueue_size;\n\tstruct pci_dev *\tpdev;\n\tstruct Scsi_Host *\thost;\n\tunsigned long\t\tvir2phy_offset;\n\t \n\tuint32_t\t\toutbound_int_enable;\n\tuint32_t\t\tcdb_phyaddr_hi32;\n\tuint32_t\t\treg_mu_acc_handle0;\n\tuint64_t\t\tcdb_phyadd_hipart;\n\tspinlock_t\t\teh_lock;\n\tspinlock_t\t\tccblist_lock;\n\tspinlock_t\t\tpostq_lock;\n\tspinlock_t\t\tdoneq_lock;\n\tspinlock_t\t\trqbuffer_lock;\n\tspinlock_t\t\twqbuffer_lock;\n\tunion {\n\t\tstruct MessageUnit_A __iomem *pmuA;\n\t\tstruct MessageUnit_B \t*pmuB;\n\t\tstruct MessageUnit_C __iomem *pmuC;\n\t\tstruct MessageUnit_D \t*pmuD;\n\t\tstruct MessageUnit_E __iomem *pmuE;\n\t\tstruct MessageUnit_F __iomem *pmuF;\n\t};\n\t \n\tvoid __iomem\t\t*mem_base0;\n\tvoid __iomem\t\t*mem_base1;\n\t\n\tuint32_t\t\t*message_wbuffer;\n\t\n\tuint32_t\t\t*message_rbuffer;\n\tuint32_t\t\t*msgcode_rwbuffer;\t\n\tuint32_t\t\tacb_flags;\n\tu16\t\t\tdev_id;\n\tuint8_t\t\t\tadapter_index;\n#define ACB_F_SCSISTOPADAPTER         \t0x0001\n#define ACB_F_MSG_STOP_BGRB     \t0x0002\n \n#define ACB_F_MSG_START_BGRB          \t0x0004\n \n#define ACB_F_IOPDATA_OVERFLOW        \t0x0008\n \n#define ACB_F_MESSAGE_WQBUFFER_CLEARED\t0x0010\n \n#define ACB_F_MESSAGE_RQBUFFER_CLEARED  0x0020\n \n#define ACB_F_MESSAGE_WQBUFFER_READED   0x0040\n#define ACB_F_BUS_RESET               \t0x0080\n\n#define ACB_F_IOP_INITED              \t0x0100\n \n#define ACB_F_ABORT\t\t\t0x0200\n#define ACB_F_FIRMWARE_TRAP           \t0x0400\n#define ACB_F_ADAPTER_REMOVED\t\t0x0800\n#define ACB_F_MSG_GET_CONFIG\t\t0x1000\n\tstruct CommandControlBlock *\tpccb_pool[ARCMSR_MAX_FREECCB_NUM];\n\t \n\tstruct list_head\tccb_free_list;\n\t \n\n\tatomic_t\t\tccboutstandingcount;\n\t \n\n\tvoid *\t\t\tdma_coherent;\n\t \n\tdma_addr_t\t\tdma_coherent_handle;\n\t \n\tdma_addr_t\t\tdma_coherent_handle2;\n\tvoid\t\t\t*dma_coherent2;\n\tunsigned int\t\tuncache_size;\n\tuint8_t\t\t\trqbuffer[ARCMSR_MAX_QBUFFER];\n\t \n\tint32_t\t\t\trqbuf_getIndex;\n\t \n\tint32_t\t\t\trqbuf_putIndex;\n\t \n\tuint8_t\t\t\twqbuffer[ARCMSR_MAX_QBUFFER];\n\t \n\tint32_t\t\t\twqbuf_getIndex;\n\t \n\tint32_t\t\t\twqbuf_putIndex;\n\t \n\tuint8_t\t\t\tdevstate[ARCMSR_MAX_TARGETID][ARCMSR_MAX_TARGETLUN];\n\t \n#define ARECA_RAID_GONE\t\t\t0x55\n#define ARECA_RAID_GOOD\t\t\t0xaa\n\tuint32_t\t\tnum_resets;\n\tuint32_t\t\tnum_aborts;\n\tuint32_t\t\tsignature;\n\tuint32_t\t\tfirm_request_len;\n\tuint32_t\t\tfirm_numbers_queue;\n\tuint32_t\t\tfirm_sdram_size;\n\tuint32_t\t\tfirm_hd_channels;\n\tuint32_t\t\tfirm_cfg_version;\n\tchar\t\t\tfirm_model[12];\n\tchar\t\t\tfirm_version[20];\n\tchar\t\t\tdevice_map[20];\t\t\t \n\tstruct work_struct \tarcmsr_do_message_isr_bh;\n\tstruct timer_list\teternal_timer;\n\tunsigned short\t\tfw_flag;\n#define\tFW_NORMAL\t\t\t0x0000\n#define\tFW_BOG\t\t\t\t0x0001\n#define\tFW_DEADLOCK\t\t\t0x0010\n\tuint32_t\t\tmaxOutstanding;\n\tint\t\t\tvector_count;\n\tuint32_t\t\tmaxFreeCCB;\n\tstruct timer_list\trefresh_timer;\n\tuint32_t\t\tdoneq_index;\n\tuint32_t\t\tccbsize;\n\tuint32_t\t\tin_doorbell;\n\tuint32_t\t\tout_doorbell;\n\tuint32_t\t\tcompletionQ_entry;\n\tpCompletion_Q\t\tpCompletionQ;\n\tuint32_t\t\tcompleteQ_size;\n}; \n \nstruct CommandControlBlock{\n\t \n\tstruct list_head\t\tlist;\t\t \n\tstruct scsi_cmnd\t\t*pcmd;\t\t \n\tstruct AdapterControlBlock\t*acb;\t\t \n\tunsigned long\t\t\tcdb_phyaddr;\t \n\tuint32_t\t\t\tarc_cdb_size;\t \n\tuint16_t\t\t\tccb_flags;\t \n#define\tCCB_FLAG_READ\t\t0x0000\n#define\tCCB_FLAG_WRITE\t\t0x0001\n#define\tCCB_FLAG_ERROR\t\t0x0002\n#define\tCCB_FLAG_FLUSHCACHE\t0x0004\n#define\tCCB_FLAG_MASTER_ABORTED\t0x0008\n\tuint16_t                        startdone;\t \n#define\tARCMSR_CCB_DONE\t\t0x0000\n#define\tARCMSR_CCB_START\t0x55AA\n#define\tARCMSR_CCB_ABORTED\t0xAA55\n#define\tARCMSR_CCB_ILLEGAL\t0xFFFF\n\tuint32_t\t\t\tsmid;\n#if BITS_PER_LONG == 64\n\t \n\t\tuint32_t\t\treserved[3];\t \n#else\n\t \n\t\tuint32_t\t\treserved[8];\t \n#endif\n\t \n\tstruct ARCMSR_CDB\t\tarcmsr_cdb;\n};\n \nstruct SENSE_DATA\n{\n\tuint8_t\t\t\t\tErrorCode:7;\n#define SCSI_SENSE_CURRENT_ERRORS\t0x70\n#define SCSI_SENSE_DEFERRED_ERRORS\t0x71\n\tuint8_t\t\t\t\tValid:1;\n\tuint8_t\t\t\t\tSegmentNumber;\n\tuint8_t\t\t\t\tSenseKey:4;\n\tuint8_t\t\t\t\tReserved:1;\n\tuint8_t\t\t\t\tIncorrectLength:1;\n\tuint8_t\t\t\t\tEndOfMedia:1;\n\tuint8_t\t\t\t\tFileMark:1;\n\tuint8_t\t\t\t\tInformation[4];\n\tuint8_t\t\t\t\tAdditionalSenseLength;\n\tuint8_t\t\t\t\tCommandSpecificInformation[4];\n\tuint8_t\t\t\t\tAdditionalSenseCode;\n\tuint8_t\t\t\t\tAdditionalSenseCodeQualifier;\n\tuint8_t\t\t\t\tFieldReplaceableUnitCode;\n\tuint8_t\t\t\t\tSenseKeySpecific[3];\n};\n \n#define\tARCMSR_MU_OUTBOUND_INTERRUPT_STATUS_REG\t0x30\n#define\tARCMSR_MU_OUTBOUND_PCI_INT\t\t0x10\n#define\tARCMSR_MU_OUTBOUND_POSTQUEUE_INT\t0x08\n#define\tARCMSR_MU_OUTBOUND_DOORBELL_INT\t\t0x04\n#define\tARCMSR_MU_OUTBOUND_MESSAGE1_INT\t\t0x02\n#define\tARCMSR_MU_OUTBOUND_MESSAGE0_INT\t\t0x01\n#define\tARCMSR_MU_OUTBOUND_HANDLE_INT                     \\\n                    (ARCMSR_MU_OUTBOUND_MESSAGE0_INT      \\\n                     |ARCMSR_MU_OUTBOUND_MESSAGE1_INT     \\\n                     |ARCMSR_MU_OUTBOUND_DOORBELL_INT     \\\n                     |ARCMSR_MU_OUTBOUND_POSTQUEUE_INT    \\\n                     |ARCMSR_MU_OUTBOUND_PCI_INT)\n \n#define\tARCMSR_MU_OUTBOUND_INTERRUPT_MASK_REG\t\t0x34\n#define\tARCMSR_MU_OUTBOUND_PCI_INTMASKENABLE\t\t0x10\n#define\tARCMSR_MU_OUTBOUND_POSTQUEUE_INTMASKENABLE\t0x08\n#define\tARCMSR_MU_OUTBOUND_DOORBELL_INTMASKENABLE\t0x04\n#define\tARCMSR_MU_OUTBOUND_MESSAGE1_INTMASKENABLE\t0x02\n#define\tARCMSR_MU_OUTBOUND_MESSAGE0_INTMASKENABLE\t0x01\n#define\tARCMSR_MU_OUTBOUND_ALL_INTMASKENABLE\t\t0x1F\n\nextern void arcmsr_write_ioctldata2iop(struct AdapterControlBlock *);\nextern uint32_t arcmsr_Read_iop_rqbuffer_data(struct AdapterControlBlock *,\n\tstruct QBUFFER __iomem *);\nextern void arcmsr_clear_iop2drv_rqueue_buffer(struct AdapterControlBlock *);\nextern struct QBUFFER __iomem *arcmsr_get_iop_rqbuffer(struct AdapterControlBlock *);\nextern const struct attribute_group *arcmsr_host_groups[];\nextern int arcmsr_alloc_sysfs_attr(struct AdapterControlBlock *);\nvoid arcmsr_free_sysfs_attr(struct AdapterControlBlock *acb);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}