Analysis & Synthesis report for DiplomskiRad
Tue Sep 19 03:08:38 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Sep 19 03:08:38 2023        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; DiplomskiRad                                 ;
; Top-level Entity Name       ; MUL2TEST                                     ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 37                                           ;
; Total pins                  ; 18                                           ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EPM7128SLC84-6 ;               ;
; Top-level entity name                                        ; MUL2TEST       ; DiplomskiRad  ;
; Family name                                                  ; MAX7000S       ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Auto           ; Auto          ;
; Ignore SOFT Buffers                                          ; Off            ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Optimization Technique                                       ; Speed          ; Speed         ;
; Allow XOR Gate Usage                                         ; On             ; On            ;
; Auto Logic Cell Insertion                                    ; On             ; On            ;
; Parallel Expander Chain Length                               ; 4              ; 4             ;
; Auto Parallel Expanders                                      ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100            ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; ADD1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD1.bdf               ;
; ADD4.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD4.bdf               ;
; ADD8.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD8.bdf               ;
; REG1_LD_CL.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf         ;
; REG2_LD_ST.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG2_LD_ST.bdf         ;
; REG4_LD_ST.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG4_LD_ST.bdf         ;
; REG8_LD_ST.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG8_LD_ST.bdf         ;
; RisingEdgeDetector.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/RisingEdgeDetector.bdf ;
; MUL2.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2.bdf               ;
; MUL2TEST.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf           ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+----------------------+-------------------------------------------------------------------+
; Resource             ; Usage                                                             ;
+----------------------+-------------------------------------------------------------------+
; Logic cells          ; 37                                                                ;
; Total registers      ; 19                                                                ;
; I/O pins             ; 18                                                                ;
; Shareable expanders  ; 12                                                                ;
; Parallel expanders   ; 6                                                                 ;
; Maximum fan-out node ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst ;
; Maximum fan-out      ; 32                                                                ;
; Total fan-out        ; 308                                                               ;
; Average fan-out      ; 4.60                                                              ;
+----------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                            ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+
; |MUL2TEST                         ; 37         ; 18   ; |MUL2TEST                                                                               ; work         ;
;    |MUL2:inst|                    ; 37         ; 0    ; |MUL2TEST|MUL2:inst                                                                     ; work         ;
;       |ADD8:inst3|                ; 6          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3                                                          ; work         ;
;          |ADD4:inst1|             ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst1                                               ; work         ;
;             |ADD1:inst|           ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst                                     ; work         ;
;          |ADD4:inst|              ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst                                                ; work         ;
;             |ADD1:inst4|          ; 1          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4                                     ; work         ;
;             |ADD1:inst5|          ; 2          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5                                     ; work         ;
;       |ADD8:inst4|                ; 12         ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4                                                          ; work         ;
;          |ADD4:inst1|             ; 12         ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1                                               ; work         ;
;             |ADD1:inst1|          ; 6          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1                                    ; work         ;
;             |ADD1:inst4|          ; 4          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4                                    ; work         ;
;             |ADD1:inst|           ; 2          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst                                     ; work         ;
;       |REG4_LD_ST:inst39|         ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39                                                   ; work         ;
;          |REG2_LD_ST:inst1|       ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1                                  ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5                 ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst                  ; work         ;
;          |REG2_LD_ST:inst|        ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst                                   ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5                  ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst                   ; work         ;
;       |REG4_LD_ST:inst44|         ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44                                                   ; work         ;
;          |REG2_LD_ST:inst1|       ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1                                  ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5                 ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst                  ; work         ;
;          |REG2_LD_ST:inst|        ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst                                   ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5                  ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst                   ; work         ;
;       |REG8_LD_ST:inst5|          ; 8          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5                                                    ; work         ;
;          |REG4_LD_ST:inst1|       ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1                                   ; work         ;
;             |REG2_LD_ST:inst1|    ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1                  ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5 ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst  ; work         ;
;             |REG2_LD_ST:inst|     ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst                   ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5  ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst   ; work         ;
;          |REG4_LD_ST:inst|        ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst                                    ; work         ;
;             |REG2_LD_ST:inst1|    ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1                   ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5  ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst   ; work         ;
;             |REG2_LD_ST:inst|     ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst                    ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5   ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst    ; work         ;
;       |RisingEdgeDetector:inst40| ; 2          ; 0    ; |MUL2TEST|MUL2:inst|RisingEdgeDetector:inst40                                           ; work         ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 19 03:08:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DiplomskiRad -c DiplomskiRad
Info: Found 1 design units, including 1 entities, in source file REG1.bdf
    Info: Found entity 1: REG1
Info: Found 1 design units, including 1 entities, in source file REG2.bdf
    Info: Found entity 1: REG2
Info: Found 1 design units, including 1 entities, in source file REG4.bdf
    Info: Found entity 1: REG4
Info: Found 1 design units, including 1 entities, in source file REG8.bdf
    Info: Found entity 1: REG8
Info: Found 1 design units, including 1 entities, in source file MP2_1.bdf
    Info: Found entity 1: MP2_1
Info: Found 1 design units, including 1 entities, in source file MP2_2.bdf
    Info: Found entity 1: MP2_2
Info: Found 1 design units, including 1 entities, in source file MP2_4.bdf
    Info: Found entity 1: MP2_4
Info: Found 1 design units, including 1 entities, in source file MP2_8.bdf
    Info: Found entity 1: MP2_8
Info: Found 1 design units, including 1 entities, in source file ADD1.bdf
    Info: Found entity 1: ADD1
Info: Found 1 design units, including 1 entities, in source file ADD4.bdf
    Info: Found entity 1: ADD4
Info: Found 1 design units, including 1 entities, in source file ADD8.bdf
    Info: Found entity 1: ADD8
Info: Found 1 design units, including 1 entities, in source file REG1_LD_CL.bdf
    Info: Found entity 1: REG1_LD_CL
Info: Found 1 design units, including 1 entities, in source file REG2_LD_ST.bdf
    Info: Found entity 1: REG2_LD_ST
Info: Found 1 design units, including 1 entities, in source file REG4_LD_ST.bdf
    Info: Found entity 1: REG4_LD_ST
Info: Found 1 design units, including 1 entities, in source file REG8_LD_ST.bdf
    Info: Found entity 1: REG8_LD_ST
Info: Found 1 design units, including 1 entities, in source file MUL1.bdf
    Info: Found entity 1: MUL1
Info: Found 1 design units, including 1 entities, in source file RisingEdgeDetector.bdf
    Info: Found entity 1: RisingEdgeDetector
Info: Found 1 design units, including 1 entities, in source file MUL2.bdf
    Info: Found entity 1: MUL2
Info: Found 1 design units, including 1 entities, in source file MUL1TEST.bdf
    Info: Found entity 1: MUL1TEST
Info: Found 1 design units, including 1 entities, in source file MUL2TEST.bdf
    Info: Found entity 1: MUL2TEST
Info: Elaborating entity "MUL2TEST" for the top level hierarchy
Info: Elaborating entity "MUL2" for hierarchy "MUL2:inst"
Info: Elaborating entity "REG8_LD_ST" for hierarchy "MUL2:inst|REG8_LD_ST:inst5"
Info: Elaborating entity "REG4_LD_ST" for hierarchy "MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1"
Info: Elaborating entity "REG2_LD_ST" for hierarchy "MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1"
Info: Elaborating entity "REG1_LD_CL" for hierarchy "MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5"
Info: Elaborating entity "RisingEdgeDetector" for hierarchy "MUL2:inst|RisingEdgeDetector:inst40"
Info: Elaborating entity "ADD8" for hierarchy "MUL2:inst|ADD8:inst4"
Info: Elaborating entity "ADD4" for hierarchy "MUL2:inst|ADD8:inst4|ADD4:inst1"
Info: Elaborating entity "ADD1" for hierarchy "MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst5"
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "CLK" to global clock signal
Info: Implemented 67 device resources after synthesis - the final resource count might be different
    Info: Implemented 10 input pins
    Info: Implemented 8 output pins
    Info: Implemented 37 macrocells
    Info: Implemented 12 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Tue Sep 19 03:08:38 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


