/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [25:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  reg [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_16z ? celloutsig_0_13z : celloutsig_0_25z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_3z[4] ? celloutsig_0_2z : celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z | celloutsig_0_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_9z | celloutsig_0_13z);
  assign celloutsig_0_26z = ~(celloutsig_0_18z | celloutsig_0_2z);
  assign celloutsig_0_46z = ~((celloutsig_0_2z | celloutsig_0_27z) & celloutsig_0_6z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[2] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_1_8z = in_data[179] ^ celloutsig_1_1z[0];
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_1z[2];
  assign celloutsig_0_15z = celloutsig_0_13z ^ celloutsig_0_10z[10];
  assign celloutsig_0_17z = celloutsig_0_10z[1] ^ celloutsig_0_11z;
  assign celloutsig_0_2z = in_data[87] ^ in_data[44];
  assign celloutsig_0_45z = { celloutsig_0_30z[8], celloutsig_0_2z, celloutsig_0_19z } + { celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_21z[12:9], celloutsig_0_3z } + { celloutsig_0_29z[9:4], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_10z = { celloutsig_0_1z[5:1], celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, in_data[23:15], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_13z = { in_data[89:70], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } == { celloutsig_0_1z[5:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_10z[3:2], celloutsig_0_11z, celloutsig_0_20z } == { celloutsig_0_3z[6:4], celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_26z } == celloutsig_0_21z[19:15];
  assign celloutsig_0_16z = celloutsig_0_10z[11:6] === { in_data[90:87], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z } <= { celloutsig_0_3z[7:3], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[76:72], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z } <= { in_data[63:54], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_12z = in_data[38:35] <= celloutsig_0_10z[10:7];
  assign celloutsig_0_14z = { in_data[30:27], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z } <= { in_data[32:30], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[130:111], celloutsig_1_0z } && { in_data[166:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[36:31] : { in_data[90:86], 1'h0 };
  assign celloutsig_0_21z = celloutsig_0_6z ? { celloutsig_0_10z[8:0], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z } : { in_data[29:6], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_17z ? { celloutsig_0_7z, 1'h1, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } : { celloutsig_0_3z[7], celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_3z = ~ in_data[47:40];
  assign celloutsig_0_0z = in_data[24] & in_data[9];
  assign celloutsig_1_0z = ^ in_data[167:154];
  assign celloutsig_1_5z = ^ in_data[126:111];
  assign celloutsig_0_7z = ^ { celloutsig_0_3z[7:6], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[103], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[136:134];
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z } ~^ { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_19z = { celloutsig_1_9z[9:7], celloutsig_1_9z[8], celloutsig_1_9z[5:3], celloutsig_1_9z[5:4] } ^ { celloutsig_1_6z[2:1], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~((celloutsig_0_1z[4] & celloutsig_0_1z[5]) | celloutsig_0_1z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[119:118], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_25z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_19z[0], celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_16z };
  assign { celloutsig_1_9z[8], celloutsig_1_9z[5:3], celloutsig_1_9z[7], celloutsig_1_9z[9] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[187] };
  assign { celloutsig_1_9z[6], celloutsig_1_9z[2:0] } = { celloutsig_1_9z[8], celloutsig_1_9z[5:3] };
  assign { out_data[128], out_data[104:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
