library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Halfadder1 is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           sum : out  STD_LOGIC;
           carry : out  STD_LOGIC);
end Halfadder1;

architecture Behavioral of Halfadder1 is

begin

sum<=(a xor b);
carry<=(a and b);

end Behavioral;

