{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743592878770 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743592878771 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743592878772 ""}
{ "Info" "" "" "2025.04.02.08:21:35 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.04.02.08:21:35 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1743592895971 ""}
{ "Info" "" "" "2025.04.02.08:21:35 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.04.02.08:21:35 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1743592895984 ""}
{ "Info" "soc_system_generation.rpt" "" "2025.04.02.08:21:53 Info: Saving generation log to /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Saving generation log to /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" 0 0 "Shell" 0 -1 1743592913528 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1743592913529 ""}
{ "Info" "simulation" --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.04.02.08:21:53 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" {  } {  } 0 0 "2025.04.02.08:21:53 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" 0 0 "Shell" 0 -1 1743592913536 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:21:53 Info: Loading pratica_04" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Loading pratica_04" 0 0 "Shell" 0 -1 1743592913579 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Reading input file" 0 0 "Shell" 0 -1 1743592913602 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592913607 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592913608 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592913609 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592913610 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592913612 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592913613 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592913614 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592913615 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592913616 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592913616 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592913617 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592913618 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592913619 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592913622 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592913628 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592913629 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592913630 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592913631 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592913632 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592913633 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592913634 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592913635 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592913636 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592913637 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Building connections" 0 0 "Shell" 0 -1 1743592913638 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592913643 ""}
{ "Info" "" "" "2025.04.02.08:21:53 Info: Validating" {  } {  } 0 0 "2025.04.02.08:21:53 Info: Validating" 0 0 "Shell" 0 -1 1743592913646 ""}
{ "Info" "" "" "2025.04.02.08:21:59 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:21:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592919691 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592921053 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592921054 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1743592921054 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592921054 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.02.08:22:01 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.02.08:22:01 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1743592921055 ""}
{ "Warning" "" "" "2025.04.02.08:22:01 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.02.08:22:01 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1743592921055 ""}
{ "Warning" "" "" "2025.04.02.08:22:01 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.02.08:22:01 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1743592921055 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1743592921062 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1743592921062 ""}
{ "Info" "" "" "2025.04.02.08:22:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:22:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592921063 ""}
{ "Info" "" "" "2025.04.02.08:22:02 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2025.04.02.08:22:02 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1743592922329 ""}
{ "Info" "" "" "2025.04.02.08:22:05 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2025.04.02.08:22:05 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1743592925119 ""}
{ "Info" "" "" "2025.04.02.08:22:06 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.02.08:22:06 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1743592926433 ""}
{ "Info" "" "" "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1743592926656 ""}
{ "Info" "" "" "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1743592926656 ""}
{ "Info" "" "" "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1743592926656 ""}
{ "Info" "" "" "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2025.04.02.08:22:06 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1743592926656 ""}
{ "Warning" "" "" "2025.04.02.08:22:06 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:22:06 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592926855 ""}
{ "Warning" "" "" "2025.04.02.08:22:06 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:22:06 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592926855 ""}
{ "Warning" "" "" "2025.04.02.08:22:06 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:22:06 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592926856 ""}
{ "Warning" "" "" "2025.04.02.08:22:06 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:22:06 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592926856 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1743592929295 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592929307 ""}
{ "Info" "  ]" "" "2025.04.02.08:22:09 Info: button_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1743592929307 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592929454 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592929454 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592929454 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592929455 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592929455 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592929455 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592929455 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592929455 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592929456 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1743592929458 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592929461 ""}
{ "Info" "  ]" "" "2025.04.02.08:22:09 Info: dipsw_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1743592929461 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592929589 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592929590 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592929590 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592929590 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592929590 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592929590 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592929591 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592929591 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592929591 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1743592929592 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1743592929661 ""}
{ "Info" "" "" "2025.04.02.08:22:09 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.02.08:22:09 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1743592929663 ""}
{ "Info" "" "" "2025.04.02.08:22:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.02.08:22:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1743592930083 ""}
{ "Info" "" "" "2025.04.02.08:22:10 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:22:10 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592930377 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.02.08:22:10 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.04.02.08:22:10 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1743592930379 ""}
{ "Warning" "" "" "2025.04.02.08:22:10 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.02.08:22:10 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1743592930380 ""}
{ "Warning" "" "" "2025.04.02.08:22:10 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.02.08:22:10 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1743592930384 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1743592931113 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592931117 ""}
{ "Info" "  ]" "" "2025.04.02.08:22:11 Info: jtag_uart:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1743592931117 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592931243 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592931243 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592931243 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592931244 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592931244 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592931244 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592931244 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592931244 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592931245 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1743592931246 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592931249 ""}
{ "Info" "  ]" "" "2025.04.02.08:22:11 Info: led_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_3218625466688511641.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1743592931250 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592931336 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592931336 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592931336 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592931336 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592931336 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592931337 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592931337 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592931337 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592931337 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1743592931338 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1743592931341 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1743592931343 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592931466 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.02.08:22:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1743592931553 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592931955 ""}
{ "Info" "" "" "2025.04.02.08:22:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592931982 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592932011 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592932043 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592932078 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592932125 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1743592932465 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1743592932619 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592932745 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1743592932849 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1743592932853 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1743592932856 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1743592932858 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743592932862 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1743592932869 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1743592932875 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1743592932877 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1743592932879 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1743592932880 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1743592932882 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1743592932888 ""}
{ "Info" "" "" "2025.04.02.08:22:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1743592932891 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1743592956795 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956800 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956811 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956838 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1743592956954 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1743592956956 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956956 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1743592956959 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956960 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1743592956962 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956962 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956963 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592956973 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592956983 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1743592956989 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956989 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956990 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956991 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956992 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956992 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956993 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956993 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956993 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956994 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:36 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592956994 ""}
{ "Info" "" "" "2025.04.02.08:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592956998 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592957011 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957011 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592957015 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592957026 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957027 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592957056 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1743592957058 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957058 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1743592957060 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957060 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592957070 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592957079 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1743592957083 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957084 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957084 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592957088 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592957100 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957101 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592957105 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592957124 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957125 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1743592957128 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957128 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957129 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957129 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592957138 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592957148 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592957152 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592957163 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957164 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592957168 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592957180 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957181 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1743592957184 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957185 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957186 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592957194 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592957205 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592957209 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592957219 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957220 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592957230 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957231 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592957261 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1743592957374 ""}
{ "Info" "verbosity_pkg.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957374 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957375 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957375 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957375 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957376 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957376 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592957376 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592957385 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:22:37 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592957390 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" {  } {  } 0 0 "2025.04.02.08:22:37 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" 0 0 "Shell" 0 -1 1743592957391 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:22:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592957463 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1743592957463 ""}
{ "Info" "" "" "2025.04.02.08:22:37 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.04.02.08:22:37 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1743592957464 ""}
{ "Info" "" --use-relative-paths=true" "" "2025.04.02.08:22:37 Info: sim-script-gen --spd=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/soc_system.spd\" --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:37 Info: sim-script-gen --spd=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/soc_system.spd\" --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592957464 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.02.08:22:37 Info: Doing: ip-make-simscript --spd=/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/soc_system.spd --output-directory=/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:37 Info: Doing: ip-make-simscript --spd=/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/soc_system.spd --output-directory=/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592957469 ""}
{ "Info" " directory:" "" "2025.04.02.08:22:38 Info: Generating the following file(s) for MODELSIM simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Generating the following file(s) for MODELSIM simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958610 ""}
{ "Info" "msim_setup.tcl" "" "2025.04.02.08:22:38 Info:     mentor" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     mentor" 0 0 "Shell" 0 -1 1743592958611 ""}
{ "Info" " directory:" "" "2025.04.02.08:22:38 Info: Generating the following file(s) for VCS simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Generating the following file(s) for VCS simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958625 ""}
{ "Info" "vcs_setup.sh" "" "2025.04.02.08:22:38 Info:     synopsys/vcs" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1743592958626 ""}
{ "Info" " directory:" "" "2025.04.02.08:22:38 Info: Generating the following file(s) for VCSMX simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Generating the following file(s) for VCSMX simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958652 ""}
{ "Info" "synopsys_sim.setup" "" "2025.04.02.08:22:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743592958653 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.04.02.08:22:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743592958654 ""}
{ "Info" " directory:" "" "2025.04.02.08:22:38 Info: Generating the following file(s) for NCSIM simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Generating the following file(s) for NCSIM simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958693 ""}
{ "Info" "cds.lib" "" "2025.04.02.08:22:38 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1743592958695 ""}
{ "Info" "hdl.var" "" "2025.04.02.08:22:38 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1743592958706 ""}
{ "Info" "ncsim_setup.sh" "" "2025.04.02.08:22:38 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1743592958707 ""}
{ "Info" " directory" "" "2025.04.02.08:22:38 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1743592958708 ""}
{ "Info" " directory:" "" "2025.04.02.08:22:38 Info: Generating the following file(s) for RIVIERA simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Generating the following file(s) for RIVIERA simulator in /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958718 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.04.02.08:22:38 Info:     aldec" {  } {  } 0 0 "2025.04.02.08:22:38 Info:     aldec" 0 0 "Shell" 0 -1 1743592958720 ""}
{ "Info" "." "" "2025.04.02.08:22:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:22:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592958720 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.04.02.08:22:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1743592958720 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.04.02.08:22:38 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1743592958720 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1743592958720 ""}
{ "Info" "soc_system" --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.04.02.08:22:38 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --block-symbol-file --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04" {  } {  } 0 0 "2025.04.02.08:22:38 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --block-symbol-file --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04" 0 0 "Shell" 0 -1 1743592958721 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:22:38 Info: Loading pratica_04" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Loading pratica_04" 0 0 "Shell" 0 -1 1743592958724 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Reading input file" 0 0 "Shell" 0 -1 1743592958739 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592958741 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592958741 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592958742 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592958742 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592958743 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592958743 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592958744 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592958744 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592958745 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592958746 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592958746 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592958747 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592958747 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592958750 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592958755 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592958756 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592958756 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592958756 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592958757 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592958757 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592958758 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592958758 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592958759 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592958759 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Building connections" 0 0 "Shell" 0 -1 1743592958760 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592958761 ""}
{ "Info" "" "" "2025.04.02.08:22:38 Info: Validating" {  } {  } 0 0 "2025.04.02.08:22:38 Info: Validating" 0 0 "Shell" 0 -1 1743592958763 ""}
{ "Info" "" "" "2025.04.02.08:22:43 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:22:43 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592963941 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592965122 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592965122 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1743592965122 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.02.08:22:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2025.04.02.08:22:45 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2025.04.02.08:22:45 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1743592965122 ""}
{ "Warning" "" "" "2025.04.02.08:22:45 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2025.04.02.08:22:45 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.02.08:22:45 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2025.04.02.08:22:45 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1743592965122 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1743592965128 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:22:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:22:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:22:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592965128 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:22:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592965513 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1743592965513 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info:" {  } {  } 0 0 "2025.04.02.08:22:45 Info:" 0 0 "Shell" 0 -1 1743592965513 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743592965513 ""}
{ "Info" "synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6" "" "2025.04.02.08:22:45 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --synthesis=VERILOG --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" {  } {  } 0 0 "2025.04.02.08:22:45 Info: qsys-generate \"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system.qsys\" --synthesis=VERILOG --output-directory=\"/home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system" 0 0 "Shell" 0 -1 1743592965514 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:22:45 Info: Loading pratica_04" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Loading pratica_04" 0 0 "Shell" 0 -1 1743592965517 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Reading input file" 0 0 "Shell" 0 -1 1743592965545 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592965546 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592965546 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592965547 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592965547 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592965547 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592965547 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592965548 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592965549 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592965560 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592965563 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592965564 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592965564 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592965564 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592965564 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Building connections" 0 0 "Shell" 0 -1 1743592965564 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592965565 ""}
{ "Info" "" "" "2025.04.02.08:22:45 Info: Validating" {  } {  } 0 0 "2025.04.02.08:22:45 Info: Validating" 0 0 "Shell" 0 -1 1743592965566 ""}
{ "Info" "" "" "2025.04.02.08:22:49 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:22:49 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592969600 ""}
{ "Info" "" "" "2025.04.02.08:22:50 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:50 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592970774 ""}
{ "Info" "" "" "2025.04.02.08:22:50 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:22:50 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592970774 ""}
{ "Info" "" "" "2025.04.02.08:22:50 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.02.08:22:50 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1743592970774 ""}
{ "Info" "" "" "2025.04.02.08:22:50 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:22:50 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592970774 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.02.08:22:50 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.02.08:22:50 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1743592970775 ""}
{ "Warning" "" "" "2025.04.02.08:22:50 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.02.08:22:50 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1743592970775 ""}
{ "Warning" "" "" "2025.04.02.08:22:50 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.02.08:22:50 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1743592970775 ""}
{ "Info" "" "" "2025.04.02.08:22:50 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2025.04.02.08:22:50 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:22:50 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:22:50 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2025.04.02.08:22:50 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:22:50 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592970781 ""}
{ "Info" "" "" "2025.04.02.08:22:52 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.04.02.08:22:52 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1743592972370 ""}
{ "Info" "" "" "2025.04.02.08:22:53 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2025.04.02.08:22:53 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1743592973981 ""}
{ "Info" "" "" "2025.04.02.08:22:54 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.02.08:22:54 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1743592974701 ""}
{ "Info" "" "" "2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:22:54 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1743592974866 ""}
{ "Warning" "" "" "2025.04.02.08:22:55 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:22:55 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592975022 ""}
{ "Warning" "" "" "2025.04.02.08:22:55 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:22:55 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592975022 ""}
{ "Warning" "" "" "2025.04.02.08:22:55 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:22:55 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592975023 ""}
{ "Warning" "" "" "2025.04.02.08:22:55 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:22:55 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592975023 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1743592977246 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592977250 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:22:57 Info: button_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_3218625466688511641.dir/0059_button_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0059_button_pio_gen/" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_3218625466688511641.dir/0059_button_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1743592977250 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592977351 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592977351 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592977352 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1743592977353 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592977356 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:22:57 Info: dipsw_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_3218625466688511641.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_3218625466688511641.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1743592977356 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592977470 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592977471 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592977471 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592977471 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1743592977472 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1743592977532 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.02.08:22:57 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1743592977532 ""}
{ "Info" "" "" "2025.04.02.08:22:57 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.02.08:22:57 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1743592977948 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:22:58 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592978248 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.02.08:22:58 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.04.02.08:22:58 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1743592978250 ""}
{ "Warning" "" "" "2025.04.02.08:22:58 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.02.08:22:58 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1743592978250 ""}
{ "Warning" "" "" "2025.04.02.08:22:58 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.02.08:22:58 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1743592978251 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1743592978640 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592978646 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:22:58 Info: jtag_uart:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_3218625466688511641.dir/0061_jtag_uart_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_3218625466688511641.dir/0061_jtag_uart_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1743592978646 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592978761 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592978761 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592978762 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592978763 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1743592978764 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592978768 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:22:58 Info: led_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_3218625466688511641.dir/0062_led_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0062_led_pio_gen/" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:   Generation command is \[exec /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_3218625466688511641.dir/0062_led_pio_gen/ --quartus_dir=/home/matheus-oliveira/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_3218625466688511641.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1743592978768 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592978851 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1743592978852 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1743592978852 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.02.08:22:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1743592978854 ""}
{ "Info" "" "" "2025.04.02.08:22:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592978928 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.02.08:22:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1743592979006 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979379 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979403 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979426 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979450 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979474 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:22:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592979499 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.02.08:22:59 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1743592979764 ""}
{ "Info" "" "" "2025.04.02.08:22:59 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2025.04.02.08:22:59 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1743592979895 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:23:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592980008 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1743592980076 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1743592980078 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1743592980080 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1743592980082 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743592980083 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1743592980087 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1743592980091 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1743592980092 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1743592980093 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1743592980094 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1743592980095 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1743592980097 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1743592980100 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1743592980175 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1743592980257 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1743592980258 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1743592980260 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1743592980261 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592980268 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592980276 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1743592980279 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980280 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980280 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980280 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592980283 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592980291 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592980294 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592980302 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980302 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592980324 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1743592980325 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1743592980326 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592980333 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592980341 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1743592980344 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980345 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980345 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592980348 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592980370 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980370 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592980374 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592980388 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980389 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1743592980390 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980391 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980392 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980392 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592980402 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592980412 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592980415 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592980423 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980424 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592980427 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592980436 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980436 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1743592980438 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980438 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980438 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592980448 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592980458 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592980461 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592980470 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980470 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592980479 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:23:00 Info: Reusing file /home/matheus-oliveira/Documentos/grupo de pesquisa/mestrado/disciplinas/FPGA/praticas/pratica_04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592980479 ""}
{ "Info" "" "" "2025.04.02.08:23:00 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:23:00 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592980504 ""}
{ "Info" "" "" "2025.04.02.08:23:15 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.02.08:23:15 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1743592995645 ""}
{ "Info" "" "" "2025.04.02.08:23:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:23:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592995657 ""}
{ "Info" "" "" "2025.04.02.08:23:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:23:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592995660 ""}
{ "Info" "" "" "2025.04.02.08:23:15 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2025.04.02.08:23:15 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1743592995660 ""}
{ "Info" "" "" "2025.04.02.08:23:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:23:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592996312 ""}
{ "Info" "" "" "2025.04.02.08:23:16 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.02.08:23:16 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743592996312 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743593004921 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743593004922 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743593005794 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743593005795 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/matheus-oliveira/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/matheus-oliveira/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1743593012497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 22 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743593012497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 08:23:32 2025 " "Processing ended: Wed Apr  2 08:23:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743593012497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743593012497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:28 " "Total CPU time (on all processors): 00:06:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743593012497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1743593012497 ""}
