{
  "module_name": "smu_v11_8_pmfw.h",
  "hash_id": "e01cd758b8bbf122d624f39e625908b6f85b93318b4d4edbf897ec0fae84db27",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu_v11_8_pmfw.h",
  "human_readable_source": " \n\n#ifndef __SMU_V11_8_0_PMFW_H__\n#define __SMU_V11_8_0_PMFW_H__\n\n#pragma pack(push, 1)\n\n#define ENABLE_DEBUG_FEATURES\n\n\n#define FEATURE_CCLK_CONTROLLER_BIT       0\n#define FEATURE_GFXCLK_EFFT_FREQ_BIT      1\n#define FEATURE_DATA_CALCULATION_BIT      2\n#define FEATURE_THERMAL_BIT               3\n#define FEATURE_PLL_POWER_DOWN_BIT        4\n#define FEATURE_FCLK_DPM_BIT              5\n#define FEATURE_GFX_DPM_BIT               6\n#define FEATURE_DS_GFXCLK_BIT             7\n#define FEATURE_DS_SOCCLK_BIT             8\n#define FEATURE_DS_LCLK_BIT               9\n#define FEATURE_CORE_CSTATES_BIT          10\n#define FEATURE_G6_SSC_BIT                11 \n#define FEATURE_RM_BIT                    12\n#define FEATURE_SOC_DPM_BIT               13\n#define FEATURE_DS_SMNCLK_BIT             14\n#define FEATURE_DS_MP1CLK_BIT             15\n#define FEATURE_DS_MP0CLK_BIT             16\n#define FEATURE_MGCG_BIT                  17\n#define FEATURE_DS_FUSE_SRAM_BIT          18\n#define FEATURE_GFX_CKS_BIT               19\n#define FEATURE_FP_THROTTLING_BIT         20\n#define FEATURE_PROCHOT_BIT               21\n#define FEATURE_CPUOFF_BIT                22\n#define FEATURE_UMC_THROTTLE_BIT          23\n#define FEATURE_DF_THROTTLE_BIT           24\n#define FEATURE_DS_MP3CLK_BIT             25\n#define FEATURE_DS_SHUBCLK_BIT            26\n#define FEATURE_TDC_BIT                   27 \n#define FEATURE_UMC_CAL_SHARING_BIT       28\n#define FEATURE_DFLL_BTC_CALIBRATION_BIT  29\n#define FEATURE_EDC_BIT                   30\n#define FEATURE_DLDO_BIT                  31\n#define FEATURE_MEAS_DRAM_BLACKOUT_BIT    32\n#define FEATURE_CC1_BIT                   33\n#define FEATURE_PPT_BIT                   34\n#define FEATURE_STAPM_BIT                 35\n#define FEATURE_CSTATE_BOOST_BIT          36\n#define FEATURE_SPARE_37_BIT              37\n#define FEATURE_SPARE_38_BIT              38\n#define FEATURE_SPARE_39_BIT              39\n#define FEATURE_SPARE_40_BIT              40\n#define FEATURE_SPARE_41_BIT              41\n#define FEATURE_SPARE_42_BIT              42\n#define FEATURE_SPARE_43_BIT              43\n#define FEATURE_SPARE_44_BIT              44\n#define FEATURE_SPARE_45_BIT              45\n#define FEATURE_SPARE_46_BIT              46\n#define FEATURE_SPARE_47_BIT              47\n#define FEATURE_SPARE_48_BIT              48\n#define FEATURE_SPARE_49_BIT              49\n#define FEATURE_SPARE_50_BIT              50\n#define FEATURE_SPARE_51_BIT              51\n#define FEATURE_SPARE_52_BIT              52\n#define FEATURE_SPARE_53_BIT              53\n#define FEATURE_SPARE_54_BIT              54\n#define FEATURE_SPARE_55_BIT              55\n#define FEATURE_SPARE_56_BIT              56\n#define FEATURE_SPARE_57_BIT              57\n#define FEATURE_SPARE_58_BIT              58\n#define FEATURE_SPARE_59_BIT              59\n#define FEATURE_SPARE_60_BIT              60\n#define FEATURE_SPARE_61_BIT              61\n#define FEATURE_SPARE_62_BIT              62\n#define FEATURE_SPARE_63_BIT              63\n\n#define NUM_FEATURES                      64\n\n#define FEATURE_CCLK_CONTROLLER_MASK  (1 << FEATURE_CCLK_CONTROLLER_BIT)\n#define FEATURE_DATA_CALCULATION_MASK (1 << FEATURE_DATA_CALCULATION_BIT)\n#define FEATURE_THERMAL_MASK          (1 << FEATURE_THERMAL_BIT)\n#define FEATURE_PLL_POWER_DOWN_MASK   (1 << FEATURE_PLL_POWER_DOWN_BIT)\n#define FEATURE_FCLK_DPM_MASK         (1 << FEATURE_FCLK_DPM_BIT)\n#define FEATURE_GFX_DPM_MASK          (1 << FEATURE_GFX_DPM_BIT)\n#define FEATURE_DS_GFXCLK_MASK        (1 << FEATURE_DS_GFXCLK_BIT)\n#define FEATURE_DS_SOCCLK_MASK        (1 << FEATURE_DS_SOCCLK_BIT)\n#define FEATURE_DS_LCLK_MASK          (1 << FEATURE_DS_LCLK_BIT)\n#define FEATURE_RM_MASK               (1 << FEATURE_RM_BIT)\n#define FEATURE_DS_SMNCLK_MASK        (1 << FEATURE_DS_SMNCLK_BIT)\n#define FEATURE_DS_MP1CLK_MASK        (1 << FEATURE_DS_MP1CLK_BIT)\n#define FEATURE_DS_MP0CLK_MASK        (1 << FEATURE_DS_MP0CLK_BIT)\n#define FEATURE_MGCG_MASK             (1 << FEATURE_MGCG_BIT)\n#define FEATURE_DS_FUSE_SRAM_MASK     (1 << FEATURE_DS_FUSE_SRAM_BIT)\n#define FEATURE_PROCHOT_MASK          (1 << FEATURE_PROCHOT_BIT)\n#define FEATURE_CPUOFF_MASK           (1 << FEATURE_CPUOFF_BIT)\n#define FEATURE_GFX_CKS_MASK          (1 << FEATURE_GFX_CKS_BIT)\n#define FEATURE_UMC_THROTTLE_MASK     (1 << FEATURE_UMC_THROTTLE_BIT)\n#define FEATURE_DF_THROTTLE_MASK      (1 << FEATURE_DF_THROTTLE_BIT)\n#define FEATURE_SOC_DPM_MASK          (1 << FEATURE_SOC_DPM_BIT)\n\ntypedef struct {\n\t\n\tuint32_t SPARE1            : 4;\n\tuint32_t SPARE2            : 4;\n\tuint32_t SPARE3            : 4;\n\tuint32_t CurrLevel_LCLK    : 4;\n\tuint32_t CurrLevel_MP0CLK  : 4;\n\tuint32_t CurrLevel_FCLK    : 4;\n\tuint32_t CurrLevel_SOCCLK  : 4;\n\tuint32_t CurrLevel_DCEFCLK : 4;\n\t\n\tuint32_t SPARE4            : 4;\n\tuint32_t SPARE5            : 4;\n\tuint32_t SPARE6            : 4;\n\tuint32_t TargLevel_LCLK    : 4;\n\tuint32_t TargLevel_MP0CLK  : 4;\n\tuint32_t TargLevel_FCLK    : 4;\n\tuint32_t TargLevel_SOCCLK  : 4;\n\tuint32_t TargLevel_DCEFCLK : 4;\n\t\n\tuint32_t CurrLevel_SHUBCLK  : 4;\n\tuint32_t TargLevel_SHUBCLK  : 4;\n\tuint32_t Reserved          : 24;\n\t\n\tuint32_t Reserved2[2];\n\t\n\tuint32_t FeatureStatus[NUM_FEATURES / 32];\n} FwStatus_t;\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}