/*
 * Copyright (c) CERN 2014
 * Author: Federico Vaga <federico.vaga@cern.ch>
 * License: GPL v2
 */

#include "obsbox.h"

const struct zio_field_desc ob_regs[] = {
	/* CSR */
	[ACQ_CTRL_TX_DIS] =      {0x00, 0x00000001, 1},
	[ACQ_CTRL_PRBS_ENA] =    {0x00, 0x00000002, 1},
	[ACQ_CTRL_TST_WR_ENA] =  {0x00, 0x00000004, 1},
	[ACQ_CTRL_CNT_CLR] =     {0x00, 0x00000008, 1},
	[ACQ_CTRL_MKR_TYPE] =    {0x00, 0x00000010, 1},
	[ACQ_CTRL_RST_GTP] =     {0x00, 0x00000100, 1},
	[ACQ_CTRL_RST_RX] =      {0x00, 0x00000200, 1},
	[ACQ_CTRL_RST_TX] =      {0x00, 0x00000400, 1},
	[ACQ_CTRL_RST_CDR] =     {0x00, 0x00000800, 1},
	[ACQ_CTRL_RST_ALG] =     {0x00, 0x00001000, 1},
	[ACQ_CTRL_RST_BUF] =     {0x00, 0x00002000, 1},
	[ACQ_STS_SFP_LOS] =      {0x04, 0x00000001, 1},
	[ACQ_STS_SFP_SFP_PRSNT] = {0x04, 0x00000002, 1},
	[ACQ_STS_SFP_FMC_PRSNT] = {0x04, 0x00000004, 1},
	[ACQ_STS_SFP_RX_STAT] =  {0x04, 0x00000700, 1},
	[ACQ_STS_SFP_RX_LOS] =   {0x04, 0x00001800, 1},
	[ACQ_STS_SFP_RX_CLK_CORR] = {0x04, 0x0000E000, 1},
	[ACQ_STS_SFP_ALIGNED] =  {0x04, 0x00010000, 1},
	[ACQ_PAGE_SIZE] =        {0x18, 0xFFFFFFFF, 0},
	[ACQ_PAGE_ADDR] =        {0x1C, 0xFFFFFFFF, 0},
	[ACQ_MARK_ADDR] =        {0x20, 0xFFFFFFFF, 0},
	/* ACQ IRQ */
	[IRQ_ACQ_DISABLE_MASK] = {0x00, 0x00000003, 0},
	[IRQ_ACQ_ENABLE_MASK] =  {0x04, 0x00000003, 0},
	[IRQ_ACQ_MASK_STATUS] =  {0x08, 0x00000003, 0},
	[IRQ_ACQ_SRC] =	         {0x0C, 0x00000003, 0},
	/* DMA IRQ */
	[IRQ_DMA_DISABLE_MASK] = {0x00, 0x00000003, 0},
	[IRQ_DMA_ENABLE_MASK] =  {0x04, 0x00000003, 0},
	[IRQ_DMA_MASK_STATUS] =  {0x08, 0x00000003, 0},
	[IRQ_DMA_SRC] =	         {0x0C, 0x00000003, 0},
	/* DMA */
	[DMA_CTL_SWP] =		 {0x00, 0x0000000C, 1},
	[DMA_CTL_ABORT] =	 {0x00, 0x00000002, 1},
	[DMA_CTL_START] =	 {0x00, 0x00000001, 1},
	[DMA_STA] =		 {0x04, 0x00000007, 0},
	[DMA_ADDR] =		 {0x08, 0xFFFFFFFF, 0},
	[DMA_ADDR_L] =		 {0x0C, 0xFFFFFFFF, 0},
	[DMA_ADDR_H] =		 {0x10, 0xFFFFFFFF, 0},
	[DMA_LEN] =		 {0x14, 0xFFFFFFFF, 0},
	[DMA_NEXT_L] =		 {0x18, 0xFFFFFFFF, 0},
	[DMA_NEXT_H] =		 {0x1C, 0xFFFFFFFF, 0},
	[DMA_BR_DIR] =		 {0x20, 0x00000002, 1},
	[DMA_BR_LAST] =		 {0x20, 0x00000001, 1},
};
