{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651524247690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651524247696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 16:44:07 2022 " "Processing started: Mon May 02 16:44:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651524247696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524247696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524247697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651524251053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651524251053 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps.qsys " "Elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651524262559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:27 Progress: Loading NeuralNetworks/hps.qsys " "2022.05.02.16:44:27 Progress: Loading NeuralNetworks/hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524267690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Reading input file " "2022.05.02.16:44:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Adding Prop \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:28 Progress: Adding Prop \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Parameterizing module Prop " "2022.05.02.16:44:28 Progress: Parameterizing module Prop" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Adding addr_Cons \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:28 Progress: Adding addr_Cons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Parameterizing module addr_Cons " "2022.05.02.16:44:28 Progress: Parameterizing module addr_Cons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Adding addr_Storage \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:28 Progress: Adding addr_Storage \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Parameterizing module addr_Storage " "2022.05.02.16:44:28 Progress: Parameterizing module addr_Storage" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:28 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.05.02.16:44:28 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524268855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:29 Progress: Parameterizing module clk_0 " "2022.05.02.16:44:29 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524269887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:29 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.05.02.16:44:29 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524269887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module hps_0 " "2022.05.02.16:44:31 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding in_Cons \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding in_Cons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module in_Cons " "2022.05.02.16:44:31 Progress: Parameterizing module in_Cons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding in_Storage \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding in_Storage \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module in_Storage " "2022.05.02.16:44:31 Progress: Parameterizing module in_Storage" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding n_Layers \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding n_Layers \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module n_Layers " "2022.05.02.16:44:31 Progress: Parameterizing module n_Layers" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding out_Cons \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding out_Cons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module out_Cons " "2022.05.02.16:44:31 Progress: Parameterizing module out_Cons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding out_Storage \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding out_Storage \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module out_Storage " "2022.05.02.16:44:31 Progress: Parameterizing module out_Storage" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding sel_Storage \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding sel_Storage \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module sel_Storage " "2022.05.02.16:44:31 Progress: Parameterizing module sel_Storage" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding wr_Cons \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding wr_Cons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module wr_Cons " "2022.05.02.16:44:31 Progress: Parameterizing module wr_Cons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Adding wr_Storage \[altera_avalon_pio 18.1\] " "2022.05.02.16:44:31 Progress: Adding wr_Storage \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing module wr_Storage " "2022.05.02.16:44:31 Progress: Parameterizing module wr_Storage" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Building connections " "2022.05.02.16:44:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Parameterizing connections " "2022.05.02.16:44:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:31 Progress: Validating " "2022.05.02.16:44:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524271356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.16:44:43 Progress: Done reading input file " "2022.05.02.16:44:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524283990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286733 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286733 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.out_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.out_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.out_Storage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.out_Storage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524286741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Generating hps \"hps\" for QUARTUS_SYNTH " "Hps: Generating hps \"hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524289288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prop: Starting RTL generation for module 'hps_Prop' " "Prop: Starting RTL generation for module 'hps_Prop'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524302888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prop:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_Prop --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0002_Prop_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0002_Prop_gen//hps_Prop_component_configuration.pl  --do_build_sim=0  \] " "Prop:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_Prop --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0002_Prop_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0002_Prop_gen//hps_Prop_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524302888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prop: Done RTL generation for module 'hps_Prop' " "Prop: Done RTL generation for module 'hps_Prop'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prop: \"hps\" instantiated altera_avalon_pio \"Prop\" " "Prop: \"hps\" instantiated altera_avalon_pio \"Prop\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_Cons: Starting RTL generation for module 'hps_addr_Cons' " "Addr_Cons: Starting RTL generation for module 'hps_addr_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_addr_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0003_addr_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0003_addr_Cons_gen//hps_addr_Cons_component_configuration.pl  --do_build_sim=0  \] " "Addr_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_addr_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0003_addr_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0003_addr_Cons_gen//hps_addr_Cons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_Cons: Done RTL generation for module 'hps_addr_Cons' " "Addr_Cons: Done RTL generation for module 'hps_addr_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_Cons: \"hps\" instantiated altera_avalon_pio \"addr_Cons\" " "Addr_Cons: \"hps\" instantiated altera_avalon_pio \"addr_Cons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524303483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524304147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524304617 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524304624 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524304624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_Cons: Starting RTL generation for module 'hps_in_Cons' " "In_Cons: Starting RTL generation for module 'hps_in_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_in_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0004_in_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0004_in_Cons_gen//hps_in_Cons_component_configuration.pl  --do_build_sim=0  \] " "In_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_in_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0004_in_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0004_in_Cons_gen//hps_in_Cons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_Cons: Done RTL generation for module 'hps_in_Cons' " "In_Cons: Done RTL generation for module 'hps_in_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_Cons: \"hps\" instantiated altera_avalon_pio \"in_Cons\" " "In_Cons: \"hps\" instantiated altera_avalon_pio \"in_Cons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_Cons: Starting RTL generation for module 'hps_out_Cons' " "Out_Cons: Starting RTL generation for module 'hps_out_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_out_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0005_out_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0005_out_Cons_gen//hps_out_Cons_component_configuration.pl  --do_build_sim=0  \] " "Out_Cons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_out_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0005_out_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0005_out_Cons_gen//hps_out_Cons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524307829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_Cons: Done RTL generation for module 'hps_out_Cons' " "Out_Cons: Done RTL generation for module 'hps_out_Cons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_Cons: \"hps\" instantiated altera_avalon_pio \"out_Cons\" " "Out_Cons: \"hps\" instantiated altera_avalon_pio \"out_Cons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sel_Storage: Starting RTL generation for module 'hps_sel_Storage' " "Sel_Storage: Starting RTL generation for module 'hps_sel_Storage'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sel_Storage:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sel_Storage --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0006_sel_Storage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0006_sel_Storage_gen//hps_sel_Storage_component_configuration.pl  --do_build_sim=0  \] " "Sel_Storage:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sel_Storage --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0006_sel_Storage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_9065926907106888215.dir/0006_sel_Storage_gen//hps_sel_Storage_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sel_Storage: Done RTL generation for module 'hps_sel_Storage' " "Sel_Storage: Done RTL generation for module 'hps_sel_Storage'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sel_Storage: \"hps\" instantiated altera_avalon_pio \"sel_Storage\" " "Sel_Storage: \"hps\" instantiated altera_avalon_pio \"sel_Storage\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524308391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524316219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524316627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524317074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524317612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524318020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524318495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524319077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524319944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524320470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524321214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524321804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524328082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524328101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524328135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_Layers_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"n_Layers_s1_translator\" " "N_Layers_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"n_Layers_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_Layers_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"n_Layers_s1_agent\" " "N_Layers_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"n_Layers_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_Layers_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"n_Layers_s1_agent_rsp_fifo\" " "N_Layers_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"n_Layers_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "N_Layers_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"n_Layers_s1_burst_adapter\" " "N_Layers_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"n_Layers_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524329999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524330015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651524331187 ""}
