Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1_test_isim_beh.exe -prj D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1_test_beh.prj work.singledigit_dec_adder_lab1_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1.v" into library work
WARNING:HDLCompiler:751 - "D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1.v" Line 31: Redeclaration of ansi port s is not allowed
WARNING:HDLCompiler:751 - "D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1.v" Line 32: Redeclaration of ansi port co is not allowed
Analyzing Verilog file "D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104020 KB
Fuse CPU Usage: 186 ms
Compiling module singledigit_dec_adder_lab1
Compiling module singledigit_dec_adder_lab1_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/singledigit_dec_adder_lab1/singledigit_dec_adder_lab1_test_isim_beh.exe
Fuse Memory Usage: 108612 KB
Fuse CPU Usage: 202 ms
