// Seed: 3140168806
module module_0;
  reg id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  reg id_2;
  always @(posedge 1) begin
    if (id_2)
      if (id_2) begin
        id_1 <= id_2 == 1;
      end else begin
        id_1 <= id_2;
      end
  end
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6
);
  assign id_1 = 1'b0;
  assign id_1 = id_4;
  module_0();
endmodule
