// Seed: 1751068964
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5
);
  logic id_7;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd92,
    parameter id_2 = 32'd52,
    parameter id_5 = 32'd56
) (
    input uwire _id_0,
    input wor _id_1,
    output tri _id_2,
    input supply1 id_3,
    output tri module_1,
    input tri0 _id_5,
    output wand id_6
);
  wire id_8;
  struct packed {
    id_9 id_10;
    struct packed {
      logic [{  id_1  {  -1  }  }  !=  -1 : 1  ==  id_1] id_11;
      logic [(  id_2  ) : id_0  ==  id_0] id_12;
    } [1  ==  id_5 : -1] id_13;
  }
      id_14, id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_3
  );
endmodule
