<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `cranelift/codegen/src/isa/s390x/inst/emit.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>emit.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../../../normalize.css"><link rel="stylesheet" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../../../ayu.css" disabled><link rel="stylesheet" href="../../../../../dark.css" disabled><link rel="stylesheet" href="../../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../../storage.js"></script><script defer src="../../../../../source-script.js"></script><script defer src="../../../../../source-files.js"></script><script defer src="../../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
<span id="2602">2602</span>
<span id="2603">2603</span>
<span id="2604">2604</span>
<span id="2605">2605</span>
<span id="2606">2606</span>
<span id="2607">2607</span>
<span id="2608">2608</span>
<span id="2609">2609</span>
<span id="2610">2610</span>
<span id="2611">2611</span>
<span id="2612">2612</span>
<span id="2613">2613</span>
<span id="2614">2614</span>
<span id="2615">2615</span>
<span id="2616">2616</span>
<span id="2617">2617</span>
<span id="2618">2618</span>
<span id="2619">2619</span>
<span id="2620">2620</span>
<span id="2621">2621</span>
<span id="2622">2622</span>
<span id="2623">2623</span>
<span id="2624">2624</span>
<span id="2625">2625</span>
<span id="2626">2626</span>
<span id="2627">2627</span>
<span id="2628">2628</span>
<span id="2629">2629</span>
<span id="2630">2630</span>
<span id="2631">2631</span>
<span id="2632">2632</span>
<span id="2633">2633</span>
<span id="2634">2634</span>
<span id="2635">2635</span>
<span id="2636">2636</span>
<span id="2637">2637</span>
<span id="2638">2638</span>
<span id="2639">2639</span>
<span id="2640">2640</span>
<span id="2641">2641</span>
<span id="2642">2642</span>
<span id="2643">2643</span>
<span id="2644">2644</span>
<span id="2645">2645</span>
<span id="2646">2646</span>
<span id="2647">2647</span>
<span id="2648">2648</span>
<span id="2649">2649</span>
<span id="2650">2650</span>
<span id="2651">2651</span>
<span id="2652">2652</span>
<span id="2653">2653</span>
<span id="2654">2654</span>
<span id="2655">2655</span>
<span id="2656">2656</span>
<span id="2657">2657</span>
<span id="2658">2658</span>
<span id="2659">2659</span>
<span id="2660">2660</span>
<span id="2661">2661</span>
<span id="2662">2662</span>
<span id="2663">2663</span>
<span id="2664">2664</span>
<span id="2665">2665</span>
<span id="2666">2666</span>
<span id="2667">2667</span>
<span id="2668">2668</span>
<span id="2669">2669</span>
<span id="2670">2670</span>
<span id="2671">2671</span>
<span id="2672">2672</span>
<span id="2673">2673</span>
<span id="2674">2674</span>
<span id="2675">2675</span>
<span id="2676">2676</span>
<span id="2677">2677</span>
<span id="2678">2678</span>
<span id="2679">2679</span>
<span id="2680">2680</span>
<span id="2681">2681</span>
<span id="2682">2682</span>
<span id="2683">2683</span>
<span id="2684">2684</span>
<span id="2685">2685</span>
<span id="2686">2686</span>
<span id="2687">2687</span>
<span id="2688">2688</span>
<span id="2689">2689</span>
<span id="2690">2690</span>
<span id="2691">2691</span>
<span id="2692">2692</span>
<span id="2693">2693</span>
<span id="2694">2694</span>
<span id="2695">2695</span>
<span id="2696">2696</span>
<span id="2697">2697</span>
<span id="2698">2698</span>
<span id="2699">2699</span>
<span id="2700">2700</span>
<span id="2701">2701</span>
<span id="2702">2702</span>
<span id="2703">2703</span>
<span id="2704">2704</span>
<span id="2705">2705</span>
<span id="2706">2706</span>
<span id="2707">2707</span>
<span id="2708">2708</span>
<span id="2709">2709</span>
<span id="2710">2710</span>
<span id="2711">2711</span>
<span id="2712">2712</span>
<span id="2713">2713</span>
<span id="2714">2714</span>
<span id="2715">2715</span>
<span id="2716">2716</span>
<span id="2717">2717</span>
<span id="2718">2718</span>
<span id="2719">2719</span>
<span id="2720">2720</span>
<span id="2721">2721</span>
<span id="2722">2722</span>
<span id="2723">2723</span>
<span id="2724">2724</span>
<span id="2725">2725</span>
<span id="2726">2726</span>
<span id="2727">2727</span>
<span id="2728">2728</span>
<span id="2729">2729</span>
<span id="2730">2730</span>
<span id="2731">2731</span>
<span id="2732">2732</span>
<span id="2733">2733</span>
<span id="2734">2734</span>
<span id="2735">2735</span>
<span id="2736">2736</span>
<span id="2737">2737</span>
<span id="2738">2738</span>
<span id="2739">2739</span>
<span id="2740">2740</span>
<span id="2741">2741</span>
<span id="2742">2742</span>
<span id="2743">2743</span>
<span id="2744">2744</span>
<span id="2745">2745</span>
<span id="2746">2746</span>
<span id="2747">2747</span>
<span id="2748">2748</span>
<span id="2749">2749</span>
<span id="2750">2750</span>
<span id="2751">2751</span>
<span id="2752">2752</span>
<span id="2753">2753</span>
<span id="2754">2754</span>
<span id="2755">2755</span>
<span id="2756">2756</span>
<span id="2757">2757</span>
<span id="2758">2758</span>
<span id="2759">2759</span>
<span id="2760">2760</span>
<span id="2761">2761</span>
<span id="2762">2762</span>
<span id="2763">2763</span>
<span id="2764">2764</span>
<span id="2765">2765</span>
<span id="2766">2766</span>
<span id="2767">2767</span>
<span id="2768">2768</span>
<span id="2769">2769</span>
<span id="2770">2770</span>
<span id="2771">2771</span>
<span id="2772">2772</span>
<span id="2773">2773</span>
<span id="2774">2774</span>
<span id="2775">2775</span>
<span id="2776">2776</span>
<span id="2777">2777</span>
<span id="2778">2778</span>
<span id="2779">2779</span>
<span id="2780">2780</span>
<span id="2781">2781</span>
<span id="2782">2782</span>
<span id="2783">2783</span>
<span id="2784">2784</span>
<span id="2785">2785</span>
<span id="2786">2786</span>
<span id="2787">2787</span>
<span id="2788">2788</span>
<span id="2789">2789</span>
<span id="2790">2790</span>
<span id="2791">2791</span>
<span id="2792">2792</span>
<span id="2793">2793</span>
<span id="2794">2794</span>
<span id="2795">2795</span>
<span id="2796">2796</span>
<span id="2797">2797</span>
<span id="2798">2798</span>
<span id="2799">2799</span>
<span id="2800">2800</span>
<span id="2801">2801</span>
<span id="2802">2802</span>
<span id="2803">2803</span>
<span id="2804">2804</span>
<span id="2805">2805</span>
<span id="2806">2806</span>
<span id="2807">2807</span>
<span id="2808">2808</span>
<span id="2809">2809</span>
<span id="2810">2810</span>
<span id="2811">2811</span>
<span id="2812">2812</span>
<span id="2813">2813</span>
<span id="2814">2814</span>
<span id="2815">2815</span>
<span id="2816">2816</span>
<span id="2817">2817</span>
<span id="2818">2818</span>
<span id="2819">2819</span>
<span id="2820">2820</span>
<span id="2821">2821</span>
<span id="2822">2822</span>
<span id="2823">2823</span>
<span id="2824">2824</span>
<span id="2825">2825</span>
<span id="2826">2826</span>
<span id="2827">2827</span>
<span id="2828">2828</span>
<span id="2829">2829</span>
<span id="2830">2830</span>
<span id="2831">2831</span>
<span id="2832">2832</span>
<span id="2833">2833</span>
<span id="2834">2834</span>
<span id="2835">2835</span>
<span id="2836">2836</span>
<span id="2837">2837</span>
<span id="2838">2838</span>
<span id="2839">2839</span>
<span id="2840">2840</span>
<span id="2841">2841</span>
<span id="2842">2842</span>
<span id="2843">2843</span>
<span id="2844">2844</span>
<span id="2845">2845</span>
<span id="2846">2846</span>
<span id="2847">2847</span>
<span id="2848">2848</span>
<span id="2849">2849</span>
<span id="2850">2850</span>
<span id="2851">2851</span>
<span id="2852">2852</span>
<span id="2853">2853</span>
<span id="2854">2854</span>
<span id="2855">2855</span>
<span id="2856">2856</span>
<span id="2857">2857</span>
<span id="2858">2858</span>
<span id="2859">2859</span>
<span id="2860">2860</span>
<span id="2861">2861</span>
<span id="2862">2862</span>
<span id="2863">2863</span>
<span id="2864">2864</span>
<span id="2865">2865</span>
<span id="2866">2866</span>
<span id="2867">2867</span>
<span id="2868">2868</span>
<span id="2869">2869</span>
<span id="2870">2870</span>
<span id="2871">2871</span>
<span id="2872">2872</span>
<span id="2873">2873</span>
<span id="2874">2874</span>
<span id="2875">2875</span>
<span id="2876">2876</span>
<span id="2877">2877</span>
<span id="2878">2878</span>
<span id="2879">2879</span>
<span id="2880">2880</span>
<span id="2881">2881</span>
<span id="2882">2882</span>
<span id="2883">2883</span>
<span id="2884">2884</span>
<span id="2885">2885</span>
<span id="2886">2886</span>
<span id="2887">2887</span>
<span id="2888">2888</span>
<span id="2889">2889</span>
<span id="2890">2890</span>
<span id="2891">2891</span>
<span id="2892">2892</span>
<span id="2893">2893</span>
<span id="2894">2894</span>
<span id="2895">2895</span>
<span id="2896">2896</span>
<span id="2897">2897</span>
<span id="2898">2898</span>
<span id="2899">2899</span>
<span id="2900">2900</span>
<span id="2901">2901</span>
<span id="2902">2902</span>
<span id="2903">2903</span>
<span id="2904">2904</span>
<span id="2905">2905</span>
<span id="2906">2906</span>
<span id="2907">2907</span>
<span id="2908">2908</span>
<span id="2909">2909</span>
<span id="2910">2910</span>
<span id="2911">2911</span>
<span id="2912">2912</span>
<span id="2913">2913</span>
<span id="2914">2914</span>
<span id="2915">2915</span>
<span id="2916">2916</span>
<span id="2917">2917</span>
<span id="2918">2918</span>
<span id="2919">2919</span>
<span id="2920">2920</span>
<span id="2921">2921</span>
<span id="2922">2922</span>
<span id="2923">2923</span>
<span id="2924">2924</span>
<span id="2925">2925</span>
<span id="2926">2926</span>
<span id="2927">2927</span>
<span id="2928">2928</span>
<span id="2929">2929</span>
<span id="2930">2930</span>
<span id="2931">2931</span>
<span id="2932">2932</span>
<span id="2933">2933</span>
<span id="2934">2934</span>
<span id="2935">2935</span>
<span id="2936">2936</span>
<span id="2937">2937</span>
<span id="2938">2938</span>
<span id="2939">2939</span>
<span id="2940">2940</span>
<span id="2941">2941</span>
<span id="2942">2942</span>
<span id="2943">2943</span>
<span id="2944">2944</span>
<span id="2945">2945</span>
<span id="2946">2946</span>
<span id="2947">2947</span>
<span id="2948">2948</span>
<span id="2949">2949</span>
<span id="2950">2950</span>
<span id="2951">2951</span>
<span id="2952">2952</span>
<span id="2953">2953</span>
<span id="2954">2954</span>
<span id="2955">2955</span>
<span id="2956">2956</span>
<span id="2957">2957</span>
<span id="2958">2958</span>
<span id="2959">2959</span>
<span id="2960">2960</span>
<span id="2961">2961</span>
<span id="2962">2962</span>
<span id="2963">2963</span>
<span id="2964">2964</span>
<span id="2965">2965</span>
<span id="2966">2966</span>
<span id="2967">2967</span>
<span id="2968">2968</span>
<span id="2969">2969</span>
<span id="2970">2970</span>
<span id="2971">2971</span>
<span id="2972">2972</span>
<span id="2973">2973</span>
<span id="2974">2974</span>
<span id="2975">2975</span>
<span id="2976">2976</span>
<span id="2977">2977</span>
<span id="2978">2978</span>
<span id="2979">2979</span>
<span id="2980">2980</span>
<span id="2981">2981</span>
<span id="2982">2982</span>
<span id="2983">2983</span>
<span id="2984">2984</span>
<span id="2985">2985</span>
<span id="2986">2986</span>
<span id="2987">2987</span>
<span id="2988">2988</span>
<span id="2989">2989</span>
<span id="2990">2990</span>
<span id="2991">2991</span>
<span id="2992">2992</span>
<span id="2993">2993</span>
<span id="2994">2994</span>
<span id="2995">2995</span>
<span id="2996">2996</span>
<span id="2997">2997</span>
<span id="2998">2998</span>
<span id="2999">2999</span>
<span id="3000">3000</span>
<span id="3001">3001</span>
<span id="3002">3002</span>
<span id="3003">3003</span>
<span id="3004">3004</span>
<span id="3005">3005</span>
<span id="3006">3006</span>
<span id="3007">3007</span>
<span id="3008">3008</span>
<span id="3009">3009</span>
<span id="3010">3010</span>
<span id="3011">3011</span>
<span id="3012">3012</span>
<span id="3013">3013</span>
<span id="3014">3014</span>
<span id="3015">3015</span>
<span id="3016">3016</span>
<span id="3017">3017</span>
<span id="3018">3018</span>
<span id="3019">3019</span>
<span id="3020">3020</span>
<span id="3021">3021</span>
<span id="3022">3022</span>
<span id="3023">3023</span>
<span id="3024">3024</span>
<span id="3025">3025</span>
<span id="3026">3026</span>
<span id="3027">3027</span>
<span id="3028">3028</span>
<span id="3029">3029</span>
<span id="3030">3030</span>
<span id="3031">3031</span>
<span id="3032">3032</span>
<span id="3033">3033</span>
<span id="3034">3034</span>
<span id="3035">3035</span>
<span id="3036">3036</span>
<span id="3037">3037</span>
<span id="3038">3038</span>
<span id="3039">3039</span>
<span id="3040">3040</span>
<span id="3041">3041</span>
<span id="3042">3042</span>
<span id="3043">3043</span>
<span id="3044">3044</span>
<span id="3045">3045</span>
<span id="3046">3046</span>
<span id="3047">3047</span>
<span id="3048">3048</span>
<span id="3049">3049</span>
<span id="3050">3050</span>
<span id="3051">3051</span>
<span id="3052">3052</span>
<span id="3053">3053</span>
<span id="3054">3054</span>
<span id="3055">3055</span>
<span id="3056">3056</span>
<span id="3057">3057</span>
<span id="3058">3058</span>
<span id="3059">3059</span>
<span id="3060">3060</span>
<span id="3061">3061</span>
<span id="3062">3062</span>
<span id="3063">3063</span>
<span id="3064">3064</span>
<span id="3065">3065</span>
<span id="3066">3066</span>
<span id="3067">3067</span>
<span id="3068">3068</span>
<span id="3069">3069</span>
<span id="3070">3070</span>
<span id="3071">3071</span>
<span id="3072">3072</span>
<span id="3073">3073</span>
<span id="3074">3074</span>
<span id="3075">3075</span>
<span id="3076">3076</span>
<span id="3077">3077</span>
<span id="3078">3078</span>
<span id="3079">3079</span>
<span id="3080">3080</span>
<span id="3081">3081</span>
<span id="3082">3082</span>
<span id="3083">3083</span>
<span id="3084">3084</span>
<span id="3085">3085</span>
<span id="3086">3086</span>
<span id="3087">3087</span>
<span id="3088">3088</span>
<span id="3089">3089</span>
<span id="3090">3090</span>
<span id="3091">3091</span>
<span id="3092">3092</span>
<span id="3093">3093</span>
<span id="3094">3094</span>
<span id="3095">3095</span>
<span id="3096">3096</span>
<span id="3097">3097</span>
<span id="3098">3098</span>
<span id="3099">3099</span>
<span id="3100">3100</span>
<span id="3101">3101</span>
<span id="3102">3102</span>
<span id="3103">3103</span>
<span id="3104">3104</span>
<span id="3105">3105</span>
<span id="3106">3106</span>
<span id="3107">3107</span>
<span id="3108">3108</span>
<span id="3109">3109</span>
<span id="3110">3110</span>
<span id="3111">3111</span>
<span id="3112">3112</span>
<span id="3113">3113</span>
<span id="3114">3114</span>
<span id="3115">3115</span>
<span id="3116">3116</span>
<span id="3117">3117</span>
<span id="3118">3118</span>
<span id="3119">3119</span>
<span id="3120">3120</span>
<span id="3121">3121</span>
<span id="3122">3122</span>
<span id="3123">3123</span>
<span id="3124">3124</span>
<span id="3125">3125</span>
<span id="3126">3126</span>
<span id="3127">3127</span>
<span id="3128">3128</span>
<span id="3129">3129</span>
<span id="3130">3130</span>
<span id="3131">3131</span>
<span id="3132">3132</span>
<span id="3133">3133</span>
<span id="3134">3134</span>
<span id="3135">3135</span>
<span id="3136">3136</span>
<span id="3137">3137</span>
<span id="3138">3138</span>
<span id="3139">3139</span>
<span id="3140">3140</span>
<span id="3141">3141</span>
<span id="3142">3142</span>
<span id="3143">3143</span>
<span id="3144">3144</span>
<span id="3145">3145</span>
<span id="3146">3146</span>
<span id="3147">3147</span>
<span id="3148">3148</span>
<span id="3149">3149</span>
<span id="3150">3150</span>
<span id="3151">3151</span>
<span id="3152">3152</span>
<span id="3153">3153</span>
<span id="3154">3154</span>
<span id="3155">3155</span>
<span id="3156">3156</span>
<span id="3157">3157</span>
<span id="3158">3158</span>
<span id="3159">3159</span>
<span id="3160">3160</span>
<span id="3161">3161</span>
<span id="3162">3162</span>
<span id="3163">3163</span>
<span id="3164">3164</span>
<span id="3165">3165</span>
<span id="3166">3166</span>
<span id="3167">3167</span>
<span id="3168">3168</span>
<span id="3169">3169</span>
<span id="3170">3170</span>
<span id="3171">3171</span>
<span id="3172">3172</span>
<span id="3173">3173</span>
<span id="3174">3174</span>
<span id="3175">3175</span>
<span id="3176">3176</span>
<span id="3177">3177</span>
<span id="3178">3178</span>
<span id="3179">3179</span>
<span id="3180">3180</span>
<span id="3181">3181</span>
<span id="3182">3182</span>
<span id="3183">3183</span>
<span id="3184">3184</span>
<span id="3185">3185</span>
<span id="3186">3186</span>
<span id="3187">3187</span>
<span id="3188">3188</span>
<span id="3189">3189</span>
<span id="3190">3190</span>
<span id="3191">3191</span>
<span id="3192">3192</span>
<span id="3193">3193</span>
<span id="3194">3194</span>
<span id="3195">3195</span>
<span id="3196">3196</span>
<span id="3197">3197</span>
<span id="3198">3198</span>
<span id="3199">3199</span>
<span id="3200">3200</span>
<span id="3201">3201</span>
<span id="3202">3202</span>
<span id="3203">3203</span>
<span id="3204">3204</span>
<span id="3205">3205</span>
<span id="3206">3206</span>
<span id="3207">3207</span>
<span id="3208">3208</span>
<span id="3209">3209</span>
<span id="3210">3210</span>
<span id="3211">3211</span>
<span id="3212">3212</span>
<span id="3213">3213</span>
<span id="3214">3214</span>
<span id="3215">3215</span>
<span id="3216">3216</span>
<span id="3217">3217</span>
<span id="3218">3218</span>
<span id="3219">3219</span>
<span id="3220">3220</span>
<span id="3221">3221</span>
<span id="3222">3222</span>
<span id="3223">3223</span>
<span id="3224">3224</span>
<span id="3225">3225</span>
<span id="3226">3226</span>
<span id="3227">3227</span>
<span id="3228">3228</span>
<span id="3229">3229</span>
<span id="3230">3230</span>
<span id="3231">3231</span>
<span id="3232">3232</span>
<span id="3233">3233</span>
<span id="3234">3234</span>
<span id="3235">3235</span>
<span id="3236">3236</span>
<span id="3237">3237</span>
<span id="3238">3238</span>
<span id="3239">3239</span>
<span id="3240">3240</span>
<span id="3241">3241</span>
<span id="3242">3242</span>
<span id="3243">3243</span>
<span id="3244">3244</span>
<span id="3245">3245</span>
<span id="3246">3246</span>
<span id="3247">3247</span>
<span id="3248">3248</span>
<span id="3249">3249</span>
<span id="3250">3250</span>
<span id="3251">3251</span>
<span id="3252">3252</span>
<span id="3253">3253</span>
<span id="3254">3254</span>
<span id="3255">3255</span>
<span id="3256">3256</span>
<span id="3257">3257</span>
<span id="3258">3258</span>
<span id="3259">3259</span>
<span id="3260">3260</span>
<span id="3261">3261</span>
<span id="3262">3262</span>
<span id="3263">3263</span>
<span id="3264">3264</span>
<span id="3265">3265</span>
<span id="3266">3266</span>
<span id="3267">3267</span>
<span id="3268">3268</span>
<span id="3269">3269</span>
<span id="3270">3270</span>
<span id="3271">3271</span>
<span id="3272">3272</span>
<span id="3273">3273</span>
<span id="3274">3274</span>
<span id="3275">3275</span>
<span id="3276">3276</span>
<span id="3277">3277</span>
<span id="3278">3278</span>
<span id="3279">3279</span>
<span id="3280">3280</span>
<span id="3281">3281</span>
<span id="3282">3282</span>
<span id="3283">3283</span>
<span id="3284">3284</span>
<span id="3285">3285</span>
<span id="3286">3286</span>
<span id="3287">3287</span>
<span id="3288">3288</span>
<span id="3289">3289</span>
<span id="3290">3290</span>
<span id="3291">3291</span>
<span id="3292">3292</span>
<span id="3293">3293</span>
<span id="3294">3294</span>
<span id="3295">3295</span>
<span id="3296">3296</span>
<span id="3297">3297</span>
<span id="3298">3298</span>
<span id="3299">3299</span>
<span id="3300">3300</span>
<span id="3301">3301</span>
<span id="3302">3302</span>
<span id="3303">3303</span>
<span id="3304">3304</span>
<span id="3305">3305</span>
<span id="3306">3306</span>
<span id="3307">3307</span>
<span id="3308">3308</span>
<span id="3309">3309</span>
<span id="3310">3310</span>
<span id="3311">3311</span>
<span id="3312">3312</span>
<span id="3313">3313</span>
<span id="3314">3314</span>
<span id="3315">3315</span>
<span id="3316">3316</span>
<span id="3317">3317</span>
<span id="3318">3318</span>
<span id="3319">3319</span>
<span id="3320">3320</span>
<span id="3321">3321</span>
<span id="3322">3322</span>
<span id="3323">3323</span>
<span id="3324">3324</span>
<span id="3325">3325</span>
<span id="3326">3326</span>
<span id="3327">3327</span>
<span id="3328">3328</span>
<span id="3329">3329</span>
<span id="3330">3330</span>
<span id="3331">3331</span>
<span id="3332">3332</span>
<span id="3333">3333</span>
<span id="3334">3334</span>
<span id="3335">3335</span>
<span id="3336">3336</span>
<span id="3337">3337</span>
<span id="3338">3338</span>
<span id="3339">3339</span>
<span id="3340">3340</span>
<span id="3341">3341</span>
<span id="3342">3342</span>
<span id="3343">3343</span>
<span id="3344">3344</span>
<span id="3345">3345</span>
<span id="3346">3346</span>
<span id="3347">3347</span>
<span id="3348">3348</span>
<span id="3349">3349</span>
<span id="3350">3350</span>
<span id="3351">3351</span>
<span id="3352">3352</span>
<span id="3353">3353</span>
<span id="3354">3354</span>
<span id="3355">3355</span>
<span id="3356">3356</span>
<span id="3357">3357</span>
<span id="3358">3358</span>
<span id="3359">3359</span>
<span id="3360">3360</span>
<span id="3361">3361</span>
<span id="3362">3362</span>
<span id="3363">3363</span>
<span id="3364">3364</span>
<span id="3365">3365</span>
<span id="3366">3366</span>
<span id="3367">3367</span>
<span id="3368">3368</span>
<span id="3369">3369</span>
<span id="3370">3370</span>
<span id="3371">3371</span>
<span id="3372">3372</span>
<span id="3373">3373</span>
<span id="3374">3374</span>
<span id="3375">3375</span>
<span id="3376">3376</span>
<span id="3377">3377</span>
<span id="3378">3378</span>
<span id="3379">3379</span>
<span id="3380">3380</span>
<span id="3381">3381</span>
<span id="3382">3382</span>
<span id="3383">3383</span>
<span id="3384">3384</span>
<span id="3385">3385</span>
<span id="3386">3386</span>
<span id="3387">3387</span>
<span id="3388">3388</span>
<span id="3389">3389</span>
<span id="3390">3390</span>
<span id="3391">3391</span>
<span id="3392">3392</span>
<span id="3393">3393</span>
<span id="3394">3394</span>
<span id="3395">3395</span>
<span id="3396">3396</span>
<span id="3397">3397</span>
<span id="3398">3398</span>
<span id="3399">3399</span>
<span id="3400">3400</span>
<span id="3401">3401</span>
<span id="3402">3402</span>
<span id="3403">3403</span>
<span id="3404">3404</span>
<span id="3405">3405</span>
<span id="3406">3406</span>
<span id="3407">3407</span>
<span id="3408">3408</span>
<span id="3409">3409</span>
<span id="3410">3410</span>
<span id="3411">3411</span>
<span id="3412">3412</span>
<span id="3413">3413</span>
<span id="3414">3414</span>
<span id="3415">3415</span>
<span id="3416">3416</span>
<span id="3417">3417</span>
<span id="3418">3418</span>
<span id="3419">3419</span>
<span id="3420">3420</span>
<span id="3421">3421</span>
<span id="3422">3422</span>
<span id="3423">3423</span>
<span id="3424">3424</span>
<span id="3425">3425</span>
<span id="3426">3426</span>
<span id="3427">3427</span>
<span id="3428">3428</span>
<span id="3429">3429</span>
<span id="3430">3430</span>
<span id="3431">3431</span>
<span id="3432">3432</span>
<span id="3433">3433</span>
<span id="3434">3434</span>
<span id="3435">3435</span>
<span id="3436">3436</span>
<span id="3437">3437</span>
<span id="3438">3438</span>
<span id="3439">3439</span>
<span id="3440">3440</span>
<span id="3441">3441</span>
<span id="3442">3442</span>
<span id="3443">3443</span>
<span id="3444">3444</span>
<span id="3445">3445</span>
<span id="3446">3446</span>
<span id="3447">3447</span>
<span id="3448">3448</span>
<span id="3449">3449</span>
<span id="3450">3450</span>
<span id="3451">3451</span>
<span id="3452">3452</span>
<span id="3453">3453</span>
<span id="3454">3454</span>
<span id="3455">3455</span>
<span id="3456">3456</span>
<span id="3457">3457</span>
<span id="3458">3458</span>
<span id="3459">3459</span>
<span id="3460">3460</span>
<span id="3461">3461</span>
<span id="3462">3462</span>
<span id="3463">3463</span>
<span id="3464">3464</span>
<span id="3465">3465</span>
<span id="3466">3466</span>
<span id="3467">3467</span>
<span id="3468">3468</span>
<span id="3469">3469</span>
<span id="3470">3470</span>
<span id="3471">3471</span>
<span id="3472">3472</span>
<span id="3473">3473</span>
<span id="3474">3474</span>
<span id="3475">3475</span>
<span id="3476">3476</span>
<span id="3477">3477</span>
<span id="3478">3478</span>
<span id="3479">3479</span>
<span id="3480">3480</span>
<span id="3481">3481</span>
<span id="3482">3482</span>
<span id="3483">3483</span>
<span id="3484">3484</span>
<span id="3485">3485</span>
<span id="3486">3486</span>
<span id="3487">3487</span>
<span id="3488">3488</span>
<span id="3489">3489</span>
<span id="3490">3490</span>
<span id="3491">3491</span>
<span id="3492">3492</span>
<span id="3493">3493</span>
<span id="3494">3494</span>
<span id="3495">3495</span>
<span id="3496">3496</span>
<span id="3497">3497</span>
<span id="3498">3498</span>
<span id="3499">3499</span>
<span id="3500">3500</span>
<span id="3501">3501</span>
<span id="3502">3502</span>
<span id="3503">3503</span>
<span id="3504">3504</span>
<span id="3505">3505</span>
<span id="3506">3506</span>
<span id="3507">3507</span>
<span id="3508">3508</span>
<span id="3509">3509</span>
<span id="3510">3510</span>
<span id="3511">3511</span>
<span id="3512">3512</span>
<span id="3513">3513</span>
<span id="3514">3514</span>
<span id="3515">3515</span>
<span id="3516">3516</span>
<span id="3517">3517</span>
<span id="3518">3518</span>
<span id="3519">3519</span>
<span id="3520">3520</span>
<span id="3521">3521</span>
<span id="3522">3522</span>
<span id="3523">3523</span>
<span id="3524">3524</span>
<span id="3525">3525</span>
<span id="3526">3526</span>
<span id="3527">3527</span>
<span id="3528">3528</span>
<span id="3529">3529</span>
<span id="3530">3530</span>
<span id="3531">3531</span>
<span id="3532">3532</span>
<span id="3533">3533</span>
<span id="3534">3534</span>
<span id="3535">3535</span>
<span id="3536">3536</span>
<span id="3537">3537</span>
<span id="3538">3538</span>
<span id="3539">3539</span>
<span id="3540">3540</span>
<span id="3541">3541</span>
<span id="3542">3542</span>
<span id="3543">3543</span>
<span id="3544">3544</span>
<span id="3545">3545</span>
<span id="3546">3546</span>
<span id="3547">3547</span>
<span id="3548">3548</span>
<span id="3549">3549</span>
<span id="3550">3550</span>
<span id="3551">3551</span>
<span id="3552">3552</span>
<span id="3553">3553</span>
<span id="3554">3554</span>
<span id="3555">3555</span>
<span id="3556">3556</span>
<span id="3557">3557</span>
<span id="3558">3558</span>
<span id="3559">3559</span>
<span id="3560">3560</span>
<span id="3561">3561</span>
<span id="3562">3562</span>
<span id="3563">3563</span>
<span id="3564">3564</span>
<span id="3565">3565</span>
<span id="3566">3566</span>
<span id="3567">3567</span>
<span id="3568">3568</span>
<span id="3569">3569</span>
<span id="3570">3570</span>
<span id="3571">3571</span>
<span id="3572">3572</span>
<span id="3573">3573</span>
<span id="3574">3574</span>
<span id="3575">3575</span>
<span id="3576">3576</span>
<span id="3577">3577</span>
<span id="3578">3578</span>
<span id="3579">3579</span>
<span id="3580">3580</span>
<span id="3581">3581</span>
<span id="3582">3582</span>
<span id="3583">3583</span>
<span id="3584">3584</span>
<span id="3585">3585</span>
<span id="3586">3586</span>
<span id="3587">3587</span>
<span id="3588">3588</span>
<span id="3589">3589</span>
<span id="3590">3590</span>
<span id="3591">3591</span>
<span id="3592">3592</span>
<span id="3593">3593</span>
<span id="3594">3594</span>
<span id="3595">3595</span>
<span id="3596">3596</span>
<span id="3597">3597</span>
<span id="3598">3598</span>
<span id="3599">3599</span>
<span id="3600">3600</span>
<span id="3601">3601</span>
<span id="3602">3602</span>
<span id="3603">3603</span>
<span id="3604">3604</span>
<span id="3605">3605</span>
<span id="3606">3606</span>
<span id="3607">3607</span>
<span id="3608">3608</span>
<span id="3609">3609</span>
<span id="3610">3610</span>
<span id="3611">3611</span>
<span id="3612">3612</span>
<span id="3613">3613</span>
<span id="3614">3614</span>
<span id="3615">3615</span>
<span id="3616">3616</span>
<span id="3617">3617</span>
<span id="3618">3618</span>
<span id="3619">3619</span>
<span id="3620">3620</span>
<span id="3621">3621</span>
<span id="3622">3622</span>
<span id="3623">3623</span>
<span id="3624">3624</span>
<span id="3625">3625</span>
<span id="3626">3626</span>
<span id="3627">3627</span>
<span id="3628">3628</span>
<span id="3629">3629</span>
<span id="3630">3630</span>
<span id="3631">3631</span>
<span id="3632">3632</span>
<span id="3633">3633</span>
<span id="3634">3634</span>
<span id="3635">3635</span>
<span id="3636">3636</span>
<span id="3637">3637</span>
<span id="3638">3638</span>
<span id="3639">3639</span>
<span id="3640">3640</span>
<span id="3641">3641</span>
<span id="3642">3642</span>
<span id="3643">3643</span>
<span id="3644">3644</span>
<span id="3645">3645</span>
<span id="3646">3646</span>
<span id="3647">3647</span>
<span id="3648">3648</span>
<span id="3649">3649</span>
<span id="3650">3650</span>
<span id="3651">3651</span>
<span id="3652">3652</span>
<span id="3653">3653</span>
<span id="3654">3654</span>
<span id="3655">3655</span>
<span id="3656">3656</span>
<span id="3657">3657</span>
<span id="3658">3658</span>
<span id="3659">3659</span>
<span id="3660">3660</span>
<span id="3661">3661</span>
</pre><pre class="rust"><code><span class="doccomment">//! S390x ISA: binary code emission.

</span><span class="kw">use </span><span class="kw">crate</span>::binemit::{Reloc, StackMap};
<span class="kw">use </span><span class="kw">crate</span>::ir::{MemFlags, RelSourceLoc, TrapCode};
<span class="kw">use </span><span class="kw">crate</span>::isa::s390x::abi::S390xMachineDeps;
<span class="kw">use </span><span class="kw">crate</span>::isa::s390x::inst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::s390x::settings <span class="kw">as </span>s390x_settings;
<span class="kw">use </span><span class="kw">crate</span>::machinst::reg::count_operands;
<span class="kw">use </span><span class="kw">crate</span>::machinst::{Reg, RegClass};
<span class="kw">use </span><span class="kw">crate</span>::trace;
<span class="kw">use </span>core::convert::TryFrom;
<span class="kw">use </span>regalloc2::Allocation;

<span class="doccomment">/// Debug macro for testing that a regpair is valid: that the high register is even, and the low
/// register is one higher than the high register.
</span><span class="macro">macro_rules! </span>debug_assert_valid_regpair {
    (<span class="macro-nonterminal">$hi</span>:expr, <span class="macro-nonterminal">$lo</span>:expr) =&gt; {
        <span class="kw">if </span><span class="macro">cfg!</span>(debug_assertions) {
            <span class="kw">match </span>(<span class="macro-nonterminal">$hi</span>.to_real_reg(), <span class="macro-nonterminal">$lo</span>.to_real_reg()) {
                (<span class="prelude-val">Some</span>(hi), <span class="prelude-val">Some</span>(lo)) =&gt; {
                    <span class="macro">assert!</span>(
                        hi.hw_enc() % <span class="number">2 </span>== <span class="number">0</span>,
                        <span class="string">&quot;High register is not even: {}&quot;</span>,
                        show_reg(<span class="macro-nonterminal">$hi</span>)
                    );
                    <span class="macro">assert_eq!</span>(
                        hi.hw_enc() + <span class="number">1</span>,
                        lo.hw_enc(),
                        <span class="string">&quot;Low register is not valid: {}, {}&quot;</span>,
                        show_reg(<span class="macro-nonterminal">$hi</span>),
                        show_reg(<span class="macro-nonterminal">$lo</span>)
                    );
                }

                <span class="kw">_ </span>=&gt; {
                    <span class="macro">panic!</span>(
                        <span class="string">&quot;Expected real registers for {} {}&quot;</span>,
                        show_reg(<span class="macro-nonterminal">$hi</span>),
                        show_reg(<span class="macro-nonterminal">$lo</span>)
                    );
                }
            }
        }
    };
}

<span class="doccomment">/// Type(s) of memory instructions available for mem_finalize.
</span><span class="kw">pub struct </span>MemInstType {
    <span class="doccomment">/// True if 12-bit unsigned displacement is supported.
    </span><span class="kw">pub </span>have_d12: bool,
    <span class="doccomment">/// True if 20-bit signed displacement is supported.
    </span><span class="kw">pub </span>have_d20: bool,
    <span class="doccomment">/// True if PC-relative addressing is supported (memory access).
    </span><span class="kw">pub </span>have_pcrel: bool,
    <span class="doccomment">/// True if PC-relative addressing is supported (load address).
    </span><span class="kw">pub </span>have_unaligned_pcrel: bool,
    <span class="doccomment">/// True if an index register is supported.
    </span><span class="kw">pub </span>have_index: bool,
}

<span class="doccomment">/// Memory addressing mode finalization: convert &quot;special&quot; modes (e.g.,
/// generic arbitrary stack offset) into real addressing modes, possibly by
/// emitting some helper instructions that come immediately before the use
/// of this amode.
</span><span class="kw">pub fn </span>mem_finalize(
    mem: <span class="kw-2">&amp;</span>MemArg,
    state: <span class="kw-2">&amp;</span>EmitState,
    mi: MemInstType,
) -&gt; (SmallVec&lt;[Inst; <span class="number">4</span>]&gt;, MemArg) {
    <span class="kw">let </span><span class="kw-2">mut </span>insts = SmallVec::new();

    <span class="comment">// Resolve virtual addressing modes.
    </span><span class="kw">let </span>mem = <span class="kw">match </span>mem {
        <span class="kw-2">&amp;</span>MemArg::RegOffset { off, .. }
        | <span class="kw-2">&amp;</span>MemArg::InitialSPOffset { off }
        | <span class="kw-2">&amp;</span>MemArg::NominalSPOffset { off } =&gt; {
            <span class="kw">let </span>base = <span class="kw">match </span>mem {
                <span class="kw-2">&amp;</span>MemArg::RegOffset { reg, .. } =&gt; reg,
                <span class="kw-2">&amp;</span>MemArg::InitialSPOffset { .. } | <span class="kw-2">&amp;</span>MemArg::NominalSPOffset { .. } =&gt; stack_reg(),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>adj = <span class="kw">match </span>mem {
                <span class="kw-2">&amp;</span>MemArg::InitialSPOffset { .. } =&gt; {
                    state.initial_sp_offset + state.virtual_sp_offset
                }
                <span class="kw-2">&amp;</span>MemArg::NominalSPOffset { .. } =&gt; state.virtual_sp_offset,
                <span class="kw">_ </span>=&gt; <span class="number">0</span>,
            };
            <span class="kw">let </span>off = off + adj;

            <span class="kw">if let </span><span class="prelude-val">Some</span>(disp) = UImm12::maybe_from_u64(off <span class="kw">as </span>u64) {
                MemArg::BXD12 {
                    base,
                    index: zero_reg(),
                    disp,
                    flags: mem.get_flags(),
                }
            } <span class="kw">else if let </span><span class="prelude-val">Some</span>(disp) = SImm20::maybe_from_i64(off) {
                MemArg::BXD20 {
                    base,
                    index: zero_reg(),
                    disp,
                    flags: mem.get_flags(),
                }
            } <span class="kw">else </span>{
                <span class="kw">let </span>tmp = writable_spilltmp_reg();
                <span class="macro">assert!</span>(base != tmp.to_reg());
                insts.extend(Inst::load_constant64(tmp, off <span class="kw">as </span>u64));
                MemArg::reg_plus_reg(base, tmp.to_reg(), mem.get_flags())
            }
        }
        <span class="kw">_ </span>=&gt; mem.clone(),
    };

    <span class="comment">// If this addressing mode cannot be handled by the instruction, use load-address.
    </span><span class="kw">let </span>need_load_address = <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::Label { .. } | <span class="kw-2">&amp;</span>MemArg::Symbol { .. } <span class="kw">if </span>!mi.have_pcrel =&gt; <span class="bool-val">true</span>,
        <span class="kw-2">&amp;</span>MemArg::Symbol { flags, .. } <span class="kw">if </span>!mi.have_unaligned_pcrel &amp;&amp; !flags.aligned() =&gt; <span class="bool-val">true</span>,
        <span class="kw-2">&amp;</span>MemArg::BXD20 { .. } <span class="kw">if </span>!mi.have_d20 =&gt; <span class="bool-val">true</span>,
        <span class="kw-2">&amp;</span>MemArg::BXD12 { index, .. } | <span class="kw-2">&amp;</span>MemArg::BXD20 { index, .. } <span class="kw">if </span>!mi.have_index =&gt; {
            index != zero_reg()
        }
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    };
    <span class="kw">let </span>mem = <span class="kw">if </span>need_load_address {
        <span class="kw">let </span>flags = mem.get_flags();
        <span class="kw">let </span>tmp = writable_spilltmp_reg();
        insts.push(Inst::LoadAddr { rd: tmp, mem });
        MemArg::reg(tmp.to_reg(), flags)
    } <span class="kw">else </span>{
        mem
    };

    <span class="comment">// Convert 12-bit displacement to 20-bit if required.
    </span><span class="kw">let </span>mem = <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base,
            index,
            disp,
            flags,
        } <span class="kw">if </span>!mi.have_d12 =&gt; {
            <span class="macro">assert!</span>(mi.have_d20);
            MemArg::BXD20 {
                base,
                index,
                disp: SImm20::from_uimm12(disp),
                flags,
            }
        }
        <span class="kw">_ </span>=&gt; mem,
    };

    (insts, mem)
}

<span class="kw">pub fn </span>mem_emit(
    rd: Reg,
    mem: <span class="kw-2">&amp;</span>MemArg,
    opcode_rx: <span class="prelude-ty">Option</span>&lt;u16&gt;,
    opcode_rxy: <span class="prelude-ty">Option</span>&lt;u16&gt;,
    opcode_ril: <span class="prelude-ty">Option</span>&lt;u16&gt;,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    emit_info: <span class="kw-2">&amp;</span>EmitInfo,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">let </span>(mem_insts, mem) = mem_finalize(
        mem,
        state,
        MemInstType {
            have_d12: opcode_rx.is_some(),
            have_d20: opcode_rxy.is_some(),
            have_pcrel: opcode_ril.is_some(),
            have_unaligned_pcrel: opcode_ril.is_some() &amp;&amp; !add_trap,
            have_index: <span class="bool-val">true</span>,
        },
    );
    <span class="kw">for </span>inst <span class="kw">in </span>mem_insts.into_iter() {
        inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
    }

    <span class="kw">if </span>add_trap &amp;&amp; mem.can_trap() {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>!srcloc.is_default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base, index, disp, ..
        } =&gt; {
            put(
                sink,
                <span class="kw-2">&amp;</span>enc_rx(opcode_rx.unwrap(), rd, base, index, disp.bits()),
            );
        }
        <span class="kw-2">&amp;</span>MemArg::BXD20 {
            base, index, disp, ..
        } =&gt; {
            put(
                sink,
                <span class="kw-2">&amp;</span>enc_rxy(opcode_rxy.unwrap(), rd, base, index, disp.bits()),
            );
        }
        <span class="kw-2">&amp;</span>MemArg::Label { target } =&gt; {
            sink.use_label_at_offset(sink.cur_offset(), target, LabelUse::BranchRIL);
            put(sink, <span class="kw-2">&amp;</span>enc_ril_b(opcode_ril.unwrap(), rd, <span class="number">0</span>));
        }
        <span class="kw-2">&amp;</span>MemArg::Symbol {
            <span class="kw-2">ref </span>name, offset, ..
        } =&gt; {
            <span class="kw">let </span>reloc = Reloc::S390xPCRel32Dbl;
            put_with_reloc(
                sink,
                <span class="kw-2">&amp;</span>enc_ril_b(opcode_ril.unwrap(), rd, <span class="number">0</span>),
                <span class="number">2</span>,
                reloc,
                name,
                offset.into(),
            );
        }
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    }
}

<span class="kw">pub fn </span>mem_rs_emit(
    rd: Reg,
    rn: Reg,
    mem: <span class="kw-2">&amp;</span>MemArg,
    opcode_rs: <span class="prelude-ty">Option</span>&lt;u16&gt;,
    opcode_rsy: <span class="prelude-ty">Option</span>&lt;u16&gt;,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    emit_info: <span class="kw-2">&amp;</span>EmitInfo,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">let </span>(mem_insts, mem) = mem_finalize(
        mem,
        state,
        MemInstType {
            have_d12: opcode_rs.is_some(),
            have_d20: opcode_rsy.is_some(),
            have_pcrel: <span class="bool-val">false</span>,
            have_unaligned_pcrel: <span class="bool-val">false</span>,
            have_index: <span class="bool-val">false</span>,
        },
    );
    <span class="kw">for </span>inst <span class="kw">in </span>mem_insts.into_iter() {
        inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
    }

    <span class="kw">if </span>add_trap &amp;&amp; mem.can_trap() {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>!srcloc.is_default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base, index, disp, ..
        } =&gt; {
            <span class="macro">assert!</span>(index == zero_reg());
            put(sink, <span class="kw-2">&amp;</span>enc_rs(opcode_rs.unwrap(), rd, rn, base, disp.bits()));
        }
        <span class="kw-2">&amp;</span>MemArg::BXD20 {
            base, index, disp, ..
        } =&gt; {
            <span class="macro">assert!</span>(index == zero_reg());
            put(
                sink,
                <span class="kw-2">&amp;</span>enc_rsy(opcode_rsy.unwrap(), rd, rn, base, disp.bits()),
            );
        }
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    }
}

<span class="kw">pub fn </span>mem_imm8_emit(
    imm: u8,
    mem: <span class="kw-2">&amp;</span>MemArg,
    opcode_si: u16,
    opcode_siy: u16,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    emit_info: <span class="kw-2">&amp;</span>EmitInfo,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">let </span>(mem_insts, mem) = mem_finalize(
        mem,
        state,
        MemInstType {
            have_d12: <span class="bool-val">true</span>,
            have_d20: <span class="bool-val">true</span>,
            have_pcrel: <span class="bool-val">false</span>,
            have_unaligned_pcrel: <span class="bool-val">false</span>,
            have_index: <span class="bool-val">false</span>,
        },
    );
    <span class="kw">for </span>inst <span class="kw">in </span>mem_insts.into_iter() {
        inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
    }

    <span class="kw">if </span>add_trap &amp;&amp; mem.can_trap() {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>!srcloc.is_default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base, index, disp, ..
        } =&gt; {
            <span class="macro">assert!</span>(index == zero_reg());
            put(sink, <span class="kw-2">&amp;</span>enc_si(opcode_si, base, disp.bits(), imm));
        }
        <span class="kw-2">&amp;</span>MemArg::BXD20 {
            base, index, disp, ..
        } =&gt; {
            <span class="macro">assert!</span>(index == zero_reg());
            put(sink, <span class="kw-2">&amp;</span>enc_siy(opcode_siy, base, disp.bits(), imm));
        }
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    }
}

<span class="kw">pub fn </span>mem_imm16_emit(
    imm: i16,
    mem: <span class="kw-2">&amp;</span>MemArg,
    opcode_sil: u16,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    emit_info: <span class="kw-2">&amp;</span>EmitInfo,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">let </span>(mem_insts, mem) = mem_finalize(
        mem,
        state,
        MemInstType {
            have_d12: <span class="bool-val">true</span>,
            have_d20: <span class="bool-val">false</span>,
            have_pcrel: <span class="bool-val">false</span>,
            have_unaligned_pcrel: <span class="bool-val">false</span>,
            have_index: <span class="bool-val">false</span>,
        },
    );
    <span class="kw">for </span>inst <span class="kw">in </span>mem_insts.into_iter() {
        inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
    }

    <span class="kw">if </span>add_trap &amp;&amp; mem.can_trap() {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>!srcloc.is_default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base, index, disp, ..
        } =&gt; {
            <span class="macro">assert!</span>(index == zero_reg());
            put(sink, <span class="kw-2">&amp;</span>enc_sil(opcode_sil, base, disp.bits(), imm));
        }
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    }
}

<span class="kw">pub fn </span>mem_mem_emit(
    dst: <span class="kw-2">&amp;</span>MemArgPair,
    src: <span class="kw-2">&amp;</span>MemArgPair,
    len_minus_one: u8,
    opcode_ss: u8,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">if </span>add_trap &amp;&amp; (dst.can_trap() || src.can_trap()) {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>srcloc != Default::default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    put(
        sink,
        <span class="kw-2">&amp;</span>enc_ss_a(
            opcode_ss,
            dst.base,
            dst.disp.bits(),
            src.base,
            src.disp.bits(),
            len_minus_one,
        ),
    );
}

<span class="kw">pub fn </span>mem_vrx_emit(
    rd: Reg,
    mem: <span class="kw-2">&amp;</span>MemArg,
    opcode: u16,
    m3: u8,
    add_trap: bool,
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    emit_info: <span class="kw-2">&amp;</span>EmitInfo,
    state: <span class="kw-2">&amp;mut </span>EmitState,
) {
    <span class="kw">let </span>(mem_insts, mem) = mem_finalize(
        mem,
        state,
        MemInstType {
            have_d12: <span class="bool-val">true</span>,
            have_d20: <span class="bool-val">false</span>,
            have_pcrel: <span class="bool-val">false</span>,
            have_unaligned_pcrel: <span class="bool-val">false</span>,
            have_index: <span class="bool-val">true</span>,
        },
    );
    <span class="kw">for </span>inst <span class="kw">in </span>mem_insts.into_iter() {
        inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
    }

    <span class="kw">if </span>add_trap &amp;&amp; mem.can_trap() {
        <span class="kw">let </span>srcloc = state.cur_srcloc();
        <span class="kw">if </span>!srcloc.is_default() {
            sink.add_trap(TrapCode::HeapOutOfBounds);
        }
    }

    <span class="kw">match </span><span class="kw-2">&amp;</span>mem {
        <span class="kw-2">&amp;</span>MemArg::BXD12 {
            base, index, disp, ..
        } =&gt; {
            put(sink, <span class="kw-2">&amp;</span>enc_vrx(opcode, rd, base, index, disp.bits(), m3));
        }
        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
    }
}

<span class="comment">//=============================================================================
// Instructions and subcomponents: emission

</span><span class="kw">fn </span>machreg_to_gpr(m: Reg) -&gt; u8 {
    <span class="macro">assert_eq!</span>(m.class(), RegClass::Int);
    u8::try_from(m.to_real_reg().unwrap().hw_enc()).unwrap()
}

<span class="kw">fn </span>machreg_to_vr(m: Reg) -&gt; u8 {
    <span class="macro">assert_eq!</span>(m.class(), RegClass::Float);
    u8::try_from(m.to_real_reg().unwrap().hw_enc()).unwrap()
}

<span class="kw">fn </span>machreg_to_fpr(m: Reg) -&gt; u8 {
    <span class="macro">assert!</span>(is_fpr(m));
    u8::try_from(m.to_real_reg().unwrap().hw_enc()).unwrap()
}

<span class="kw">fn </span>machreg_to_gpr_or_fpr(m: Reg) -&gt; u8 {
    <span class="kw">let </span>reg = u8::try_from(m.to_real_reg().unwrap().hw_enc()).unwrap();
    <span class="macro">assert!</span>(reg &lt; <span class="number">16</span>);
    reg
}

<span class="kw">fn </span>rxb(v1: <span class="prelude-ty">Option</span>&lt;Reg&gt;, v2: <span class="prelude-ty">Option</span>&lt;Reg&gt;, v3: <span class="prelude-ty">Option</span>&lt;Reg&gt;, v4: <span class="prelude-ty">Option</span>&lt;Reg&gt;) -&gt; u8 {
    <span class="kw">let </span><span class="kw-2">mut </span>rxb = <span class="number">0</span>;

    <span class="kw">let </span>is_high_vr = |reg| -&gt; bool {
        <span class="kw">if let </span><span class="prelude-val">Some</span>(reg) = reg {
            <span class="kw">if </span>!is_fpr(reg) {
                <span class="kw">return </span><span class="bool-val">true</span>;
            }
        }
        <span class="bool-val">false
    </span>};

    <span class="kw">if </span>is_high_vr(v1) {
        rxb = rxb | <span class="number">8</span>;
    }
    <span class="kw">if </span>is_high_vr(v2) {
        rxb = rxb | <span class="number">4</span>;
    }
    <span class="kw">if </span>is_high_vr(v3) {
        rxb = rxb | <span class="number">2</span>;
    }
    <span class="kw">if </span>is_high_vr(v4) {
        rxb = rxb | <span class="number">1</span>;
    }

    rxb
}

<span class="doccomment">/// E-type instructions.
///
///   15
///   opcode
///        0
///
</span><span class="kw">fn </span>enc_e(opcode: u16) -&gt; [u8; <span class="number">2</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">2</span>] = [<span class="number">0</span>; <span class="number">2</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc
}

<span class="doccomment">/// RIa-type instructions.
///
///   31      23 19      15
///   opcode1 r1 opcode2 i2
///        24 20      16  0
///
</span><span class="kw">fn </span>enc_ri_a(opcode: u16, r1: Reg, i2: u16) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc
}

<span class="doccomment">/// RIb-type instructions.
///
///   31      23 19      15
///   opcode1 r1 opcode2 ri2
///        24 20      16   0
///
</span><span class="kw">fn </span>enc_ri_b(opcode: u16, r1: Reg, ri2: i32) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>ri2 = ((ri2 &gt;&gt; <span class="number">1</span>) &amp; <span class="number">0xffff</span>) <span class="kw">as </span>u16;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>ri2.to_be_bytes());
    enc
}

<span class="doccomment">/// RIc-type instructions.
///
///   31      23 19      15
///   opcode1 m1 opcode2 ri2
///        24 20      16   0
///
</span><span class="kw">fn </span>enc_ri_c(opcode: u16, m1: u8, ri2: i32) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m1 = m1 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>ri2 = ((ri2 &gt;&gt; <span class="number">1</span>) &amp; <span class="number">0xffff</span>) <span class="kw">as </span>u16;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = m1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>ri2.to_be_bytes());
    enc
}

<span class="doccomment">/// RIEa-type instructions.
///
///   47      39 35 31 15 11 7
///   opcode1 r1 -- i2 m3 -- opcode2
///        40 36 32 16 12 8       0
///
</span><span class="kw">fn </span>enc_rie_a(opcode: u16, r1: Reg, i2: u16, m3: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">2</span>..<span class="number">4</span>].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc[<span class="number">4</span>] = m3 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// RIEd-type instructions.
///
///   47      39 35 31 15 7
///   opcode1 r1 r3 i2 -- opcode2
///        40 36 32 16  8       0
///
</span><span class="kw">fn </span>enc_rie_d(opcode: u16, r1: Reg, r3: Reg, i2: u16) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr(r3) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| r3;
    enc[<span class="number">2</span>..<span class="number">4</span>].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// RIEf-type instructions.
///
///   47      39 35 31 23 15 7
///   opcode1 r1 r2 i3 i4 i5 opcode2
///        40 36 32 24 16  8       0
///
</span><span class="kw">fn </span>enc_rie_f(opcode: u16, r1: Reg, r2: Reg, i3: u8, i4: u8, i5: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr(r2) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| r2;
    enc[<span class="number">2</span>] = i3;
    enc[<span class="number">3</span>] = i4;
    enc[<span class="number">4</span>] = i5;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// RIEg-type instructions.
///
///   47      39 35 31 15 7
///   opcode1 r1 m3 i2 -- opcode2
///        40 36 32 16  8       0
///
</span><span class="kw">fn </span>enc_rie_g(opcode: u16, r1: Reg, i2: u16, m3: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| m3;
    enc[<span class="number">2</span>..<span class="number">4</span>].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// RILa-type instructions.
///
///   47      39 35      31
///   opcode1 r1 opcode2 i2
///        40 36      32  0
///
</span><span class="kw">fn </span>enc_ril_a(opcode: u16, r1: Reg, i2: u32) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc
}

<span class="doccomment">/// RILb-type instructions.
///
///   47      39 35      31
///   opcode1 r1 opcode2 ri2
///        40 36      32   0
///
</span><span class="kw">fn </span>enc_ril_b(opcode: u16, r1: Reg, ri2: u32) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>ri2.to_be_bytes());
    enc
}

<span class="doccomment">/// RILc-type instructions.
///
///   47      39 35      31
///   opcode1 m1 opcode2 i2
///        40 36      32  0
///
</span><span class="kw">fn </span>enc_ril_c(opcode: u16, m1: u8, ri2: u32) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xf</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m1 = m1 &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = m1 &lt;&lt; <span class="number">4 </span>| opcode2;
    enc[<span class="number">2</span>..].copy_from_slice(<span class="kw-2">&amp;</span>ri2.to_be_bytes());
    enc
}

<span class="doccomment">/// RR-type instructions.
///
///   15     7  3
///   opcode r1 r2
///        8  4  0
///
</span><span class="kw">fn </span>enc_rr(opcode: u16, r1: Reg, r2: Reg) -&gt; [u8; <span class="number">2</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">2</span>] = [<span class="number">0</span>; <span class="number">2</span>];
    <span class="kw">let </span>opcode = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr_or_fpr(r2) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| r2;
    enc
}

<span class="doccomment">/// RRD-type instructions.
///
///   31     15 11 7  3
///   opcode r1 -- r3 r2
///       16 12  8 4  0
///
</span><span class="kw">fn </span>enc_rrd(opcode: u16, r1: Reg, r2: Reg, r3: Reg) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_fpr(r2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_fpr(r3) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc[<span class="number">2</span>] = r1 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">3</span>] = r3 &lt;&lt; <span class="number">4 </span>| r2;
    enc
}

<span class="doccomment">/// RRE-type instructions.
///
///   31     15 7  3
///   opcode -- r1 r2
///       16  8  4  0
///
</span><span class="kw">fn </span>enc_rre(opcode: u16, r1: Reg, r2: Reg) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr_or_fpr(r2) &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc[<span class="number">3</span>] = r1 &lt;&lt; <span class="number">4 </span>| r2;
    enc
}

<span class="doccomment">/// RRFa/b-type instructions.
///
///   31     15 11 7  3
///   opcode r3 m4 r1 r2
///       16 12  8  4  0
///
</span><span class="kw">fn </span>enc_rrf_ab(opcode: u16, r1: Reg, r2: Reg, r3: Reg, m4: u8) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr_or_fpr(r2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr_or_fpr(r3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc[<span class="number">2</span>] = r3 &lt;&lt; <span class="number">4 </span>| m4;
    enc[<span class="number">3</span>] = r1 &lt;&lt; <span class="number">4 </span>| r2;
    enc
}

<span class="doccomment">/// RRFc/d/e-type instructions.
///
///   31     15 11 7  3
///   opcode m3 m4 r1 r2
///       16 12  8  4  0
///
</span><span class="kw">fn </span>enc_rrf_cde(opcode: u16, r1: Reg, r2: Reg, m3: u8, m4: u8) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr_or_fpr(r2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc[<span class="number">2</span>] = m3 &lt;&lt; <span class="number">4 </span>| m4;
    enc[<span class="number">3</span>] = r1 &lt;&lt; <span class="number">4 </span>| r2;
    enc
}

<span class="doccomment">/// RS-type instructions.
///
///   31     23 19 15 11
///   opcode r1 r3 b2 d2
///       24 20 16 12  0
///
</span><span class="kw">fn </span>enc_rs(opcode: u16, r1: Reg, r3: Reg, b2: Reg, d2: u32) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span>opcode = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr_or_fpr(r3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    enc[<span class="number">0</span>] = opcode;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| r3;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc
}

<span class="doccomment">/// RSY-type instructions.
///
///   47      39 35 31 27  15  7
///   opcode1 r1 r3 b2 dl2 dh2 opcode2
///        40 36 32 28  16   8       0
///
</span><span class="kw">fn </span>enc_rsy(opcode: u16, r1: Reg, r3: Reg, b2: Reg, d2: u32) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr_or_fpr(r3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>dl2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dl2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dh2 = ((d2 &gt;&gt; <span class="number">12</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| r3;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| dl2_hi;
    enc[<span class="number">3</span>] = dl2_lo;
    enc[<span class="number">4</span>] = dh2;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// RX-type instructions.
///
///   31     23 19 15 11
///   opcode r1 x2 b2 d2
///       24 20 16 12  0
///
</span><span class="kw">fn </span>enc_rx(opcode: u16, r1: Reg, b2: Reg, x2: Reg, d2: u32) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span>opcode = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>x2 = machreg_to_gpr(x2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    enc[<span class="number">0</span>] = opcode;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| x2;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc
}

<span class="doccomment">/// RXY-type instructions.
///
///   47      39 35 31 27  15  7
///   opcode1 r1 x2 b2 dl2 dh2 opcode2
///        40 36 32 28  16   8       0
///
</span><span class="kw">fn </span>enc_rxy(opcode: u16, r1: Reg, b2: Reg, x2: Reg, d2: u32) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>r1 = machreg_to_gpr_or_fpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>x2 = machreg_to_gpr(x2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>dl2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dl2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dh2 = ((d2 &gt;&gt; <span class="number">12</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| x2;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| dl2_hi;
    enc[<span class="number">3</span>] = dl2_lo;
    enc[<span class="number">4</span>] = dh2;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// SI-type instructions.
///
///   31     23 15 11
///   opcode i2 b1 d1
///       24 16 12  0
///
</span><span class="kw">fn </span>enc_si(opcode: u16, b1: Reg, d1: u32, i2: u8) -&gt; [u8; <span class="number">4</span>] {
    <span class="kw">let </span>opcode = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>b1 = machreg_to_gpr(b1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d1_lo = (d1 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d1_hi = ((d1 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">4</span>] = [<span class="number">0</span>; <span class="number">4</span>];
    enc[<span class="number">0</span>] = opcode;
    enc[<span class="number">1</span>] = i2;
    enc[<span class="number">2</span>] = b1 &lt;&lt; <span class="number">4 </span>| d1_hi;
    enc[<span class="number">3</span>] = d1_lo;
    enc
}

<span class="doccomment">/// SIL-type instructions.
///
///   47     31 27 15
///   opcode b1 d1 i2
///       32 28 16  0
///
</span><span class="kw">fn </span>enc_sil(opcode: u16, b1: Reg, d1: u32, i2: i16) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>b1 = machreg_to_gpr(b1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d1_lo = (d1 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d1_hi = ((d1 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = opcode2;
    enc[<span class="number">2</span>] = b1 &lt;&lt; <span class="number">4 </span>| d1_hi;
    enc[<span class="number">3</span>] = d1_lo;
    enc[<span class="number">4</span>..].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc
}

<span class="doccomment">/// SIY-type instructions.
///
///   47      39 31 27  15  7
///   opcode1 i2 b1 dl1 dh1 opcode2
///        40 32 28  16   8       0
///
</span><span class="kw">fn </span>enc_siy(opcode: u16, b1: Reg, d1: u32, i2: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>b1 = machreg_to_gpr(b1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>dl1_lo = (d1 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dl1_hi = ((d1 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>dh1 = ((d1 &gt;&gt; <span class="number">12</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = i2;
    enc[<span class="number">2</span>] = b1 &lt;&lt; <span class="number">4 </span>| dl1_hi;
    enc[<span class="number">3</span>] = dl1_lo;
    enc[<span class="number">4</span>] = dh1;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// SSa-type instructions.
///
///   47     39 31 27 15 11
///   opcode  l b1 d1 b2 d2
///       40 32 28 16 12  0
///
///
</span><span class="kw">fn </span>enc_ss_a(opcode: u8, b1: Reg, d1: u32, b2: Reg, d2: u32, l: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>b1 = machreg_to_gpr(b1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d1_lo = (d1 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d1_hi = ((d1 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode;
    enc[<span class="number">1</span>] = l;
    enc[<span class="number">2</span>] = b1 &lt;&lt; <span class="number">4 </span>| d1_hi;
    enc[<span class="number">3</span>] = d1_lo;
    enc[<span class="number">4</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">5</span>] = d2_lo;
    enc
}

<span class="doccomment">/// VRIa-type instructions.
///
///   47      39 35 31 15 11  7
///   opcode1 v1 -  i2 m3 rxb opcode2
///        40 36 32 16 12   8       0
///
</span><span class="kw">fn </span>enc_vri_a(opcode: u16, v1: Reg, i2: u16, m3: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">2</span>..<span class="number">4</span>].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc[<span class="number">4</span>] = m3 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRIb-type instructions.
///
///   47      39 35 31 23 15 11  7
///   opcode1 v1 -  i2 i3 m4 rxb opcode2
///        40 36 32 24 16 12   8       0
///
</span><span class="kw">fn </span>enc_vri_b(opcode: u16, v1: Reg, i2: u8, i3: u8, m4: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">2</span>] = i2;
    enc[<span class="number">3</span>] = i3;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRIc-type instructions.
///
///   47      39 35 31 15 11  7
///   opcode1 v1 v3 i2 m4 rxb opcode2
///        40 36 32 16 12   8       0
///
</span><span class="kw">fn </span>enc_vri_c(opcode: u16, v1: Reg, i2: u16, v3: Reg, m4: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v3), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v3;
    enc[<span class="number">2</span>..<span class="number">4</span>].copy_from_slice(<span class="kw-2">&amp;</span>i2.to_be_bytes());
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRRa-type instructions.
///
///   47      39 35 31 23 19 15 11  7
///   opcode1 v1 v2 -  m5 m3 m2 rxb opcode2
///        40 36 32 24 20 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrr_a(opcode: u16, v1: Reg, v2: Reg, m3: u8, m4: u8, m5: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v2), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v2 = machreg_to_vr(v2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m5 = m5 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v2;
    enc[<span class="number">2</span>] = <span class="number">0</span>;
    enc[<span class="number">3</span>] = m5 &lt;&lt; <span class="number">4 </span>| m4;
    enc[<span class="number">4</span>] = m3 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRRb-type instructions.
///
///   47      39 35 31 27 23 19 15 11  7
///   opcode1 v1 v2 v3 -  m5 -  m4 rxb opcode2
///        40 36 32 28 24 20 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrr_b(opcode: u16, v1: Reg, v2: Reg, v3: Reg, m4: u8, m5: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v2), <span class="prelude-val">Some</span>(v3), <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v2 = machreg_to_vr(v2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m5 = m5 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v2;
    enc[<span class="number">2</span>] = v3 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">3</span>] = m5 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRRc-type instructions.
///
///   47      39 35 31 27 23 19 15 11  7
///   opcode1 v1 v2 v3 -  m6 m5 m4 rxb opcode2
///        40 36 32 28 24 20 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrr_c(opcode: u16, v1: Reg, v2: Reg, v3: Reg, m4: u8, m5: u8, m6: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v2), <span class="prelude-val">Some</span>(v3), <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v2 = machreg_to_vr(v2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m5 = m5 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m6 = m6 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v2;
    enc[<span class="number">2</span>] = v3 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">3</span>] = m6 &lt;&lt; <span class="number">4 </span>| m5;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRRe-type instructions.
///
///   47      39 35 31 27 23 19 15 11  7
///   opcode1 v1 v2 v3 m6 -  m5 v4 rxb opcode2
///        40 36 32 28 24 20 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrr_e(opcode: u16, v1: Reg, v2: Reg, v3: Reg, v4: Reg, m5: u8, m6: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v2), <span class="prelude-val">Some</span>(v3), <span class="prelude-val">Some</span>(v4));
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v2 = machreg_to_vr(v2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v4 = machreg_to_vr(v4) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m5 = m5 &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>m6 = m6 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v2;
    enc[<span class="number">2</span>] = v3 &lt;&lt; <span class="number">4 </span>| m6;
    enc[<span class="number">3</span>] = m5;
    enc[<span class="number">4</span>] = v4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRRf-type instructions.
///
///   47      39 35 31 27 11  7
///   opcode1 v1 r2 r3 -  rxb opcode2
///        40 36 32 28 12   8       0
///
</span><span class="kw">fn </span>enc_vrr_f(opcode: u16, v1: Reg, r2: Reg, r3: Reg) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r2 = machreg_to_gpr(r2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr(r3) &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| r2;
    enc[<span class="number">2</span>] = r3 &lt;&lt; <span class="number">4</span>;
    enc[<span class="number">4</span>] = rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRSa-type instructions.
///
///   47      39 35 31 27 15 11  7
///   opcode1 v1 v3 b2 d2 m4 rxb opcode2
///        40 36 32 28 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrs_a(opcode: u16, v1: Reg, b2: Reg, d2: u32, v3: Reg, m4: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">Some</span>(v3), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| v3;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRSb-type instructions.
///
///   47      39 35 31 27 15 11  7
///   opcode1 v1 r3 b2 d2 m4 rxb opcode2
///        40 36 32 28 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrs_b(opcode: u16, v1: Reg, b2: Reg, d2: u32, r3: Reg, m4: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>r3 = machreg_to_gpr(r3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| r3;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRSc-type instructions.
///
///   47      39 35 31 27 15 11  7
///   opcode1 r1 v3 b2 d2 m4 rxb opcode2
///        40 36 32 28 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrs_c(opcode: u16, r1: Reg, b2: Reg, d2: u32, v3: Reg, m4: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(v3), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>r1 = machreg_to_gpr(r1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>v3 = machreg_to_vr(v3) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m4 = m4 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = r1 &lt;&lt; <span class="number">4 </span>| v3;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc[<span class="number">4</span>] = m4 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// VRX-type instructions.
///
///   47      39 35 31 27 15 11  7
///   opcode1 v1 x2 b2 d2 m3 rxb opcode2
///        40 36 32 28 16 12   8       0
///
</span><span class="kw">fn </span>enc_vrx(opcode: u16, v1: Reg, b2: Reg, x2: Reg, d2: u32, m3: u8) -&gt; [u8; <span class="number">6</span>] {
    <span class="kw">let </span>opcode1 = ((opcode &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>opcode2 = (opcode &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>rxb = rxb(<span class="prelude-val">Some</span>(v1), <span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>);
    <span class="kw">let </span>v1 = machreg_to_vr(v1) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>b2 = machreg_to_gpr(b2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>x2 = machreg_to_gpr(x2) &amp; <span class="number">0x0f</span>;
    <span class="kw">let </span>d2_lo = (d2 &amp; <span class="number">0xff</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>d2_hi = ((d2 &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8;
    <span class="kw">let </span>m3 = m3 &amp; <span class="number">0x0f</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>enc: [u8; <span class="number">6</span>] = [<span class="number">0</span>; <span class="number">6</span>];
    enc[<span class="number">0</span>] = opcode1;
    enc[<span class="number">1</span>] = v1 &lt;&lt; <span class="number">4 </span>| x2;
    enc[<span class="number">2</span>] = b2 &lt;&lt; <span class="number">4 </span>| d2_hi;
    enc[<span class="number">3</span>] = d2_lo;
    enc[<span class="number">4</span>] = m3 &lt;&lt; <span class="number">4 </span>| rxb;
    enc[<span class="number">5</span>] = opcode2;
    enc
}

<span class="doccomment">/// Emit encoding to sink.
</span><span class="kw">fn </span>put(sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;, enc: <span class="kw-2">&amp;</span>[u8]) {
    <span class="kw">for </span>byte <span class="kw">in </span>enc {
        sink.put1(<span class="kw-2">*</span>byte);
    }
}

<span class="doccomment">/// Emit encoding to sink, adding a trap on the last byte.
</span><span class="kw">fn </span>put_with_trap(sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;, enc: <span class="kw-2">&amp;</span>[u8], trap_code: TrapCode) {
    <span class="kw">let </span>len = enc.len();
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..len - <span class="number">1 </span>{
        sink.put1(enc[i]);
    }
    sink.add_trap(trap_code);
    sink.put1(enc[len - <span class="number">1</span>]);
}

<span class="doccomment">/// Emit encoding to sink, adding a relocation at byte offset.
</span><span class="kw">fn </span>put_with_reloc(
    sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
    enc: <span class="kw-2">&amp;</span>[u8],
    offset: usize,
    ri2_reloc: Reloc,
    ri2_name: <span class="kw-2">&amp;</span>ExternalName,
    ri2_offset: i64,
) {
    <span class="kw">let </span>len = enc.len();
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..offset {
        sink.put1(enc[i]);
    }
    sink.add_reloc(ri2_reloc, ri2_name, ri2_offset + offset <span class="kw">as </span>i64);
    <span class="kw">for </span>i <span class="kw">in </span>offset..len {
        sink.put1(enc[i]);
    }
}

<span class="doccomment">/// State carried between emissions of a sequence of instructions.
</span><span class="attribute">#[derive(Default, Clone, Debug)]
</span><span class="kw">pub struct </span>EmitState {
    <span class="kw">pub</span>(<span class="kw">crate</span>) initial_sp_offset: i64,
    <span class="kw">pub</span>(<span class="kw">crate</span>) virtual_sp_offset: i64,
    <span class="doccomment">/// Safepoint stack map for upcoming instruction, as provided to `pre_safepoint()`.
    </span>stack_map: <span class="prelude-ty">Option</span>&lt;StackMap&gt;,
    <span class="doccomment">/// Current source-code location corresponding to instruction to be emitted.
    </span>cur_srcloc: RelSourceLoc,
}

<span class="kw">impl </span>MachInstEmitState&lt;Inst&gt; <span class="kw">for </span>EmitState {
    <span class="kw">fn </span>new(abi: <span class="kw-2">&amp;</span>Callee&lt;S390xMachineDeps&gt;) -&gt; <span class="self">Self </span>{
        EmitState {
            virtual_sp_offset: <span class="number">0</span>,
            initial_sp_offset: abi.frame_size() <span class="kw">as </span>i64,
            stack_map: <span class="prelude-val">None</span>,
            cur_srcloc: Default::default(),
        }
    }

    <span class="kw">fn </span>pre_safepoint(<span class="kw-2">&amp;mut </span><span class="self">self</span>, stack_map: StackMap) {
        <span class="self">self</span>.stack_map = <span class="prelude-val">Some</span>(stack_map);
    }

    <span class="kw">fn </span>pre_sourceloc(<span class="kw-2">&amp;mut </span><span class="self">self</span>, srcloc: RelSourceLoc) {
        <span class="self">self</span>.cur_srcloc = srcloc;
    }
}

<span class="kw">impl </span>EmitState {
    <span class="kw">fn </span>take_stack_map(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;StackMap&gt; {
        <span class="self">self</span>.stack_map.take()
    }

    <span class="kw">fn </span>clear_post_insn(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
        <span class="self">self</span>.stack_map = <span class="prelude-val">None</span>;
    }

    <span class="kw">fn </span>cur_srcloc(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RelSourceLoc {
        <span class="self">self</span>.cur_srcloc
    }
}

<span class="doccomment">/// Constant state used during function compilation.
</span><span class="kw">pub struct </span>EmitInfo {
    isa_flags: s390x_settings::Flags,
}

<span class="kw">impl </span>EmitInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(isa_flags: s390x_settings::Flags) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{ isa_flags }
    }
}

<span class="kw">impl </span>MachInstEmit <span class="kw">for </span>Inst {
    <span class="kw">type </span>State = EmitState;
    <span class="kw">type </span>Info = EmitInfo;

    <span class="kw">fn </span>emit(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        allocs: <span class="kw-2">&amp;</span>[Allocation],
        sink: <span class="kw-2">&amp;mut </span>MachBuffer&lt;Inst&gt;,
        emit_info: <span class="kw-2">&amp;</span><span class="self">Self</span>::Info,
        state: <span class="kw-2">&amp;mut </span>EmitState,
    ) {
        <span class="kw">let </span><span class="kw-2">mut </span>allocs = AllocationConsumer::new(allocs);

        <span class="comment">// Verify that we can emit this Inst in the current ISA
        </span><span class="kw">let </span>matches_isa_flags = |iset_requirement: <span class="kw-2">&amp;</span>InstructionSet| -&gt; bool {
            <span class="kw">match </span>iset_requirement {
                <span class="comment">// Baseline ISA is z14
                </span>InstructionSet::Base =&gt; <span class="bool-val">true</span>,
                <span class="comment">// Miscellaneous-Instruction-Extensions Facility 2 (z15)
                </span>InstructionSet::MIE2 =&gt; emit_info.isa_flags.has_mie2(),
                <span class="comment">// Vector-Enhancements Facility 2 (z15)
                </span>InstructionSet::VXRS_EXT2 =&gt; emit_info.isa_flags.has_vxrs_ext2(),
            }
        };
        <span class="kw">let </span>isa_requirements = <span class="self">self</span>.available_in_isa();
        <span class="kw">if </span>!matches_isa_flags(<span class="kw-2">&amp;</span>isa_requirements) {
            <span class="macro">panic!</span>(
                <span class="string">&quot;Cannot emit inst &#39;{:?}&#39; for target; failed to match ISA requirements: {:?}&quot;</span>,
                <span class="self">self</span>, isa_requirements
            )
        }

        <span class="comment">// N.B.: we *must* not exceed the &quot;worst-case size&quot; used to compute
        // where to insert islands, except when islands are explicitly triggered
        // (with an `EmitIsland`). We check this in debug builds. This is `mut`
        // to allow disabling the check for `JTSequence`, which is always
        // emitted following an `EmitIsland`.
        </span><span class="kw">let </span><span class="kw-2">mut </span>start_off = sink.cur_offset();

        <span class="kw">match </span><span class="self">self </span>{
            <span class="kw-2">&amp;</span>Inst::AluRRR { alu_op, rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, have_rr) = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; (<span class="number">0xb9f8</span>, <span class="bool-val">true</span>),        <span class="comment">// ARK
                    </span>ALUOp::Add64 =&gt; (<span class="number">0xb9e8</span>, <span class="bool-val">true</span>),        <span class="comment">// AGRK
                    </span>ALUOp::AddLogical32 =&gt; (<span class="number">0xb9fa</span>, <span class="bool-val">true</span>), <span class="comment">// ALRK
                    </span>ALUOp::AddLogical64 =&gt; (<span class="number">0xb9ea</span>, <span class="bool-val">true</span>), <span class="comment">// ALGRK
                    </span>ALUOp::Sub32 =&gt; (<span class="number">0xb9f9</span>, <span class="bool-val">true</span>),        <span class="comment">// SRK
                    </span>ALUOp::Sub64 =&gt; (<span class="number">0xb9e9</span>, <span class="bool-val">true</span>),        <span class="comment">// SGRK
                    </span>ALUOp::SubLogical32 =&gt; (<span class="number">0xb9fb</span>, <span class="bool-val">true</span>), <span class="comment">// SLRK
                    </span>ALUOp::SubLogical64 =&gt; (<span class="number">0xb9eb</span>, <span class="bool-val">true</span>), <span class="comment">// SLGRK
                    </span>ALUOp::Mul32 =&gt; (<span class="number">0xb9fd</span>, <span class="bool-val">true</span>),        <span class="comment">// MSRKC
                    </span>ALUOp::Mul64 =&gt; (<span class="number">0xb9ed</span>, <span class="bool-val">true</span>),        <span class="comment">// MSGRKC
                    </span>ALUOp::And32 =&gt; (<span class="number">0xb9f4</span>, <span class="bool-val">true</span>),        <span class="comment">// NRK
                    </span>ALUOp::And64 =&gt; (<span class="number">0xb9e4</span>, <span class="bool-val">true</span>),        <span class="comment">// NGRK
                    </span>ALUOp::Orr32 =&gt; (<span class="number">0xb9f6</span>, <span class="bool-val">true</span>),        <span class="comment">// ORK
                    </span>ALUOp::Orr64 =&gt; (<span class="number">0xb9e6</span>, <span class="bool-val">true</span>),        <span class="comment">// OGRK
                    </span>ALUOp::Xor32 =&gt; (<span class="number">0xb9f7</span>, <span class="bool-val">true</span>),        <span class="comment">// XRK
                    </span>ALUOp::Xor64 =&gt; (<span class="number">0xb9e7</span>, <span class="bool-val">true</span>),        <span class="comment">// XGRK
                    </span>ALUOp::NotAnd32 =&gt; (<span class="number">0xb974</span>, <span class="bool-val">false</span>),    <span class="comment">// NNRK
                    </span>ALUOp::NotAnd64 =&gt; (<span class="number">0xb964</span>, <span class="bool-val">false</span>),    <span class="comment">// NNGRK
                    </span>ALUOp::NotOrr32 =&gt; (<span class="number">0xb976</span>, <span class="bool-val">false</span>),    <span class="comment">// NORK
                    </span>ALUOp::NotOrr64 =&gt; (<span class="number">0xb966</span>, <span class="bool-val">false</span>),    <span class="comment">// NOGRK
                    </span>ALUOp::NotXor32 =&gt; (<span class="number">0xb977</span>, <span class="bool-val">false</span>),    <span class="comment">// NXRK
                    </span>ALUOp::NotXor64 =&gt; (<span class="number">0xb967</span>, <span class="bool-val">false</span>),    <span class="comment">// NXGRK
                    </span>ALUOp::AndNot32 =&gt; (<span class="number">0xb9f5</span>, <span class="bool-val">false</span>),    <span class="comment">// NCRK
                    </span>ALUOp::AndNot64 =&gt; (<span class="number">0xb9e5</span>, <span class="bool-val">false</span>),    <span class="comment">// NCGRK
                    </span>ALUOp::OrrNot32 =&gt; (<span class="number">0xb975</span>, <span class="bool-val">false</span>),    <span class="comment">// OCRK
                    </span>ALUOp::OrrNot64 =&gt; (<span class="number">0xb965</span>, <span class="bool-val">false</span>),    <span class="comment">// OCGRK
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">if </span>have_rr &amp;&amp; rd.to_reg() == rn {
                    <span class="kw">let </span>inst = Inst::AluRR {
                        alu_op,
                        rd,
                        ri: rn,
                        rm,
                    };
                    inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_rrf_ab(opcode, rd.to_reg(), rn, rm, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::AluRRSImm16 {
                alu_op,
                rd,
                rn,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">if </span>rd.to_reg() == rn {
                    <span class="kw">let </span>inst = Inst::AluRSImm16 {
                        alu_op,
                        rd,
                        ri: rn,
                        imm,
                    };
                    inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="kw">match </span>alu_op {
                        ALUOp::Add32 =&gt; <span class="number">0xecd8</span>, <span class="comment">// AHIK
                        </span>ALUOp::Add64 =&gt; <span class="number">0xecd9</span>, <span class="comment">// AGHIK
                        </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    };
                    put(sink, <span class="kw-2">&amp;</span>enc_rie_d(opcode, rd.to_reg(), rn, imm <span class="kw">as </span>u16));
                }
            }
            <span class="kw-2">&amp;</span>Inst::AluRR { alu_op, rd, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, is_rre) = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; (<span class="number">0x1a</span>, <span class="bool-val">false</span>),              <span class="comment">// AR
                    </span>ALUOp::Add64 =&gt; (<span class="number">0xb908</span>, <span class="bool-val">true</span>),             <span class="comment">// AGR
                    </span>ALUOp::Add64Ext32 =&gt; (<span class="number">0xb918</span>, <span class="bool-val">true</span>),        <span class="comment">// AGFR
                    </span>ALUOp::AddLogical32 =&gt; (<span class="number">0x1e</span>, <span class="bool-val">false</span>),       <span class="comment">// ALR
                    </span>ALUOp::AddLogical64 =&gt; (<span class="number">0xb90a</span>, <span class="bool-val">true</span>),      <span class="comment">// ALGR
                    </span>ALUOp::AddLogical64Ext32 =&gt; (<span class="number">0xb91a</span>, <span class="bool-val">true</span>), <span class="comment">// ALGFR
                    </span>ALUOp::Sub32 =&gt; (<span class="number">0x1b</span>, <span class="bool-val">false</span>),              <span class="comment">// SR
                    </span>ALUOp::Sub64 =&gt; (<span class="number">0xb909</span>, <span class="bool-val">true</span>),             <span class="comment">// SGR
                    </span>ALUOp::Sub64Ext32 =&gt; (<span class="number">0xb919</span>, <span class="bool-val">true</span>),        <span class="comment">// SGFR
                    </span>ALUOp::SubLogical32 =&gt; (<span class="number">0x1f</span>, <span class="bool-val">false</span>),       <span class="comment">// SLR
                    </span>ALUOp::SubLogical64 =&gt; (<span class="number">0xb90b</span>, <span class="bool-val">true</span>),      <span class="comment">// SLGR
                    </span>ALUOp::SubLogical64Ext32 =&gt; (<span class="number">0xb91b</span>, <span class="bool-val">true</span>), <span class="comment">// SLGFR
                    </span>ALUOp::Mul32 =&gt; (<span class="number">0xb252</span>, <span class="bool-val">true</span>),             <span class="comment">// MSR
                    </span>ALUOp::Mul64 =&gt; (<span class="number">0xb90c</span>, <span class="bool-val">true</span>),             <span class="comment">// MSGR
                    </span>ALUOp::Mul64Ext32 =&gt; (<span class="number">0xb91c</span>, <span class="bool-val">true</span>),        <span class="comment">// MSGFR
                    </span>ALUOp::And32 =&gt; (<span class="number">0x14</span>, <span class="bool-val">false</span>),              <span class="comment">// NR
                    </span>ALUOp::And64 =&gt; (<span class="number">0xb980</span>, <span class="bool-val">true</span>),             <span class="comment">// NGR
                    </span>ALUOp::Orr32 =&gt; (<span class="number">0x16</span>, <span class="bool-val">false</span>),              <span class="comment">// OR
                    </span>ALUOp::Orr64 =&gt; (<span class="number">0xb981</span>, <span class="bool-val">true</span>),             <span class="comment">// OGR
                    </span>ALUOp::Xor32 =&gt; (<span class="number">0x17</span>, <span class="bool-val">false</span>),              <span class="comment">// XR
                    </span>ALUOp::Xor64 =&gt; (<span class="number">0xb982</span>, <span class="bool-val">true</span>),             <span class="comment">// XGR
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">if </span>is_rre {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rm));
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rm));
                }
            }
            <span class="kw-2">&amp;</span>Inst::AluRX {
                alu_op,
                rd,
                ri,
                <span class="kw-2">ref </span>mem,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_rx, opcode_rxy) = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x5a</span>), <span class="prelude-val">Some</span>(<span class="number">0xe35a</span>)),        <span class="comment">// A(Y)
                    </span>ALUOp::Add32Ext16 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x4a</span>), <span class="prelude-val">Some</span>(<span class="number">0xe34a</span>)),   <span class="comment">// AH(Y)
                    </span>ALUOp::Add64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe308</span>)),              <span class="comment">// AG
                    </span>ALUOp::Add64Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe338</span>)),         <span class="comment">// AGH
                    </span>ALUOp::Add64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe318</span>)),         <span class="comment">// AGF
                    </span>ALUOp::AddLogical32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x5e</span>), <span class="prelude-val">Some</span>(<span class="number">0xe35e</span>)), <span class="comment">// AL(Y)
                    </span>ALUOp::AddLogical64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe30a</span>)),       <span class="comment">// ALG
                    </span>ALUOp::AddLogical64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe31a</span>)),  <span class="comment">// ALGF
                    </span>ALUOp::Sub32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x5b</span>), <span class="prelude-val">Some</span>(<span class="number">0xe35b</span>)),        <span class="comment">// S(Y)
                    </span>ALUOp::Sub32Ext16 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x4b</span>), <span class="prelude-val">Some</span>(<span class="number">0xe37b</span>)),   <span class="comment">// SH(Y)
                    </span>ALUOp::Sub64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe309</span>)),              <span class="comment">// SG
                    </span>ALUOp::Sub64Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe339</span>)),         <span class="comment">// SGH
                    </span>ALUOp::Sub64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe319</span>)),         <span class="comment">// SGF
                    </span>ALUOp::SubLogical32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x5f</span>), <span class="prelude-val">Some</span>(<span class="number">0xe35f</span>)), <span class="comment">// SL(Y)
                    </span>ALUOp::SubLogical64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe30b</span>)),       <span class="comment">// SLG
                    </span>ALUOp::SubLogical64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe31b</span>)),  <span class="comment">// SLGF
                    </span>ALUOp::Mul32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x71</span>), <span class="prelude-val">Some</span>(<span class="number">0xe351</span>)),        <span class="comment">// MS(Y)
                    </span>ALUOp::Mul32Ext16 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x4c</span>), <span class="prelude-val">Some</span>(<span class="number">0xe37c</span>)),   <span class="comment">// MH(Y)
                    </span>ALUOp::Mul64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe30c</span>)),              <span class="comment">// MSG
                    </span>ALUOp::Mul64Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe33c</span>)),         <span class="comment">// MSH
                    </span>ALUOp::Mul64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe31c</span>)),         <span class="comment">// MSGF
                    </span>ALUOp::And32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x54</span>), <span class="prelude-val">Some</span>(<span class="number">0xe354</span>)),        <span class="comment">// N(Y)
                    </span>ALUOp::And64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe380</span>)),              <span class="comment">// NG
                    </span>ALUOp::Orr32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x56</span>), <span class="prelude-val">Some</span>(<span class="number">0xe356</span>)),        <span class="comment">// O(Y)
                    </span>ALUOp::Orr64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe381</span>)),              <span class="comment">// OG
                    </span>ALUOp::Xor32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x57</span>), <span class="prelude-val">Some</span>(<span class="number">0xe357</span>)),        <span class="comment">// X(Y)
                    </span>ALUOp::Xor64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe382</span>)),              <span class="comment">// XG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">let </span>rd = rd.to_reg();
                mem_emit(
                    rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, <span class="prelude-val">None</span>, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::AluRSImm16 {
                alu_op,
                rd,
                ri,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; <span class="number">0xa7a</span>, <span class="comment">// AHI
                    </span>ALUOp::Add64 =&gt; <span class="number">0xa7b</span>, <span class="comment">// AGHI
                    </span>ALUOp::Mul32 =&gt; <span class="number">0xa7c</span>, <span class="comment">// MHI
                    </span>ALUOp::Mul64 =&gt; <span class="number">0xa7d</span>, <span class="comment">// MGHI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u16));
            }
            <span class="kw-2">&amp;</span>Inst::AluRSImm32 {
                alu_op,
                rd,
                ri,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; <span class="number">0xc29</span>, <span class="comment">// AFI
                    </span>ALUOp::Add64 =&gt; <span class="number">0xc28</span>, <span class="comment">// AGFI
                    </span>ALUOp::Mul32 =&gt; <span class="number">0xc21</span>, <span class="comment">// MSFI
                    </span>ALUOp::Mul64 =&gt; <span class="number">0xc20</span>, <span class="comment">// MSGFI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u32));
            }
            <span class="kw-2">&amp;</span>Inst::AluRUImm32 {
                alu_op,
                rd,
                ri,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>alu_op {
                    ALUOp::AddLogical32 =&gt; <span class="number">0xc2b</span>, <span class="comment">// ALFI
                    </span>ALUOp::AddLogical64 =&gt; <span class="number">0xc2a</span>, <span class="comment">// ALGFI
                    </span>ALUOp::SubLogical32 =&gt; <span class="number">0xc25</span>, <span class="comment">// SLFI
                    </span>ALUOp::SubLogical64 =&gt; <span class="number">0xc24</span>, <span class="comment">// SLGFI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm));
            }
            <span class="kw-2">&amp;</span>Inst::AluRUImm16Shifted {
                alu_op,
                rd,
                ri,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>(alu_op, imm.shift) {
                    (ALUOp::And32, <span class="number">0</span>) =&gt; <span class="number">0xa57</span>, <span class="comment">// NILL
                    </span>(ALUOp::And32, <span class="number">1</span>) =&gt; <span class="number">0xa56</span>, <span class="comment">// NILH
                    </span>(ALUOp::And64, <span class="number">0</span>) =&gt; <span class="number">0xa57</span>, <span class="comment">// NILL
                    </span>(ALUOp::And64, <span class="number">1</span>) =&gt; <span class="number">0xa56</span>, <span class="comment">// NILH
                    </span>(ALUOp::And64, <span class="number">2</span>) =&gt; <span class="number">0xa55</span>, <span class="comment">// NIHL
                    </span>(ALUOp::And64, <span class="number">3</span>) =&gt; <span class="number">0xa54</span>, <span class="comment">// NIHL
                    </span>(ALUOp::Orr32, <span class="number">0</span>) =&gt; <span class="number">0xa5b</span>, <span class="comment">// OILL
                    </span>(ALUOp::Orr32, <span class="number">1</span>) =&gt; <span class="number">0xa5a</span>, <span class="comment">// OILH
                    </span>(ALUOp::Orr64, <span class="number">0</span>) =&gt; <span class="number">0xa5b</span>, <span class="comment">// OILL
                    </span>(ALUOp::Orr64, <span class="number">1</span>) =&gt; <span class="number">0xa5a</span>, <span class="comment">// OILH
                    </span>(ALUOp::Orr64, <span class="number">2</span>) =&gt; <span class="number">0xa59</span>, <span class="comment">// OIHL
                    </span>(ALUOp::Orr64, <span class="number">3</span>) =&gt; <span class="number">0xa58</span>, <span class="comment">// OIHH
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm.bits));
            }
            <span class="kw-2">&amp;</span>Inst::AluRUImm32Shifted {
                alu_op,
                rd,
                ri,
                imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>(alu_op, imm.shift) {
                    (ALUOp::And32, <span class="number">0</span>) =&gt; <span class="number">0xc0b</span>, <span class="comment">// NILF
                    </span>(ALUOp::And64, <span class="number">0</span>) =&gt; <span class="number">0xc0b</span>, <span class="comment">// NILF
                    </span>(ALUOp::And64, <span class="number">1</span>) =&gt; <span class="number">0xc0a</span>, <span class="comment">// NIHF
                    </span>(ALUOp::Orr32, <span class="number">0</span>) =&gt; <span class="number">0xc0d</span>, <span class="comment">// OILF
                    </span>(ALUOp::Orr64, <span class="number">0</span>) =&gt; <span class="number">0xc0d</span>, <span class="comment">// OILF
                    </span>(ALUOp::Orr64, <span class="number">1</span>) =&gt; <span class="number">0xc0c</span>, <span class="comment">// OILF
                    </span>(ALUOp::Xor32, <span class="number">0</span>) =&gt; <span class="number">0xc07</span>, <span class="comment">// XILF
                    </span>(ALUOp::Xor64, <span class="number">0</span>) =&gt; <span class="number">0xc07</span>, <span class="comment">// XILF
                    </span>(ALUOp::Xor64, <span class="number">1</span>) =&gt; <span class="number">0xc06</span>, <span class="comment">// XILH
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm.bits));
            }

            <span class="kw-2">&amp;</span>Inst::SMulWide { rd, rn, rm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());

                <span class="kw">let </span>opcode = <span class="number">0xb9ec</span>; <span class="comment">// MGRK
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rrf_ab(opcode, rd1.to_reg(), rn, rm, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::UMulWide { rd, ri, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd2.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xb986</span>; <span class="comment">// MLGR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn));
            }
            <span class="kw-2">&amp;</span>Inst::SDivMod32 { rd, ri, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd2.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xb91d</span>; <span class="comment">// DSGFR
                </span><span class="kw">let </span>trap_code = TrapCode::IntegerDivisionByZero;
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::SDivMod64 { rd, ri, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd2.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xb90d</span>; <span class="comment">// DSGR
                </span><span class="kw">let </span>trap_code = TrapCode::IntegerDivisionByZero;
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::UDivMod32 { rd, ri, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());
                <span class="kw">let </span>ri1 = allocs.next(ri.hi);
                <span class="kw">let </span>ri2 = allocs.next(ri.lo);
                <span class="macro">debug_assert_eq!</span>(rd1.to_reg(), ri1);
                <span class="macro">debug_assert_eq!</span>(rd2.to_reg(), ri2);

                <span class="kw">let </span>opcode = <span class="number">0xb997</span>; <span class="comment">// DLR
                </span><span class="kw">let </span>trap_code = TrapCode::IntegerDivisionByZero;
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::UDivMod64 { rd, ri, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());
                <span class="kw">let </span>ri1 = allocs.next(ri.hi);
                <span class="kw">let </span>ri2 = allocs.next(ri.lo);
                <span class="macro">debug_assert_eq!</span>(rd1.to_reg(), ri1);
                <span class="macro">debug_assert_eq!</span>(rd2.to_reg(), ri2);

                <span class="kw">let </span>opcode = <span class="number">0xb987</span>; <span class="comment">// DLGR
                </span><span class="kw">let </span>trap_code = TrapCode::IntegerDivisionByZero;
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::Flogr { rd, rn } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rd1 = allocs.next_writable(rd.hi);
                <span class="kw">let </span>rd2 = allocs.next_writable(rd.lo);
                <span class="macro">debug_assert_valid_regpair!</span>(rd1.to_reg(), rd2.to_reg());

                <span class="kw">let </span>opcode = <span class="number">0xb983</span>; <span class="comment">// FLOGR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd1.to_reg(), rn));
            }

            <span class="kw-2">&amp;</span>Inst::ShiftRR {
                shift_op,
                rd,
                rn,
                shift_imm,
                shift_reg,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>shift_reg = allocs.next(shift_reg);

                <span class="kw">let </span>opcode = <span class="kw">match </span>shift_op {
                    ShiftOp::RotL32 =&gt; <span class="number">0xeb1d</span>, <span class="comment">// RLL
                    </span>ShiftOp::RotL64 =&gt; <span class="number">0xeb1c</span>, <span class="comment">// RLLG
                    </span>ShiftOp::LShL32 =&gt; <span class="number">0xebdf</span>, <span class="comment">// SLLK  (SLL ?)
                    </span>ShiftOp::LShL64 =&gt; <span class="number">0xeb0d</span>, <span class="comment">// SLLG
                    </span>ShiftOp::LShR32 =&gt; <span class="number">0xebde</span>, <span class="comment">// SRLK  (SRL ?)
                    </span>ShiftOp::LShR64 =&gt; <span class="number">0xeb0c</span>, <span class="comment">// SRLG
                    </span>ShiftOp::AShR32 =&gt; <span class="number">0xebdc</span>, <span class="comment">// SRAK  (SRA ?)
                    </span>ShiftOp::AShR64 =&gt; <span class="number">0xeb0a</span>, <span class="comment">// SRAG
                </span>};
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rsy(opcode, rd.to_reg(), rn, shift_reg, shift_imm.into()),
                );
            }

            <span class="kw-2">&amp;</span>Inst::RxSBG {
                op,
                rd,
                ri,
                rn,
                start_bit,
                end_bit,
                rotate_amt,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    RxSBGOp::Insert =&gt; <span class="number">0xec59</span>, <span class="comment">// RISBGN
                    </span>RxSBGOp::And =&gt; <span class="number">0xec54</span>,    <span class="comment">// RNSBG
                    </span>RxSBGOp::Or =&gt; <span class="number">0xec56</span>,     <span class="comment">// ROSBG
                    </span>RxSBGOp::Xor =&gt; <span class="number">0xec57</span>,    <span class="comment">// RXSBG
                </span>};
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rie_f(
                        opcode,
                        rd.to_reg(),
                        rn,
                        start_bit,
                        end_bit,
                        (rotate_amt <span class="kw">as </span>u8) &amp; <span class="number">63</span>,
                    ),
                );
            }

            <span class="kw-2">&amp;</span>Inst::RxSBGTest {
                op,
                rd,
                rn,
                start_bit,
                end_bit,
                rotate_amt,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    RxSBGOp::And =&gt; <span class="number">0xec54</span>, <span class="comment">// RNSBG
                    </span>RxSBGOp::Or =&gt; <span class="number">0xec56</span>,  <span class="comment">// ROSBG
                    </span>RxSBGOp::Xor =&gt; <span class="number">0xec57</span>, <span class="comment">// RXSBG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rie_f(
                        opcode,
                        rd,
                        rn,
                        start_bit | <span class="number">0x80</span>,
                        end_bit,
                        (rotate_amt <span class="kw">as </span>u8) &amp; <span class="number">63</span>,
                    ),
                );
            }

            <span class="kw-2">&amp;</span>Inst::UnaryRR { op, rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">match </span>op {
                    UnaryOp::Abs32 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0x10</span>; <span class="comment">// LPR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::Abs64 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb900</span>; <span class="comment">// LPGR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::Abs64Ext32 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb910</span>; <span class="comment">// LPGFR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::Neg32 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0x13</span>; <span class="comment">// LCR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::Neg64 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb903</span>; <span class="comment">// LCGR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::Neg64Ext32 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb913</span>; <span class="comment">// LCGFR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::PopcntByte =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb9e1</span>; <span class="comment">// POPCNT
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rrf_cde(opcode, rd.to_reg(), rn, <span class="number">0</span>, <span class="number">0</span>));
                    }
                    UnaryOp::PopcntReg =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb9e1</span>; <span class="comment">// POPCNT
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rrf_cde(opcode, rd.to_reg(), rn, <span class="number">8</span>, <span class="number">0</span>));
                    }
                    UnaryOp::BSwap32 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb91f</span>; <span class="comment">// LRVR
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                    UnaryOp::BSwap64 =&gt; {
                        <span class="kw">let </span>opcode = <span class="number">0xb90f</span>; <span class="comment">// LRVRG
                        </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
                    }
                }
            }

            <span class="kw-2">&amp;</span>Inst::Extend {
                rd,
                rn,
                signed,
                from_bits,
                to_bits,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>(signed, from_bits, to_bits) {
                    (<span class="kw">_</span>, <span class="number">1</span>, <span class="number">32</span>) =&gt; <span class="number">0xb926</span>,      <span class="comment">// LBR
                    </span>(<span class="kw">_</span>, <span class="number">1</span>, <span class="number">64</span>) =&gt; <span class="number">0xb906</span>,      <span class="comment">// LGBR
                    </span>(<span class="bool-val">false</span>, <span class="number">8</span>, <span class="number">32</span>) =&gt; <span class="number">0xb994</span>,  <span class="comment">// LLCR
                    </span>(<span class="bool-val">false</span>, <span class="number">8</span>, <span class="number">64</span>) =&gt; <span class="number">0xb984</span>,  <span class="comment">// LLGCR
                    </span>(<span class="bool-val">true</span>, <span class="number">8</span>, <span class="number">32</span>) =&gt; <span class="number">0xb926</span>,   <span class="comment">// LBR
                    </span>(<span class="bool-val">true</span>, <span class="number">8</span>, <span class="number">64</span>) =&gt; <span class="number">0xb906</span>,   <span class="comment">// LGBR
                    </span>(<span class="bool-val">false</span>, <span class="number">16</span>, <span class="number">32</span>) =&gt; <span class="number">0xb995</span>, <span class="comment">// LLHR
                    </span>(<span class="bool-val">false</span>, <span class="number">16</span>, <span class="number">64</span>) =&gt; <span class="number">0xb985</span>, <span class="comment">// LLGHR
                    </span>(<span class="bool-val">true</span>, <span class="number">16</span>, <span class="number">32</span>) =&gt; <span class="number">0xb927</span>,  <span class="comment">// LHR
                    </span>(<span class="bool-val">true</span>, <span class="number">16</span>, <span class="number">64</span>) =&gt; <span class="number">0xb907</span>,  <span class="comment">// LGHR
                    </span>(<span class="bool-val">false</span>, <span class="number">32</span>, <span class="number">64</span>) =&gt; <span class="number">0xb916</span>, <span class="comment">// LLGFR
                    </span>(<span class="bool-val">true</span>, <span class="number">32</span>, <span class="number">64</span>) =&gt; <span class="number">0xb914</span>,  <span class="comment">// LGFR
                    </span><span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unsupported extend combination: signed = {}, from_bits = {}, to_bits = {}&quot;</span>,
                        signed, from_bits, to_bits
                    ),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rn));
            }

            <span class="kw-2">&amp;</span>Inst::CmpRR { op, rn, rm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, is_rre) = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; (<span class="number">0x19</span>, <span class="bool-val">false</span>),       <span class="comment">// CR
                    </span>CmpOp::CmpS64 =&gt; (<span class="number">0xb920</span>, <span class="bool-val">true</span>),      <span class="comment">// CGR
                    </span>CmpOp::CmpS64Ext32 =&gt; (<span class="number">0xb930</span>, <span class="bool-val">true</span>), <span class="comment">// CGFR
                    </span>CmpOp::CmpL32 =&gt; (<span class="number">0x15</span>, <span class="bool-val">false</span>),       <span class="comment">// CLR
                    </span>CmpOp::CmpL64 =&gt; (<span class="number">0xb921</span>, <span class="bool-val">true</span>),      <span class="comment">// CLGR
                    </span>CmpOp::CmpL64Ext32 =&gt; (<span class="number">0xb931</span>, <span class="bool-val">true</span>), <span class="comment">// CLGFR
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">if </span>is_rre {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rn, rm));
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rn, rm));
                }
            }
            <span class="kw-2">&amp;</span>Inst::CmpRX { op, rn, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_rx, opcode_rxy, opcode_ril) = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x59</span>), <span class="prelude-val">Some</span>(<span class="number">0xe359</span>), <span class="prelude-val">Some</span>(<span class="number">0xc6d</span>)), <span class="comment">// C(Y), CRL
                    </span>CmpOp::CmpS32Ext16 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x49</span>), <span class="prelude-val">Some</span>(<span class="number">0xe379</span>), <span class="prelude-val">Some</span>(<span class="number">0xc65</span>)), <span class="comment">// CH(Y), CHRL
                    </span>CmpOp::CmpS64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe320</span>), <span class="prelude-val">Some</span>(<span class="number">0xc68</span>)),       <span class="comment">// CG, CGRL
                    </span>CmpOp::CmpS64Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe334</span>), <span class="prelude-val">Some</span>(<span class="number">0xc64</span>)),  <span class="comment">// CGH, CGHRL
                    </span>CmpOp::CmpS64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe330</span>), <span class="prelude-val">Some</span>(<span class="number">0xc6c</span>)),  <span class="comment">// CGF, CGFRL
                    </span>CmpOp::CmpL32 =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x55</span>), <span class="prelude-val">Some</span>(<span class="number">0xe355</span>), <span class="prelude-val">Some</span>(<span class="number">0xc6f</span>)), <span class="comment">// CL(Y), CLRL
                    </span>CmpOp::CmpL32Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xc67</span>)),          <span class="comment">// CLHRL
                    </span>CmpOp::CmpL64 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe321</span>), <span class="prelude-val">Some</span>(<span class="number">0xc6a</span>)),       <span class="comment">// CLG, CLGRL
                    </span>CmpOp::CmpL64Ext16 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xc66</span>)),          <span class="comment">// CLGHRL
                    </span>CmpOp::CmpL64Ext32 =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe331</span>), <span class="prelude-val">Some</span>(<span class="number">0xc6e</span>)),  <span class="comment">// CLGF, CLGFRL
                </span>};
                mem_emit(
                    rn, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, opcode_ril, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::CmpRSImm16 { op, rn, imm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; <span class="number">0xa7e</span>, <span class="comment">// CHI
                    </span>CmpOp::CmpS64 =&gt; <span class="number">0xa7f</span>, <span class="comment">// CGHI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rn, imm <span class="kw">as </span>u16));
            }
            <span class="kw-2">&amp;</span>Inst::CmpRSImm32 { op, rn, imm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; <span class="number">0xc2d</span>, <span class="comment">// CFI
                    </span>CmpOp::CmpS64 =&gt; <span class="number">0xc2c</span>, <span class="comment">// CGFI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rn, imm <span class="kw">as </span>u32));
            }
            <span class="kw-2">&amp;</span>Inst::CmpRUImm32 { op, rn, imm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpL32 =&gt; <span class="number">0xc2f</span>, <span class="comment">// CLFI
                    </span>CmpOp::CmpL64 =&gt; <span class="number">0xc2e</span>, <span class="comment">// CLGFI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rn, imm));
            }
            <span class="kw-2">&amp;</span>Inst::CmpTrapRR {
                op,
                rn,
                rm,
                cond,
                trap_code,
            } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; <span class="number">0xb972</span>, <span class="comment">// CRT
                    </span>CmpOp::CmpS64 =&gt; <span class="number">0xb960</span>, <span class="comment">// CGRT
                    </span>CmpOp::CmpL32 =&gt; <span class="number">0xb973</span>, <span class="comment">// CLRT
                    </span>CmpOp::CmpL64 =&gt; <span class="number">0xb961</span>, <span class="comment">// CLGRT
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put_with_trap(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rrf_cde(opcode, rn, rm, cond.bits(), <span class="number">0</span>),
                    trap_code,
                );
            }
            <span class="kw-2">&amp;</span>Inst::CmpTrapRSImm16 {
                op,
                rn,
                imm,
                cond,
                trap_code,
            } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpS32 =&gt; <span class="number">0xec72</span>, <span class="comment">// CIT
                    </span>CmpOp::CmpS64 =&gt; <span class="number">0xec70</span>, <span class="comment">// CGIT
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put_with_trap(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rie_a(opcode, rn, imm <span class="kw">as </span>u16, cond.bits()),
                    trap_code,
                );
            }
            <span class="kw-2">&amp;</span>Inst::CmpTrapRUImm16 {
                op,
                rn,
                imm,
                cond,
                trap_code,
            } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="kw">match </span>op {
                    CmpOp::CmpL32 =&gt; <span class="number">0xec73</span>, <span class="comment">// CLFIT
                    </span>CmpOp::CmpL64 =&gt; <span class="number">0xec71</span>, <span class="comment">// CLGIT
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_rie_a(opcode, rn, imm, cond.bits()), trap_code);
            }

            <span class="kw-2">&amp;</span>Inst::AtomicRmw {
                alu_op,
                rd,
                rn,
                <span class="kw-2">ref </span>mem,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode = <span class="kw">match </span>alu_op {
                    ALUOp::Add32 =&gt; <span class="number">0xebf8</span>,        <span class="comment">// LAA
                    </span>ALUOp::Add64 =&gt; <span class="number">0xebe8</span>,        <span class="comment">// LAAG
                    </span>ALUOp::AddLogical32 =&gt; <span class="number">0xebfa</span>, <span class="comment">// LAAL
                    </span>ALUOp::AddLogical64 =&gt; <span class="number">0xebea</span>, <span class="comment">// LAALG
                    </span>ALUOp::And32 =&gt; <span class="number">0xebf4</span>,        <span class="comment">// LAN
                    </span>ALUOp::And64 =&gt; <span class="number">0xebe4</span>,        <span class="comment">// LANG
                    </span>ALUOp::Orr32 =&gt; <span class="number">0xebf6</span>,        <span class="comment">// LAO
                    </span>ALUOp::Orr64 =&gt; <span class="number">0xebe6</span>,        <span class="comment">// LAOG
                    </span>ALUOp::Xor32 =&gt; <span class="number">0xebf7</span>,        <span class="comment">// LAX
                    </span>ALUOp::Xor64 =&gt; <span class="number">0xebe7</span>,        <span class="comment">// LAXG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>rd = rd.to_reg();
                mem_rs_emit(
                    rd,
                    rn,
                    <span class="kw-2">&amp;</span>mem,
                    <span class="prelude-val">None</span>,
                    <span class="prelude-val">Some</span>(opcode),
                    <span class="bool-val">true</span>,
                    sink,
                    emit_info,
                    state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::Loop { <span class="kw-2">ref </span>body, cond } =&gt; {
                <span class="comment">// This sequence is *one* instruction in the vcode, and is expanded only here at
                // emission time, because it requires branching to internal labels.
                </span><span class="kw">let </span>loop_label = sink.get_label();
                <span class="kw">let </span>done_label = sink.get_label();

                <span class="comment">// Emit label at the start of the loop.
                </span>sink.bind_label(loop_label);

                <span class="kw">for </span>inst <span class="kw">in </span>(<span class="kw-2">&amp;</span>body).into_iter() {
                    <span class="kw">let </span>op_count = count_operands(inst);
                    <span class="kw">let </span>sub_allocs = allocs.next_n(op_count);
                    <span class="kw">match </span><span class="kw-2">&amp;</span>inst {
                        <span class="comment">// Replace a CondBreak with a branch to done_label.
                        </span><span class="kw-2">&amp;</span>Inst::CondBreak { cond } =&gt; {
                            <span class="kw">let </span>inst = Inst::OneWayCondBr {
                                target: done_label,
                                cond: <span class="kw-2">*</span>cond,
                            };
                            inst.emit(<span class="kw-2">&amp;</span>sub_allocs[..], sink, emit_info, state);
                        }
                        <span class="kw">_ </span>=&gt; inst.emit(<span class="kw-2">&amp;</span>sub_allocs[..], sink, emit_info, state),
                    };
                }

                <span class="kw">let </span>inst = Inst::OneWayCondBr {
                    target: loop_label,
                    cond,
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);

                <span class="comment">// Emit label at the end of the loop.
                </span>sink.bind_label(done_label);
            }
            <span class="kw-2">&amp;</span>Inst::CondBreak { .. } =&gt; <span class="macro">unreachable!</span>(), <span class="comment">// Only valid inside a Loop.
            </span><span class="kw-2">&amp;</span>Inst::AtomicCas32 {
                rd,
                ri,
                rn,
                <span class="kw-2">ref </span>mem,
            }
            | <span class="kw-2">&amp;</span>Inst::AtomicCas64 {
                rd,
                ri,
                rn,
                <span class="kw-2">ref </span>mem,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_rs, opcode_rsy) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::AtomicCas32 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0xba</span>), <span class="prelude-val">Some</span>(<span class="number">0xeb14</span>)), <span class="comment">// CS(Y)
                    </span><span class="kw-2">&amp;</span>Inst::AtomicCas64 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xeb30</span>)),       <span class="comment">// CSG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>rd = rd.to_reg();
                mem_rs_emit(
                    rd, rn, <span class="kw-2">&amp;</span>mem, opcode_rs, opcode_rsy, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::Fence =&gt; {
                put(sink, <span class="kw-2">&amp;</span>enc_e(<span class="number">0x07e0</span>));
            }

            <span class="kw-2">&amp;</span>Inst::Load32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load32ZExt8 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load32SExt8 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load32ZExt16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load32SExt16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64ZExt8 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64SExt8 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64ZExt16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64SExt16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64ZExt32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Load64SExt32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::LoadRev16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::LoadRev32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::LoadRev64 { rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_rx, opcode_rxy, opcode_ril) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::Load32 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x58</span>), <span class="prelude-val">Some</span>(<span class="number">0xe358</span>), <span class="prelude-val">Some</span>(<span class="number">0xc4d</span>)), <span class="comment">// L(Y), LRL
                    </span><span class="kw-2">&amp;</span>Inst::Load32ZExt8 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe394</span>), <span class="prelude-val">None</span>),         <span class="comment">// LLC
                    </span><span class="kw-2">&amp;</span>Inst::Load32SExt8 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe376</span>), <span class="prelude-val">None</span>),         <span class="comment">// LB
                    </span><span class="kw-2">&amp;</span>Inst::Load32ZExt16 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe395</span>), <span class="prelude-val">Some</span>(<span class="number">0xc42</span>)), <span class="comment">// LLH, LLHRL
                    </span><span class="kw-2">&amp;</span>Inst::Load32SExt16 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x48</span>), <span class="prelude-val">Some</span>(<span class="number">0xe378</span>), <span class="prelude-val">Some</span>(<span class="number">0xc45</span>)), <span class="comment">// LH(Y), LHRL
                    </span><span class="kw-2">&amp;</span>Inst::Load64 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe304</span>), <span class="prelude-val">Some</span>(<span class="number">0xc48</span>)), <span class="comment">// LG, LGRL
                    </span><span class="kw-2">&amp;</span>Inst::Load64ZExt8 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe390</span>), <span class="prelude-val">None</span>),   <span class="comment">// LLGC
                    </span><span class="kw-2">&amp;</span>Inst::Load64SExt8 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe377</span>), <span class="prelude-val">None</span>),   <span class="comment">// LGB
                    </span><span class="kw-2">&amp;</span>Inst::Load64ZExt16 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe391</span>), <span class="prelude-val">Some</span>(<span class="number">0xc46</span>)), <span class="comment">// LLGH, LLGHRL
                    </span><span class="kw-2">&amp;</span>Inst::Load64SExt16 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe315</span>), <span class="prelude-val">Some</span>(<span class="number">0xc44</span>)), <span class="comment">// LGH, LGHRL
                    </span><span class="kw-2">&amp;</span>Inst::Load64ZExt32 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe316</span>), <span class="prelude-val">Some</span>(<span class="number">0xc4e</span>)), <span class="comment">// LLGF, LLGFRL
                    </span><span class="kw-2">&amp;</span>Inst::Load64SExt32 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe314</span>), <span class="prelude-val">Some</span>(<span class="number">0xc4c</span>)), <span class="comment">// LGF, LGFRL
                    </span><span class="kw-2">&amp;</span>Inst::LoadRev16 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe31f</span>), <span class="prelude-val">None</span>),     <span class="comment">// LRVH
                    </span><span class="kw-2">&amp;</span>Inst::LoadRev32 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe31e</span>), <span class="prelude-val">None</span>),     <span class="comment">// LRV
                    </span><span class="kw-2">&amp;</span>Inst::LoadRev64 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe30f</span>), <span class="prelude-val">None</span>),     <span class="comment">// LRVG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">let </span>rd = rd.to_reg();
                mem_emit(
                    rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, opcode_ril, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }

            <span class="kw-2">&amp;</span>Inst::Store8 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Store16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Store32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::Store64 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::StoreRev16 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::StoreRev32 { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::StoreRev64 { rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_rx, opcode_rxy, opcode_ril) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::Store8 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x42</span>), <span class="prelude-val">Some</span>(<span class="number">0xe372</span>), <span class="prelude-val">None</span>), <span class="comment">// STC(Y)
                    </span><span class="kw-2">&amp;</span>Inst::Store16 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x40</span>), <span class="prelude-val">Some</span>(<span class="number">0xe370</span>), <span class="prelude-val">Some</span>(<span class="number">0xc47</span>)), <span class="comment">// STH(Y), STHRL
                    </span><span class="kw-2">&amp;</span>Inst::Store32 { .. } =&gt; (<span class="prelude-val">Some</span>(<span class="number">0x50</span>), <span class="prelude-val">Some</span>(<span class="number">0xe350</span>), <span class="prelude-val">Some</span>(<span class="number">0xc4f</span>)), <span class="comment">// ST(Y), STRL
                    </span><span class="kw-2">&amp;</span>Inst::Store64 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe324</span>), <span class="prelude-val">Some</span>(<span class="number">0xc4b</span>)),       <span class="comment">// STG, STGRL
                    </span><span class="kw-2">&amp;</span>Inst::StoreRev16 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe33f</span>), <span class="prelude-val">None</span>),           <span class="comment">// STRVH
                    </span><span class="kw-2">&amp;</span>Inst::StoreRev32 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe33e</span>), <span class="prelude-val">None</span>),           <span class="comment">// STRV
                    </span><span class="kw-2">&amp;</span>Inst::StoreRev64 { .. } =&gt; (<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="number">0xe32f</span>), <span class="prelude-val">None</span>),           <span class="comment">// STRVG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                mem_emit(
                    rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, opcode_ril, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::StoreImm8 { imm, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode_si = <span class="number">0x92</span>; <span class="comment">// MVI
                </span><span class="kw">let </span>opcode_siy = <span class="number">0xeb52</span>; <span class="comment">// MVIY
                </span>mem_imm8_emit(
                    imm, <span class="kw-2">&amp;</span>mem, opcode_si, opcode_siy, <span class="bool-val">true</span>, sink, emit_info, state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::StoreImm16 { imm, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::StoreImm32SExt16 { imm, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::StoreImm64SExt16 { imm, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::StoreImm16 { .. } =&gt; <span class="number">0xe544</span>,       <span class="comment">// MVHHI
                    </span><span class="kw-2">&amp;</span>Inst::StoreImm32SExt16 { .. } =&gt; <span class="number">0xe54c</span>, <span class="comment">// MVHI
                    </span><span class="kw-2">&amp;</span>Inst::StoreImm64SExt16 { .. } =&gt; <span class="number">0xe548</span>, <span class="comment">// MVGHI
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                mem_imm16_emit(imm, <span class="kw-2">&amp;</span>mem, opcode, <span class="bool-val">true</span>, sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::Mvc {
                <span class="kw-2">ref </span>dst,
                <span class="kw-2">ref </span>src,
                len_minus_one,
            } =&gt; {
                <span class="kw">let </span>dst = dst.with_allocs(<span class="kw-2">&amp;mut </span>allocs);
                <span class="kw">let </span>src = src.with_allocs(<span class="kw-2">&amp;mut </span>allocs);
                <span class="kw">let </span>opcode = <span class="number">0xd2</span>; <span class="comment">// MVC
                </span>mem_mem_emit(<span class="kw-2">&amp;</span>dst, <span class="kw-2">&amp;</span>src, len_minus_one, opcode, <span class="bool-val">true</span>, sink, state);
            }

            <span class="kw-2">&amp;</span>Inst::LoadMultiple64 { rt, rt2, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode = <span class="number">0xeb04</span>; <span class="comment">// LMG
                </span><span class="kw">let </span>rt = rt.to_reg();
                <span class="kw">let </span>rt2 = rt2.to_reg();
                mem_rs_emit(
                    rt,
                    rt2,
                    <span class="kw-2">&amp;</span>mem,
                    <span class="prelude-val">None</span>,
                    <span class="prelude-val">Some</span>(opcode),
                    <span class="bool-val">true</span>,
                    sink,
                    emit_info,
                    state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::StoreMultiple64 { rt, rt2, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode = <span class="number">0xeb24</span>; <span class="comment">// STMG
                </span>mem_rs_emit(
                    rt,
                    rt2,
                    <span class="kw-2">&amp;</span>mem,
                    <span class="prelude-val">None</span>,
                    <span class="prelude-val">Some</span>(opcode),
                    <span class="bool-val">true</span>,
                    sink,
                    emit_info,
                    state,
                );
            }

            <span class="kw-2">&amp;</span>Inst::LoadAddr { rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode_rx = <span class="prelude-val">Some</span>(<span class="number">0x41</span>); <span class="comment">// LA
                </span><span class="kw">let </span>opcode_rxy = <span class="prelude-val">Some</span>(<span class="number">0xe371</span>); <span class="comment">// LAY
                </span><span class="kw">let </span>opcode_ril = <span class="prelude-val">Some</span>(<span class="number">0xc00</span>); <span class="comment">// LARL
                </span><span class="kw">let </span>rd = rd.to_reg();
                mem_emit(
                    rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, opcode_ril, <span class="bool-val">false</span>, sink, emit_info, state,
                );
            }

            <span class="kw-2">&amp;</span>Inst::Mov64 { rd, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0xb904</span>; <span class="comment">// LGR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), rm));
            }
            <span class="kw-2">&amp;</span>Inst::MovPReg { rd, rm } =&gt; {
                <span class="kw">let </span>rm: Reg = rm.into();
                <span class="macro">debug_assert!</span>([regs::gpr(<span class="number">15</span>)].contains(<span class="kw-2">&amp;</span>rm));
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                Inst::Mov64 { rd, rm }.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::Mov32 { rd, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0x18</span>; <span class="comment">// LR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rm));
            }
            <span class="kw-2">&amp;</span>Inst::Mov32Imm { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xc09</span>; <span class="comment">// IILF
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm));
            }
            <span class="kw-2">&amp;</span>Inst::Mov32SImm16 { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa78</span>; <span class="comment">// LHI
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u16));
            }
            <span class="kw-2">&amp;</span>Inst::Mov64SImm16 { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa79</span>; <span class="comment">// LGHI
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u16));
            }
            <span class="kw-2">&amp;</span>Inst::Mov64SImm32 { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xc01</span>; <span class="comment">// LGFI
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u32));
            }
            <span class="kw-2">&amp;</span>Inst::CMov32 { rd, cond, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0xb9f2</span>; <span class="comment">// LOCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rrf_cde(opcode, rd.to_reg(), rm, cond.bits(), <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::CMov64 { rd, cond, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0xb9e2</span>; <span class="comment">// LOCGR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rrf_cde(opcode, rd.to_reg(), rm, cond.bits(), <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::CMov32SImm16 { rd, cond, ri, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xec42</span>; <span class="comment">// LOCHI
                </span>put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rie_g(opcode, rd.to_reg(), imm <span class="kw">as </span>u16, cond.bits()),
                );
            }
            <span class="kw-2">&amp;</span>Inst::CMov64SImm16 { rd, cond, ri, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xec46</span>; <span class="comment">// LOCGHI
                </span>put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_rie_g(opcode, rd.to_reg(), imm <span class="kw">as </span>u16, cond.bits()),
                );
            }
            <span class="kw-2">&amp;</span>Inst::Mov64UImm16Shifted { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="kw">match </span>imm.shift {
                    <span class="number">0 </span>=&gt; <span class="number">0xa5f</span>, <span class="comment">// LLILL
                    </span><span class="number">1 </span>=&gt; <span class="number">0xa5e</span>, <span class="comment">// LLILH
                    </span><span class="number">2 </span>=&gt; <span class="number">0xa5d</span>, <span class="comment">// LLIHL
                    </span><span class="number">3 </span>=&gt; <span class="number">0xa5c</span>, <span class="comment">// LLIHH
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm.bits));
            }
            <span class="kw-2">&amp;</span>Inst::Mov64UImm32Shifted { rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="kw">match </span>imm.shift {
                    <span class="number">0 </span>=&gt; <span class="number">0xc0f</span>, <span class="comment">// LLILF
                    </span><span class="number">1 </span>=&gt; <span class="number">0xc0e</span>, <span class="comment">// LLIHF
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm.bits));
            }
            <span class="kw-2">&amp;</span>Inst::Insert64UImm16Shifted { rd, ri, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>imm.shift {
                    <span class="number">0 </span>=&gt; <span class="number">0xa53</span>, <span class="comment">// IILL
                    </span><span class="number">1 </span>=&gt; <span class="number">0xa52</span>, <span class="comment">// IILH
                    </span><span class="number">2 </span>=&gt; <span class="number">0xa51</span>, <span class="comment">// IIHL
                    </span><span class="number">3 </span>=&gt; <span class="number">0xa50</span>, <span class="comment">// IIHH
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ri_a(opcode, rd.to_reg(), imm.bits));
            }
            <span class="kw-2">&amp;</span>Inst::Insert64UImm32Shifted { rd, ri, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>imm.shift {
                    <span class="number">0 </span>=&gt; <span class="number">0xc09</span>, <span class="comment">// IILF
                    </span><span class="number">1 </span>=&gt; <span class="number">0xc08</span>, <span class="comment">// IIHF
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_ril_a(opcode, rd.to_reg(), imm.bits));
            }
            <span class="kw-2">&amp;</span>Inst::LoadAR { rd, ar } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>opcode = <span class="number">0xb24f</span>; <span class="comment">// EAR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), gpr(ar)));
            }

            <span class="kw-2">&amp;</span>Inst::InsertAR { rd, ri, ar } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="number">0xb24f</span>; <span class="comment">// EAR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rd.to_reg(), gpr(ar)));
            }
            <span class="kw-2">&amp;</span>Inst::LoadSymbolReloc {
                rd,
                <span class="kw-2">ref </span>symbol_reloc,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa75</span>; <span class="comment">// BRAS
                </span><span class="kw">let </span>reg = writable_spilltmp_reg().to_reg();
                put(sink, <span class="kw-2">&amp;</span>enc_ri_b(opcode, reg, <span class="number">12</span>));
                <span class="kw">let </span>(reloc, name, offset) = <span class="kw">match </span><span class="kw-2">&amp;**</span>symbol_reloc {
                    SymbolReloc::Absolute { name, offset } =&gt; (Reloc::Abs8, name, <span class="kw-2">*</span>offset),
                    SymbolReloc::TlsGd { name } =&gt; (Reloc::S390xTlsGd64, name, <span class="number">0</span>),
                };
                sink.add_reloc(reloc, name, offset);
                sink.put8(<span class="number">0</span>);
                <span class="kw">let </span>inst = Inst::Load64 {
                    rd,
                    mem: MemArg::reg(reg, MemFlags::trusted()),
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }

            <span class="kw-2">&amp;</span>Inst::FpuMove32 { rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">if </span>is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rn) {
                    <span class="kw">let </span>opcode = <span class="number">0x38</span>; <span class="comment">// LER
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rn));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuMove64 { rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">if </span>is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rn) {
                    <span class="kw">let </span>opcode = <span class="number">0x28</span>; <span class="comment">// LDR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rn));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuCMov32 { rd, cond, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">if </span>is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rm) {
                    <span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">2</span>));
                    <span class="kw">let </span>opcode = <span class="number">0x38</span>; <span class="comment">// LER
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rm));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">6</span>));
                    <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rm, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuCMov64 { rd, cond, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">if </span>is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rm) {
                    <span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">2</span>));
                    <span class="kw">let </span>opcode = <span class="number">0x28</span>; <span class="comment">// LDR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, rd.to_reg(), rm));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">6</span>));
                    <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rm, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::LoadFpuConst32 { rd, const_data } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa75</span>; <span class="comment">// BRAS
                </span><span class="kw">let </span>reg = writable_spilltmp_reg().to_reg();
                put(sink, <span class="kw-2">&amp;</span>enc_ri_b(opcode, reg, <span class="number">8</span>));
                sink.put4(const_data.swap_bytes());
                <span class="kw">let </span>inst = Inst::VecLoadLaneUndef {
                    size: <span class="number">32</span>,
                    rd,
                    mem: MemArg::reg(reg, MemFlags::trusted()),
                    lane_imm: <span class="number">0</span>,
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::LoadFpuConst64 { rd, const_data } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa75</span>; <span class="comment">// BRAS
                </span><span class="kw">let </span>reg = writable_spilltmp_reg().to_reg();
                put(sink, <span class="kw-2">&amp;</span>enc_ri_b(opcode, reg, <span class="number">12</span>));
                sink.put8(const_data.swap_bytes());
                <span class="kw">let </span>inst = Inst::VecLoadLaneUndef {
                    size: <span class="number">64</span>,
                    rd,
                    mem: MemArg::reg(reg, MemFlags::trusted()),
                    lane_imm: <span class="number">0</span>,
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::FpuRR { fpu_op, rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>(opcode, m3, m4, m5, opcode_fpr) = <span class="kw">match </span>fpu_op {
                    FPUOp1::Abs32 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">2</span>, <span class="prelude-val">Some</span>(<span class="number">0xb300</span>)), <span class="comment">// WFPSO, LPEBR
                    </span>FPUOp1::Abs64 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">2</span>, <span class="prelude-val">Some</span>(<span class="number">0xb310</span>)), <span class="comment">// WFPSO, LPDBR
                    </span>FPUOp1::Abs32x4 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFPSO
                    </span>FPUOp1::Abs64x2 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFPSO
                    </span>FPUOp1::Neg32 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb303</span>)), <span class="comment">// WFPSO, LCEBR
                    </span>FPUOp1::Neg64 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb313</span>)), <span class="comment">// WFPSO, LCDBR
                    </span>FPUOp1::Neg32x4 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFPSO
                    </span>FPUOp1::Neg64x2 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFPSO
                    </span>FPUOp1::NegAbs32 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">Some</span>(<span class="number">0xb301</span>)), <span class="comment">// WFPSO, LNEBR
                    </span>FPUOp1::NegAbs64 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">Some</span>(<span class="number">0xb311</span>)), <span class="comment">// WFPSO, LNDBR
                    </span>FPUOp1::NegAbs32x4 =&gt; (<span class="number">0xe7cc</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),    <span class="comment">// VFPSO
                    </span>FPUOp1::NegAbs64x2 =&gt; (<span class="number">0xe7cc</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),    <span class="comment">// VFPSO
                    </span>FPUOp1::Sqrt32 =&gt; (<span class="number">0xe7ce</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb314</span>)), <span class="comment">// WFSQ, SQEBR
                    </span>FPUOp1::Sqrt64 =&gt; (<span class="number">0xe7ce</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb315</span>)), <span class="comment">// WFSQ, SQDBR
                    </span>FPUOp1::Sqrt32x4 =&gt; (<span class="number">0xe7ce</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VFSQ
                    </span>FPUOp1::Sqrt64x2 =&gt; (<span class="number">0xe7ce</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VFSQ
                    </span>FPUOp1::Cvt32To64 =&gt; (<span class="number">0xe7c4</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb304</span>)), <span class="comment">// WFLL, LDEBR
                    </span>FPUOp1::Cvt32x4To64x2 =&gt; (<span class="number">0xe7c4</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>), <span class="comment">// VFLL
                </span>};
                <span class="kw">if </span>m4 == <span class="number">8 </span>&amp;&amp; is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rn) {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode_fpr.unwrap(), rd.to_reg(), rn));
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, m3, m4, m5));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuRRR { fpu_op, rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, m4, m5, m6, opcode_fpr) = <span class="kw">match </span>fpu_op {
                    FPUOp2::Add32 =&gt; (<span class="number">0xe7e3</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb30a</span>)), <span class="comment">// WFA, AEBR
                    </span>FPUOp2::Add64 =&gt; (<span class="number">0xe7e3</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31a</span>)), <span class="comment">// WFA, ADBR
                    </span>FPUOp2::Add32x4 =&gt; (<span class="number">0xe7e3</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFA
                    </span>FPUOp2::Add64x2 =&gt; (<span class="number">0xe7e3</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFA
                    </span>FPUOp2::Sub32 =&gt; (<span class="number">0xe7e2</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb30b</span>)), <span class="comment">// WFS, SEBR
                    </span>FPUOp2::Sub64 =&gt; (<span class="number">0xe7e2</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31b</span>)), <span class="comment">// WFS, SDBR
                    </span>FPUOp2::Sub32x4 =&gt; (<span class="number">0xe7e2</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFS
                    </span>FPUOp2::Sub64x2 =&gt; (<span class="number">0xe7e2</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFS
                    </span>FPUOp2::Mul32 =&gt; (<span class="number">0xe7e7</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb317</span>)), <span class="comment">// WFM, MEEBR
                    </span>FPUOp2::Mul64 =&gt; (<span class="number">0xe7e7</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31c</span>)), <span class="comment">// WFM, MDBR
                    </span>FPUOp2::Mul32x4 =&gt; (<span class="number">0xe7e7</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFM
                    </span>FPUOp2::Mul64x2 =&gt; (<span class="number">0xe7e7</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFM
                    </span>FPUOp2::Div32 =&gt; (<span class="number">0xe7e5</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb30d</span>)), <span class="comment">// WFD, DEBR
                    </span>FPUOp2::Div64 =&gt; (<span class="number">0xe7e5</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31d</span>)), <span class="comment">// WFD, DDBR
                    </span>FPUOp2::Div32x4 =&gt; (<span class="number">0xe7e5</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFD
                    </span>FPUOp2::Div64x2 =&gt; (<span class="number">0xe7e5</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFD
                    </span>FPUOp2::Max32 =&gt; (<span class="number">0xe7ef</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// WFMAX
                    </span>FPUOp2::Max64 =&gt; (<span class="number">0xe7ef</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// WFMAX
                    </span>FPUOp2::Max32x4 =&gt; (<span class="number">0xe7ef</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMAX
                    </span>FPUOp2::Max64x2 =&gt; (<span class="number">0xe7ef</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMAX
                    </span>FPUOp2::Min32 =&gt; (<span class="number">0xe7ee</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// WFMIN
                    </span>FPUOp2::Min64 =&gt; (<span class="number">0xe7ee</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// WFMIN
                    </span>FPUOp2::Min32x4 =&gt; (<span class="number">0xe7ee</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMIN
                    </span>FPUOp2::Min64x2 =&gt; (<span class="number">0xe7ee</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMIN
                    </span>FPUOp2::MaxPseudo32 =&gt; (<span class="number">0xe7ef</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),   <span class="comment">// WFMAX
                    </span>FPUOp2::MaxPseudo64 =&gt; (<span class="number">0xe7ef</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),   <span class="comment">// WFMAX
                    </span>FPUOp2::MaxPseudo32x4 =&gt; (<span class="number">0xe7ef</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>), <span class="comment">// VFMAX
                    </span>FPUOp2::MaxPseudo64x2 =&gt; (<span class="number">0xe7ef</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>), <span class="comment">// VFMAX
                    </span>FPUOp2::MinPseudo32 =&gt; (<span class="number">0xe7ee</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),   <span class="comment">// WFMIN
                    </span>FPUOp2::MinPseudo64 =&gt; (<span class="number">0xe7ee</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),   <span class="comment">// WFMIN
                    </span>FPUOp2::MinPseudo32x4 =&gt; (<span class="number">0xe7ee</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>), <span class="comment">// VFMIN
                    </span>FPUOp2::MinPseudo64x2 =&gt; (<span class="number">0xe7ee</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>), <span class="comment">// VFMIN
                </span>};
                <span class="kw">if </span>m5 == <span class="number">8 </span>&amp;&amp; opcode_fpr.is_some() &amp;&amp; rd.to_reg() == rn &amp;&amp; is_fpr(rn) &amp;&amp; is_fpr(rm)
                {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode_fpr.unwrap(), rd.to_reg(), rm));
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_vrr_c(opcode, rd.to_reg(), rn, rm, m4, m5, m6));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuRRRR {
                fpu_op,
                rd,
                rn,
                rm,
                ra,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);
                <span class="kw">let </span>ra = allocs.next(ra);

                <span class="kw">let </span>(opcode, m5, m6, opcode_fpr) = <span class="kw">match </span>fpu_op {
                    FPUOp3::MAdd32 =&gt; (<span class="number">0xe78f</span>, <span class="number">8</span>, <span class="number">2</span>, <span class="prelude-val">Some</span>(<span class="number">0xb30e</span>)), <span class="comment">// WFMA, MAEBR
                    </span>FPUOp3::MAdd64 =&gt; (<span class="number">0xe78f</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31e</span>)), <span class="comment">// WFMA, MADBR
                    </span>FPUOp3::MAdd32x4 =&gt; (<span class="number">0xe78f</span>, <span class="number">0</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMA
                    </span>FPUOp3::MAdd64x2 =&gt; (<span class="number">0xe78f</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMA
                    </span>FPUOp3::MSub32 =&gt; (<span class="number">0xe78e</span>, <span class="number">8</span>, <span class="number">2</span>, <span class="prelude-val">Some</span>(<span class="number">0xb30f</span>)), <span class="comment">// WFMS, MSEBR
                    </span>FPUOp3::MSub64 =&gt; (<span class="number">0xe78e</span>, <span class="number">8</span>, <span class="number">3</span>, <span class="prelude-val">Some</span>(<span class="number">0xb31f</span>)), <span class="comment">// WFMS, MSDBR
                    </span>FPUOp3::MSub32x4 =&gt; (<span class="number">0xe78e</span>, <span class="number">0</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMS
                    </span>FPUOp3::MSub64x2 =&gt; (<span class="number">0xe78e</span>, <span class="number">0</span>, <span class="number">3</span>, <span class="prelude-val">None</span>),       <span class="comment">// VFMS
                </span>};
                <span class="kw">if </span>m5 == <span class="number">8 </span>&amp;&amp; rd.to_reg() == ra &amp;&amp; is_fpr(rn) &amp;&amp; is_fpr(rm) &amp;&amp; is_fpr(ra) {
                    put(sink, <span class="kw-2">&amp;</span>enc_rrd(opcode_fpr.unwrap(), rd.to_reg(), rm, rn));
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_vrr_e(opcode, rd.to_reg(), rn, rm, ra, m5, m6));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuRound { op, mode, rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>mode = <span class="kw">match </span>mode {
                    FpuRoundMode::Current =&gt; <span class="number">0</span>,
                    FpuRoundMode::ToNearest =&gt; <span class="number">1</span>,
                    FpuRoundMode::ShorterPrecision =&gt; <span class="number">3</span>,
                    FpuRoundMode::ToNearestTiesToEven =&gt; <span class="number">4</span>,
                    FpuRoundMode::ToZero =&gt; <span class="number">5</span>,
                    FpuRoundMode::ToPosInfinity =&gt; <span class="number">6</span>,
                    FpuRoundMode::ToNegInfinity =&gt; <span class="number">7</span>,
                };
                <span class="kw">let </span>(opcode, m3, m4, opcode_fpr) = <span class="kw">match </span>op {
                    FpuRoundOp::Cvt64To32 =&gt; (<span class="number">0xe7c5</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">Some</span>(<span class="number">0xb344</span>)), <span class="comment">// WFLR, LEDBR(A)
                    </span>FpuRoundOp::Cvt64x2To32x4 =&gt; (<span class="number">0xe7c5</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),     <span class="comment">// VFLR
                    </span>FpuRoundOp::Round32 =&gt; (<span class="number">0xe7c7</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="prelude-val">Some</span>(<span class="number">0xb357</span>)),   <span class="comment">// WFI, FIEBR
                    </span>FpuRoundOp::Round64 =&gt; (<span class="number">0xe7c7</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">Some</span>(<span class="number">0xb35f</span>)),   <span class="comment">// WFI, FIDBR
                    </span>FpuRoundOp::Round32x4 =&gt; (<span class="number">0xe7c7</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),         <span class="comment">// VFI
                    </span>FpuRoundOp::Round64x2 =&gt; (<span class="number">0xe7c7</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),         <span class="comment">// VFI
                    </span>FpuRoundOp::ToSInt32 =&gt; (<span class="number">0xe7c2</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),          <span class="comment">// WCSFP
                    </span>FpuRoundOp::ToSInt64 =&gt; (<span class="number">0xe7c2</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),          <span class="comment">// WCSFP
                    </span>FpuRoundOp::ToUInt32 =&gt; (<span class="number">0xe7c0</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),          <span class="comment">// WCLFP
                    </span>FpuRoundOp::ToUInt64 =&gt; (<span class="number">0xe7c0</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),          <span class="comment">// WCLFP
                    </span>FpuRoundOp::ToSInt32x4 =&gt; (<span class="number">0xe7c2</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),        <span class="comment">// VCSFP
                    </span>FpuRoundOp::ToSInt64x2 =&gt; (<span class="number">0xe7c2</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),        <span class="comment">// VCSFP
                    </span>FpuRoundOp::ToUInt32x4 =&gt; (<span class="number">0xe7c0</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),        <span class="comment">// VCLFP
                    </span>FpuRoundOp::ToUInt64x2 =&gt; (<span class="number">0xe7c0</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),        <span class="comment">// VCLFP
                    </span>FpuRoundOp::FromSInt32 =&gt; (<span class="number">0xe7c3</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),        <span class="comment">// WCFPS
                    </span>FpuRoundOp::FromSInt64 =&gt; (<span class="number">0xe7c3</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),        <span class="comment">// WCFPS
                    </span>FpuRoundOp::FromUInt32 =&gt; (<span class="number">0xe7c1</span>, <span class="number">2</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),        <span class="comment">// WCFPL
                    </span>FpuRoundOp::FromUInt64 =&gt; (<span class="number">0xe7c1</span>, <span class="number">3</span>, <span class="number">8</span>, <span class="prelude-val">None</span>),        <span class="comment">// WCFPL
                    </span>FpuRoundOp::FromSInt32x4 =&gt; (<span class="number">0xe7c3</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VCFPS
                    </span>FpuRoundOp::FromSInt64x2 =&gt; (<span class="number">0xe7c3</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VCFPS
                    </span>FpuRoundOp::FromUInt32x4 =&gt; (<span class="number">0xe7c1</span>, <span class="number">2</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VCFPL
                    </span>FpuRoundOp::FromUInt64x2 =&gt; (<span class="number">0xe7c1</span>, <span class="number">3</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),      <span class="comment">// VCFPL
                </span>};
                <span class="kw">if </span>m4 == <span class="number">8 </span>&amp;&amp; opcode_fpr.is_some() &amp;&amp; is_fpr(rd.to_reg()) &amp;&amp; is_fpr(rn) {
                    put(
                        sink,
                        <span class="kw-2">&amp;</span>enc_rrf_cde(opcode_fpr.unwrap(), rd.to_reg(), rn, mode, <span class="number">0</span>),
                    );
                } <span class="kw">else </span>{
                    put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, m3, m4, mode));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuCmp32 { rn, rm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">if </span>is_fpr(rn) &amp;&amp; is_fpr(rm) {
                    <span class="kw">let </span>opcode = <span class="number">0xb309</span>; <span class="comment">// CEBR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rn, rm));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xe7cb</span>; <span class="comment">// WFC
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rn, rm, <span class="number">2</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }
            <span class="kw-2">&amp;</span>Inst::FpuCmp64 { rn, rm } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">if </span>is_fpr(rn) &amp;&amp; is_fpr(rm) {
                    <span class="kw">let </span>opcode = <span class="number">0xb319</span>; <span class="comment">// CDBR
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode, rn, rm));
                } <span class="kw">else </span>{
                    <span class="kw">let </span>opcode = <span class="number">0xe7cb</span>; <span class="comment">// WFC
                    </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rn, rm, <span class="number">3</span>, <span class="number">0</span>, <span class="number">0</span>));
                }
            }

            <span class="kw-2">&amp;</span>Inst::VecRRR { op, rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>op {
                    VecBinaryOp::Add8x16 =&gt; (<span class="number">0xe7f3</span>, <span class="number">0</span>),       <span class="comment">// VAB
                    </span>VecBinaryOp::Add16x8 =&gt; (<span class="number">0xe7f3</span>, <span class="number">1</span>),       <span class="comment">// VAH
                    </span>VecBinaryOp::Add32x4 =&gt; (<span class="number">0xe7f3</span>, <span class="number">2</span>),       <span class="comment">// VAF
                    </span>VecBinaryOp::Add64x2 =&gt; (<span class="number">0xe7f3</span>, <span class="number">3</span>),       <span class="comment">// VAG
                    </span>VecBinaryOp::Add128 =&gt; (<span class="number">0xe7f3</span>, <span class="number">4</span>),        <span class="comment">// VAQ
                    </span>VecBinaryOp::Sub8x16 =&gt; (<span class="number">0xe7f7</span>, <span class="number">0</span>),       <span class="comment">// VSB
                    </span>VecBinaryOp::Sub16x8 =&gt; (<span class="number">0xe7f7</span>, <span class="number">1</span>),       <span class="comment">// VSH
                    </span>VecBinaryOp::Sub32x4 =&gt; (<span class="number">0xe7f7</span>, <span class="number">2</span>),       <span class="comment">// VSF
                    </span>VecBinaryOp::Sub64x2 =&gt; (<span class="number">0xe7f7</span>, <span class="number">3</span>),       <span class="comment">// VSG
                    </span>VecBinaryOp::Sub128 =&gt; (<span class="number">0xe7f7</span>, <span class="number">4</span>),        <span class="comment">// VSQ
                    </span>VecBinaryOp::Mul8x16 =&gt; (<span class="number">0xe7a2</span>, <span class="number">0</span>),       <span class="comment">// VMLB
                    </span>VecBinaryOp::Mul16x8 =&gt; (<span class="number">0xe7a2</span>, <span class="number">1</span>),       <span class="comment">// VMLHW
                    </span>VecBinaryOp::Mul32x4 =&gt; (<span class="number">0xe7a2</span>, <span class="number">2</span>),       <span class="comment">// VMLF
                    </span>VecBinaryOp::UMulHi8x16 =&gt; (<span class="number">0xe7a1</span>, <span class="number">0</span>),    <span class="comment">// VMLHB
                    </span>VecBinaryOp::UMulHi16x8 =&gt; (<span class="number">0xe7a1</span>, <span class="number">1</span>),    <span class="comment">// VMLHH
                    </span>VecBinaryOp::UMulHi32x4 =&gt; (<span class="number">0xe7a1</span>, <span class="number">2</span>),    <span class="comment">// VMLHF
                    </span>VecBinaryOp::SMulHi8x16 =&gt; (<span class="number">0xe7a3</span>, <span class="number">0</span>),    <span class="comment">// VMHB
                    </span>VecBinaryOp::SMulHi16x8 =&gt; (<span class="number">0xe7a3</span>, <span class="number">1</span>),    <span class="comment">// VMHH
                    </span>VecBinaryOp::SMulHi32x4 =&gt; (<span class="number">0xe7a3</span>, <span class="number">2</span>),    <span class="comment">// VMHF
                    </span>VecBinaryOp::UMulEven8x16 =&gt; (<span class="number">0xe7a4</span>, <span class="number">0</span>),  <span class="comment">// VMLEB
                    </span>VecBinaryOp::UMulEven16x8 =&gt; (<span class="number">0xe7a4</span>, <span class="number">1</span>),  <span class="comment">// VMLEH
                    </span>VecBinaryOp::UMulEven32x4 =&gt; (<span class="number">0xe7a4</span>, <span class="number">2</span>),  <span class="comment">// VMLEF
                    </span>VecBinaryOp::SMulEven8x16 =&gt; (<span class="number">0xe7a6</span>, <span class="number">0</span>),  <span class="comment">// VMEB
                    </span>VecBinaryOp::SMulEven16x8 =&gt; (<span class="number">0xe7a6</span>, <span class="number">1</span>),  <span class="comment">// VMEH
                    </span>VecBinaryOp::SMulEven32x4 =&gt; (<span class="number">0xe7a6</span>, <span class="number">2</span>),  <span class="comment">// VMEF
                    </span>VecBinaryOp::UMulOdd8x16 =&gt; (<span class="number">0xe7a5</span>, <span class="number">0</span>),   <span class="comment">// VMLOB
                    </span>VecBinaryOp::UMulOdd16x8 =&gt; (<span class="number">0xe7a5</span>, <span class="number">1</span>),   <span class="comment">// VMLOH
                    </span>VecBinaryOp::UMulOdd32x4 =&gt; (<span class="number">0xe7a5</span>, <span class="number">2</span>),   <span class="comment">// VMLOF
                    </span>VecBinaryOp::SMulOdd8x16 =&gt; (<span class="number">0xe7a7</span>, <span class="number">0</span>),   <span class="comment">// VMOB
                    </span>VecBinaryOp::SMulOdd16x8 =&gt; (<span class="number">0xe7a7</span>, <span class="number">1</span>),   <span class="comment">// VMOH
                    </span>VecBinaryOp::SMulOdd32x4 =&gt; (<span class="number">0xe7a7</span>, <span class="number">2</span>),   <span class="comment">// VMOF
                    </span>VecBinaryOp::UMax8x16 =&gt; (<span class="number">0xe7fd</span>, <span class="number">0</span>),      <span class="comment">// VMXLB
                    </span>VecBinaryOp::UMax16x8 =&gt; (<span class="number">0xe7fd</span>, <span class="number">1</span>),      <span class="comment">// VMXLH
                    </span>VecBinaryOp::UMax32x4 =&gt; (<span class="number">0xe7fd</span>, <span class="number">2</span>),      <span class="comment">// VMXLF
                    </span>VecBinaryOp::UMax64x2 =&gt; (<span class="number">0xe7fd</span>, <span class="number">3</span>),      <span class="comment">// VMXLG
                    </span>VecBinaryOp::SMax8x16 =&gt; (<span class="number">0xe7ff</span>, <span class="number">0</span>),      <span class="comment">// VMXB
                    </span>VecBinaryOp::SMax16x8 =&gt; (<span class="number">0xe7ff</span>, <span class="number">1</span>),      <span class="comment">// VMXH
                    </span>VecBinaryOp::SMax32x4 =&gt; (<span class="number">0xe7ff</span>, <span class="number">2</span>),      <span class="comment">// VMXF
                    </span>VecBinaryOp::SMax64x2 =&gt; (<span class="number">0xe7ff</span>, <span class="number">3</span>),      <span class="comment">// VMXG
                    </span>VecBinaryOp::UMin8x16 =&gt; (<span class="number">0xe7fc</span>, <span class="number">0</span>),      <span class="comment">// VMNLB
                    </span>VecBinaryOp::UMin16x8 =&gt; (<span class="number">0xe7fc</span>, <span class="number">1</span>),      <span class="comment">// VMNLH
                    </span>VecBinaryOp::UMin32x4 =&gt; (<span class="number">0xe7fc</span>, <span class="number">2</span>),      <span class="comment">// VMNLF
                    </span>VecBinaryOp::UMin64x2 =&gt; (<span class="number">0xe7fc</span>, <span class="number">3</span>),      <span class="comment">// VMNLG
                    </span>VecBinaryOp::SMin8x16 =&gt; (<span class="number">0xe7fe</span>, <span class="number">0</span>),      <span class="comment">// VMNB
                    </span>VecBinaryOp::SMin16x8 =&gt; (<span class="number">0xe7fe</span>, <span class="number">1</span>),      <span class="comment">// VMNH
                    </span>VecBinaryOp::SMin32x4 =&gt; (<span class="number">0xe7fe</span>, <span class="number">2</span>),      <span class="comment">// VMNF
                    </span>VecBinaryOp::SMin64x2 =&gt; (<span class="number">0xe7fe</span>, <span class="number">3</span>),      <span class="comment">// VMNG
                    </span>VecBinaryOp::UAvg8x16 =&gt; (<span class="number">0xe7f0</span>, <span class="number">0</span>),      <span class="comment">// VAVGLB
                    </span>VecBinaryOp::UAvg16x8 =&gt; (<span class="number">0xe7f0</span>, <span class="number">1</span>),      <span class="comment">// VAVGLH
                    </span>VecBinaryOp::UAvg32x4 =&gt; (<span class="number">0xe7f0</span>, <span class="number">2</span>),      <span class="comment">// VAVGLF
                    </span>VecBinaryOp::UAvg64x2 =&gt; (<span class="number">0xe7f0</span>, <span class="number">3</span>),      <span class="comment">// VAVGLG
                    </span>VecBinaryOp::SAvg8x16 =&gt; (<span class="number">0xe7f2</span>, <span class="number">0</span>),      <span class="comment">// VAVGB
                    </span>VecBinaryOp::SAvg16x8 =&gt; (<span class="number">0xe7f2</span>, <span class="number">1</span>),      <span class="comment">// VAVGH
                    </span>VecBinaryOp::SAvg32x4 =&gt; (<span class="number">0xe7f2</span>, <span class="number">2</span>),      <span class="comment">// VAVGF
                    </span>VecBinaryOp::SAvg64x2 =&gt; (<span class="number">0xe7f2</span>, <span class="number">3</span>),      <span class="comment">// VAVGG
                    </span>VecBinaryOp::And128 =&gt; (<span class="number">0xe768</span>, <span class="number">0</span>),        <span class="comment">// VN
                    </span>VecBinaryOp::Orr128 =&gt; (<span class="number">0xe76a</span>, <span class="number">0</span>),        <span class="comment">// VO
                    </span>VecBinaryOp::Xor128 =&gt; (<span class="number">0xe76d</span>, <span class="number">0</span>),        <span class="comment">// VX
                    </span>VecBinaryOp::NotAnd128 =&gt; (<span class="number">0xe76e</span>, <span class="number">0</span>),     <span class="comment">// VNN
                    </span>VecBinaryOp::NotOrr128 =&gt; (<span class="number">0xe76b</span>, <span class="number">0</span>),     <span class="comment">// VNO
                    </span>VecBinaryOp::NotXor128 =&gt; (<span class="number">0xe76c</span>, <span class="number">0</span>),     <span class="comment">// VNX
                    </span>VecBinaryOp::AndNot128 =&gt; (<span class="number">0xe769</span>, <span class="number">0</span>),     <span class="comment">// VNC
                    </span>VecBinaryOp::OrrNot128 =&gt; (<span class="number">0xe76f</span>, <span class="number">0</span>),     <span class="comment">// VOC
                    </span>VecBinaryOp::BitPermute128 =&gt; (<span class="number">0xe785</span>, <span class="number">0</span>), <span class="comment">// VBPERM
                    </span>VecBinaryOp::LShLByByte128 =&gt; (<span class="number">0xe775</span>, <span class="number">0</span>), <span class="comment">// VSLB
                    </span>VecBinaryOp::LShRByByte128 =&gt; (<span class="number">0xe77d</span>, <span class="number">0</span>), <span class="comment">// VSRLB
                    </span>VecBinaryOp::AShRByByte128 =&gt; (<span class="number">0xe77f</span>, <span class="number">0</span>), <span class="comment">// VSRAB
                    </span>VecBinaryOp::LShLByBit128 =&gt; (<span class="number">0xe774</span>, <span class="number">0</span>),  <span class="comment">// VSL
                    </span>VecBinaryOp::LShRByBit128 =&gt; (<span class="number">0xe77c</span>, <span class="number">0</span>),  <span class="comment">// VSRL
                    </span>VecBinaryOp::AShRByBit128 =&gt; (<span class="number">0xe77e</span>, <span class="number">0</span>),  <span class="comment">// VSRA
                    </span>VecBinaryOp::Pack16x8 =&gt; (<span class="number">0xe794</span>, <span class="number">1</span>),      <span class="comment">// VPKH
                    </span>VecBinaryOp::Pack32x4 =&gt; (<span class="number">0xe794</span>, <span class="number">2</span>),      <span class="comment">// VPKF
                    </span>VecBinaryOp::Pack64x2 =&gt; (<span class="number">0xe794</span>, <span class="number">3</span>),      <span class="comment">// VPKG
                    </span>VecBinaryOp::PackUSat16x8 =&gt; (<span class="number">0xe795</span>, <span class="number">1</span>),  <span class="comment">// VPKLSH
                    </span>VecBinaryOp::PackUSat32x4 =&gt; (<span class="number">0xe795</span>, <span class="number">2</span>),  <span class="comment">// VPKLSF
                    </span>VecBinaryOp::PackUSat64x2 =&gt; (<span class="number">0xe795</span>, <span class="number">3</span>),  <span class="comment">// VPKLSG
                    </span>VecBinaryOp::PackSSat16x8 =&gt; (<span class="number">0xe797</span>, <span class="number">1</span>),  <span class="comment">// VPKSH
                    </span>VecBinaryOp::PackSSat32x4 =&gt; (<span class="number">0xe797</span>, <span class="number">2</span>),  <span class="comment">// VPKSF
                    </span>VecBinaryOp::PackSSat64x2 =&gt; (<span class="number">0xe797</span>, <span class="number">3</span>),  <span class="comment">// VPKSG
                    </span>VecBinaryOp::MergeLow8x16 =&gt; (<span class="number">0xe760</span>, <span class="number">0</span>),  <span class="comment">// VMRLB
                    </span>VecBinaryOp::MergeLow16x8 =&gt; (<span class="number">0xe760</span>, <span class="number">1</span>),  <span class="comment">// VMRLH
                    </span>VecBinaryOp::MergeLow32x4 =&gt; (<span class="number">0xe760</span>, <span class="number">2</span>),  <span class="comment">// VMRLF
                    </span>VecBinaryOp::MergeLow64x2 =&gt; (<span class="number">0xe760</span>, <span class="number">3</span>),  <span class="comment">// VMRLG
                    </span>VecBinaryOp::MergeHigh8x16 =&gt; (<span class="number">0xe761</span>, <span class="number">0</span>), <span class="comment">// VMRHB
                    </span>VecBinaryOp::MergeHigh16x8 =&gt; (<span class="number">0xe761</span>, <span class="number">1</span>), <span class="comment">// VMRHH
                    </span>VecBinaryOp::MergeHigh32x4 =&gt; (<span class="number">0xe761</span>, <span class="number">2</span>), <span class="comment">// VMRHF
                    </span>VecBinaryOp::MergeHigh64x2 =&gt; (<span class="number">0xe761</span>, <span class="number">3</span>), <span class="comment">// VMRHG
                </span>};

                put(sink, <span class="kw-2">&amp;</span>enc_vrr_c(opcode, rd.to_reg(), rn, rm, m4, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecRR { op, rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>(opcode, m3) = <span class="kw">match </span>op {
                    VecUnaryOp::Abs8x16 =&gt; (<span class="number">0xe7df</span>, <span class="number">0</span>),         <span class="comment">// VLPB
                    </span>VecUnaryOp::Abs16x8 =&gt; (<span class="number">0xe7df</span>, <span class="number">1</span>),         <span class="comment">// VLPH
                    </span>VecUnaryOp::Abs32x4 =&gt; (<span class="number">0xe7df</span>, <span class="number">2</span>),         <span class="comment">// VLPF
                    </span>VecUnaryOp::Abs64x2 =&gt; (<span class="number">0xe7df</span>, <span class="number">3</span>),         <span class="comment">// VLPG
                    </span>VecUnaryOp::Neg8x16 =&gt; (<span class="number">0xe7de</span>, <span class="number">0</span>),         <span class="comment">// VLCB
                    </span>VecUnaryOp::Neg16x8 =&gt; (<span class="number">0xe7de</span>, <span class="number">1</span>),         <span class="comment">// VLCH
                    </span>VecUnaryOp::Neg32x4 =&gt; (<span class="number">0xe7de</span>, <span class="number">2</span>),         <span class="comment">// VLCF
                    </span>VecUnaryOp::Neg64x2 =&gt; (<span class="number">0xe7de</span>, <span class="number">3</span>),         <span class="comment">// VLCG
                    </span>VecUnaryOp::Popcnt8x16 =&gt; (<span class="number">0xe750</span>, <span class="number">0</span>),      <span class="comment">// VPOPCTB
                    </span>VecUnaryOp::Popcnt16x8 =&gt; (<span class="number">0xe750</span>, <span class="number">1</span>),      <span class="comment">// VPOPCTH
                    </span>VecUnaryOp::Popcnt32x4 =&gt; (<span class="number">0xe750</span>, <span class="number">2</span>),      <span class="comment">// VPOPCTF
                    </span>VecUnaryOp::Popcnt64x2 =&gt; (<span class="number">0xe750</span>, <span class="number">3</span>),      <span class="comment">// VPOPCTG
                    </span>VecUnaryOp::Clz8x16 =&gt; (<span class="number">0xe753</span>, <span class="number">0</span>),         <span class="comment">// VCLZB
                    </span>VecUnaryOp::Clz16x8 =&gt; (<span class="number">0xe753</span>, <span class="number">1</span>),         <span class="comment">// VCLZH
                    </span>VecUnaryOp::Clz32x4 =&gt; (<span class="number">0xe753</span>, <span class="number">2</span>),         <span class="comment">// VCLZF
                    </span>VecUnaryOp::Clz64x2 =&gt; (<span class="number">0xe753</span>, <span class="number">3</span>),         <span class="comment">// VCLZG
                    </span>VecUnaryOp::Ctz8x16 =&gt; (<span class="number">0xe752</span>, <span class="number">0</span>),         <span class="comment">// VCTZB
                    </span>VecUnaryOp::Ctz16x8 =&gt; (<span class="number">0xe752</span>, <span class="number">1</span>),         <span class="comment">// VCTZH
                    </span>VecUnaryOp::Ctz32x4 =&gt; (<span class="number">0xe752</span>, <span class="number">2</span>),         <span class="comment">// VCTZF
                    </span>VecUnaryOp::Ctz64x2 =&gt; (<span class="number">0xe752</span>, <span class="number">3</span>),         <span class="comment">// VCTZG
                    </span>VecUnaryOp::UnpackULow8x16 =&gt; (<span class="number">0xe7d4</span>, <span class="number">0</span>),  <span class="comment">// VUPLLB
                    </span>VecUnaryOp::UnpackULow16x8 =&gt; (<span class="number">0xe7d4</span>, <span class="number">1</span>),  <span class="comment">// VUPLLH
                    </span>VecUnaryOp::UnpackULow32x4 =&gt; (<span class="number">0xe7d4</span>, <span class="number">2</span>),  <span class="comment">// VUPLLF
                    </span>VecUnaryOp::UnpackUHigh8x16 =&gt; (<span class="number">0xe7d5</span>, <span class="number">0</span>), <span class="comment">// VUPLHB
                    </span>VecUnaryOp::UnpackUHigh16x8 =&gt; (<span class="number">0xe7d5</span>, <span class="number">1</span>), <span class="comment">// VUPLHH
                    </span>VecUnaryOp::UnpackUHigh32x4 =&gt; (<span class="number">0xe7d5</span>, <span class="number">2</span>), <span class="comment">// VUPLHF
                    </span>VecUnaryOp::UnpackSLow8x16 =&gt; (<span class="number">0xe7d6</span>, <span class="number">0</span>),  <span class="comment">// VUPLB
                    </span>VecUnaryOp::UnpackSLow16x8 =&gt; (<span class="number">0xe7d6</span>, <span class="number">1</span>),  <span class="comment">// VUPLH
                    </span>VecUnaryOp::UnpackSLow32x4 =&gt; (<span class="number">0xe7d6</span>, <span class="number">2</span>),  <span class="comment">// VUPLF
                    </span>VecUnaryOp::UnpackSHigh8x16 =&gt; (<span class="number">0xe7d7</span>, <span class="number">0</span>), <span class="comment">// VUPHB
                    </span>VecUnaryOp::UnpackSHigh16x8 =&gt; (<span class="number">0xe7d7</span>, <span class="number">1</span>), <span class="comment">// VUPHH
                    </span>VecUnaryOp::UnpackSHigh32x4 =&gt; (<span class="number">0xe7d7</span>, <span class="number">2</span>), <span class="comment">// VUPHF
                </span>};

                put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, m3, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecShiftRR {
                shift_op,
                rd,
                rn,
                shift_imm,
                shift_reg,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>shift_reg = allocs.next(shift_reg);

                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>shift_op {
                    VecShiftOp::RotL8x16 =&gt; (<span class="number">0xe733</span>, <span class="number">0</span>), <span class="comment">// VERLLB
                    </span>VecShiftOp::RotL16x8 =&gt; (<span class="number">0xe733</span>, <span class="number">1</span>), <span class="comment">// VERLLH
                    </span>VecShiftOp::RotL32x4 =&gt; (<span class="number">0xe733</span>, <span class="number">2</span>), <span class="comment">// VERLLF
                    </span>VecShiftOp::RotL64x2 =&gt; (<span class="number">0xe733</span>, <span class="number">3</span>), <span class="comment">// VERLLG
                    </span>VecShiftOp::LShL8x16 =&gt; (<span class="number">0xe730</span>, <span class="number">0</span>), <span class="comment">// VESLB
                    </span>VecShiftOp::LShL16x8 =&gt; (<span class="number">0xe730</span>, <span class="number">1</span>), <span class="comment">// VESLH
                    </span>VecShiftOp::LShL32x4 =&gt; (<span class="number">0xe730</span>, <span class="number">2</span>), <span class="comment">// VESLF
                    </span>VecShiftOp::LShL64x2 =&gt; (<span class="number">0xe730</span>, <span class="number">3</span>), <span class="comment">// VESLG
                    </span>VecShiftOp::LShR8x16 =&gt; (<span class="number">0xe738</span>, <span class="number">0</span>), <span class="comment">// VESRLB
                    </span>VecShiftOp::LShR16x8 =&gt; (<span class="number">0xe738</span>, <span class="number">1</span>), <span class="comment">// VESRLH
                    </span>VecShiftOp::LShR32x4 =&gt; (<span class="number">0xe738</span>, <span class="number">2</span>), <span class="comment">// VESRLF
                    </span>VecShiftOp::LShR64x2 =&gt; (<span class="number">0xe738</span>, <span class="number">3</span>), <span class="comment">// VESRLG
                    </span>VecShiftOp::AShR8x16 =&gt; (<span class="number">0xe73a</span>, <span class="number">0</span>), <span class="comment">// VESRAB
                    </span>VecShiftOp::AShR16x8 =&gt; (<span class="number">0xe73a</span>, <span class="number">1</span>), <span class="comment">// VESRAH
                    </span>VecShiftOp::AShR32x4 =&gt; (<span class="number">0xe73a</span>, <span class="number">2</span>), <span class="comment">// VESRAF
                    </span>VecShiftOp::AShR64x2 =&gt; (<span class="number">0xe73a</span>, <span class="number">3</span>), <span class="comment">// VESRAG
                </span>};
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_vrs_a(opcode, rd.to_reg(), shift_reg, shift_imm.into(), rn, m4),
                );
            }
            <span class="kw-2">&amp;</span>Inst::VecSelect { rd, rn, rm, ra } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);
                <span class="kw">let </span>ra = allocs.next(ra);

                <span class="kw">let </span>opcode = <span class="number">0xe78d</span>; <span class="comment">// VSEL
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_e(opcode, rd.to_reg(), rn, rm, ra, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecPermute { rd, rn, rm, ra } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);
                <span class="kw">let </span>ra = allocs.next(ra);

                <span class="kw">let </span>opcode = <span class="number">0xe78c</span>; <span class="comment">// VPERM
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_e(opcode, rd.to_reg(), rn, rm, ra, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecPermuteDWImm {
                rd,
                rn,
                rm,
                idx1,
                idx2,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);
                <span class="kw">let </span>m4 = (idx1 &amp; <span class="number">1</span>) * <span class="number">4 </span>+ (idx2 &amp; <span class="number">1</span>);

                <span class="kw">let </span>opcode = <span class="number">0xe784</span>; <span class="comment">// VPDI
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_c(opcode, rd.to_reg(), rn, rm, m4, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecIntCmp { op, rd, rn, rm } | <span class="kw-2">&amp;</span>Inst::VecIntCmpS { op, rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>op {
                    VecIntCmpOp::CmpEq8x16 =&gt; (<span class="number">0xe7f8</span>, <span class="number">0</span>),  <span class="comment">// VCEQB
                    </span>VecIntCmpOp::CmpEq16x8 =&gt; (<span class="number">0xe7f8</span>, <span class="number">1</span>),  <span class="comment">// VCEQH
                    </span>VecIntCmpOp::CmpEq32x4 =&gt; (<span class="number">0xe7f8</span>, <span class="number">2</span>),  <span class="comment">// VCEQF
                    </span>VecIntCmpOp::CmpEq64x2 =&gt; (<span class="number">0xe7f8</span>, <span class="number">3</span>),  <span class="comment">// VCEQG
                    </span>VecIntCmpOp::SCmpHi8x16 =&gt; (<span class="number">0xe7fb</span>, <span class="number">0</span>), <span class="comment">// VCHB
                    </span>VecIntCmpOp::SCmpHi16x8 =&gt; (<span class="number">0xe7fb</span>, <span class="number">1</span>), <span class="comment">// VCHH
                    </span>VecIntCmpOp::SCmpHi32x4 =&gt; (<span class="number">0xe7fb</span>, <span class="number">2</span>), <span class="comment">// VCHG
                    </span>VecIntCmpOp::SCmpHi64x2 =&gt; (<span class="number">0xe7fb</span>, <span class="number">3</span>), <span class="comment">// VCHG
                    </span>VecIntCmpOp::UCmpHi8x16 =&gt; (<span class="number">0xe7f9</span>, <span class="number">0</span>), <span class="comment">// VCHLB
                    </span>VecIntCmpOp::UCmpHi16x8 =&gt; (<span class="number">0xe7f9</span>, <span class="number">1</span>), <span class="comment">// VCHLH
                    </span>VecIntCmpOp::UCmpHi32x4 =&gt; (<span class="number">0xe7f9</span>, <span class="number">2</span>), <span class="comment">// VCHLG
                    </span>VecIntCmpOp::UCmpHi64x2 =&gt; (<span class="number">0xe7f9</span>, <span class="number">3</span>), <span class="comment">// VCHLG
                </span>};
                <span class="kw">let </span>m5 = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::VecIntCmp { .. } =&gt; <span class="number">0</span>,
                    <span class="kw-2">&amp;</span>Inst::VecIntCmpS { .. } =&gt; <span class="number">1</span>,
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                put(sink, <span class="kw-2">&amp;</span>enc_vrr_b(opcode, rd.to_reg(), rn, rm, m4, m5));
            }
            <span class="kw-2">&amp;</span>Inst::VecFloatCmp { op, rd, rn, rm } | <span class="kw-2">&amp;</span>Inst::VecFloatCmpS { op, rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>op {
                    VecFloatCmpOp::CmpEq32x4 =&gt; (<span class="number">0xe7e8</span>, <span class="number">2</span>),   <span class="comment">// VFCESB
                    </span>VecFloatCmpOp::CmpEq64x2 =&gt; (<span class="number">0xe7e8</span>, <span class="number">3</span>),   <span class="comment">// VFCEDB
                    </span>VecFloatCmpOp::CmpHi32x4 =&gt; (<span class="number">0xe7eb</span>, <span class="number">2</span>),   <span class="comment">// VFCHSB
                    </span>VecFloatCmpOp::CmpHi64x2 =&gt; (<span class="number">0xe7eb</span>, <span class="number">3</span>),   <span class="comment">// VFCHDB
                    </span>VecFloatCmpOp::CmpHiEq32x4 =&gt; (<span class="number">0xe7ea</span>, <span class="number">2</span>), <span class="comment">// VFCHESB
                    </span>VecFloatCmpOp::CmpHiEq64x2 =&gt; (<span class="number">0xe7ea</span>, <span class="number">3</span>), <span class="comment">// VFCHEDB
                </span>};
                <span class="kw">let </span>m6 = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::VecFloatCmp { .. } =&gt; <span class="number">0</span>,
                    <span class="kw-2">&amp;</span>Inst::VecFloatCmpS { .. } =&gt; <span class="number">1</span>,
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                put(sink, <span class="kw-2">&amp;</span>enc_vrr_c(opcode, rd.to_reg(), rn, rm, m4, <span class="number">0</span>, m6));
            }
            <span class="kw-2">&amp;</span>Inst::VecInt128SCmpHi { tmp, rn, rm } | <span class="kw-2">&amp;</span>Inst::VecInt128UCmpHi { tmp, rn, rm } =&gt; {
                <span class="comment">// Synthetic instruction to compare 128-bit values.
                // Sets CC 1 if rn &gt; rm, sets a different CC otherwise.
                </span><span class="kw">let </span>tmp = allocs.next_writable(tmp);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="comment">// Use VECTOR ELEMENT COMPARE to compare the high parts.
                // Swap the inputs to get:
                //    CC 1 if high(rn) &gt; high(rm)
                //    CC 2 if high(rn) &lt; high(rm)
                //    CC 0 if high(rn) == high(rm)
                </span><span class="kw">let </span>(opcode, m3) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::VecInt128SCmpHi { .. } =&gt; (<span class="number">0xe7db</span>, <span class="number">3</span>), <span class="comment">// VECG
                    </span><span class="kw-2">&amp;</span>Inst::VecInt128UCmpHi { .. } =&gt; (<span class="number">0xe7d9</span>, <span class="number">3</span>), <span class="comment">// VECLG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rm, rn, m3, <span class="number">0</span>, <span class="number">0</span>));

                <span class="comment">// If CC != 0, we&#39;d done, so jump over the next instruction.
                </span><span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, <span class="number">7</span>, <span class="number">4 </span>+ <span class="number">6</span>));

                <span class="comment">// Otherwise, use VECTOR COMPARE HIGH LOGICAL.
                // Since we already know the high parts are equal, the CC
                // result will only depend on the low parts:
                //     CC 1 if low(rn) &gt; low(rm)
                //     CC 3 if low(rn) &lt;= low(rm)
                </span><span class="kw">let </span>inst = Inst::VecIntCmpS {
                    op: VecIntCmpOp::UCmpHi64x2,
                    <span class="comment">// N.B.: This is the first write to tmp, and it happens
                    // after all uses of rn and rm.  If this were to ever
                    // change, tmp would have to become an early-def.
                    </span>rd: tmp,
                    rn,
                    rm,
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }

            <span class="kw-2">&amp;</span>Inst::VecLoad { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadRev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadByte16Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadByte32Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadByte64Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadElt16Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadElt32Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadElt64Rev { rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode, m3) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::VecLoad { .. } =&gt; (<span class="number">0xe706</span>, <span class="number">0</span>),          <span class="comment">// VL
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadRev { .. } =&gt; (<span class="number">0xe606</span>, <span class="number">4</span>),       <span class="comment">// VLBRQ
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadByte16Rev { .. } =&gt; (<span class="number">0xe606</span>, <span class="number">1</span>), <span class="comment">// VLBRH
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadByte32Rev { .. } =&gt; (<span class="number">0xe606</span>, <span class="number">2</span>), <span class="comment">// VLBRF
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadByte64Rev { .. } =&gt; (<span class="number">0xe606</span>, <span class="number">3</span>), <span class="comment">// VLBRG
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadElt16Rev { .. } =&gt; (<span class="number">0xe607</span>, <span class="number">1</span>),  <span class="comment">// VLERH
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadElt32Rev { .. } =&gt; (<span class="number">0xe607</span>, <span class="number">2</span>),  <span class="comment">// VLERF
                    </span><span class="kw-2">&amp;</span>Inst::VecLoadElt64Rev { .. } =&gt; (<span class="number">0xe607</span>, <span class="number">3</span>),  <span class="comment">// VLERG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                mem_vrx_emit(rd.to_reg(), <span class="kw-2">&amp;</span>mem, opcode, m3, <span class="bool-val">true</span>, sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::VecStore { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreRev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreByte16Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreByte32Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreByte64Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreElt16Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreElt32Rev { rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecStoreElt64Rev { rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode, m3) = <span class="kw">match </span><span class="self">self </span>{
                    <span class="kw-2">&amp;</span>Inst::VecStore { .. } =&gt; (<span class="number">0xe70e</span>, <span class="number">0</span>),          <span class="comment">// VST
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreRev { .. } =&gt; (<span class="number">0xe60e</span>, <span class="number">4</span>),       <span class="comment">// VSTBRQ
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreByte16Rev { .. } =&gt; (<span class="number">0xe60e</span>, <span class="number">1</span>), <span class="comment">// VSTBRH
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreByte32Rev { .. } =&gt; (<span class="number">0xe60e</span>, <span class="number">2</span>), <span class="comment">// VSTBRF
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreByte64Rev { .. } =&gt; (<span class="number">0xe60e</span>, <span class="number">3</span>), <span class="comment">// VSTBRG
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreElt16Rev { .. } =&gt; (<span class="number">0xe60f</span>, <span class="number">1</span>),  <span class="comment">// VSTERH
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreElt32Rev { .. } =&gt; (<span class="number">0xe60f</span>, <span class="number">2</span>),  <span class="comment">// VSTERF
                    </span><span class="kw-2">&amp;</span>Inst::VecStoreElt64Rev { .. } =&gt; (<span class="number">0xe60f</span>, <span class="number">3</span>),  <span class="comment">// VSTERG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                mem_vrx_emit(rd, <span class="kw-2">&amp;</span>mem, opcode, m3, <span class="bool-val">true</span>, sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::VecLoadReplicate { size, rd, <span class="kw-2">ref </span>mem }
            | <span class="kw-2">&amp;</span>Inst::VecLoadReplicateRev { size, rd, <span class="kw-2">ref </span>mem } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode, m3) = <span class="kw">match </span>(<span class="self">self</span>, size) {
                    (<span class="kw-2">&amp;</span>Inst::VecLoadReplicate { .. }, <span class="number">8</span>) =&gt; (<span class="number">0xe705</span>, <span class="number">0</span>), <span class="comment">// VLREPB
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicate { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe705</span>, <span class="number">1</span>), <span class="comment">// VLREPH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicate { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe705</span>, <span class="number">2</span>), <span class="comment">// VLREPF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicate { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe705</span>, <span class="number">3</span>), <span class="comment">// VLREPG
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicateRev { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe605</span>, <span class="number">1</span>), <span class="comment">// VLREPBRH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicateRev { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe605</span>, <span class="number">2</span>), <span class="comment">// VLREPBRF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadReplicateRev { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe605</span>, <span class="number">3</span>), <span class="comment">// VLREPBRG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                mem_vrx_emit(rd.to_reg(), <span class="kw-2">&amp;</span>mem, opcode, m3, <span class="bool-val">true</span>, sink, emit_info, state);
            }

            <span class="kw-2">&amp;</span>Inst::VecMov { rd, rn } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rn, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecCMov { rd, cond, ri, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">6</span>));
                <span class="kw">let </span>opcode = <span class="number">0xe756</span>; <span class="comment">// VLR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_a(opcode, rd.to_reg(), rm, <span class="number">0</span>, <span class="number">0</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::MovToVec128 { rd, rn, rm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>rm = allocs.next(rm);

                <span class="kw">let </span>opcode = <span class="number">0xe762</span>; <span class="comment">// VLVGP
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vrr_f(opcode, rd.to_reg(), rn, rm));
            }
            <span class="kw-2">&amp;</span>Inst::VecLoadConst { rd, const_data } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa75</span>; <span class="comment">// BRAS
                </span><span class="kw">let </span>reg = writable_spilltmp_reg().to_reg();
                put(sink, <span class="kw-2">&amp;</span>enc_ri_b(opcode, reg, <span class="number">20</span>));
                <span class="kw">for </span>i <span class="kw">in </span>const_data.to_be_bytes().iter() {
                    sink.put1(<span class="kw-2">*</span>i);
                }
                <span class="kw">let </span>inst = Inst::VecLoad {
                    rd,
                    mem: MemArg::reg(reg, MemFlags::trusted()),
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::VecLoadConstReplicate {
                size,
                rd,
                const_data,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);

                <span class="kw">let </span>opcode = <span class="number">0xa75</span>; <span class="comment">// BRAS
                </span><span class="kw">let </span>reg = writable_spilltmp_reg().to_reg();
                put(sink, <span class="kw-2">&amp;</span>enc_ri_b(opcode, reg, (<span class="number">4 </span>+ size / <span class="number">8</span>) <span class="kw">as </span>i32));
                <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..size / <span class="number">8 </span>{
                    sink.put1((const_data &gt;&gt; (size - <span class="number">8 </span>- <span class="number">8 </span>* i)) <span class="kw">as </span>u8);
                }
                <span class="kw">let </span>inst = Inst::VecLoadReplicate {
                    size,
                    rd,
                    mem: MemArg::reg(reg, MemFlags::trusted()),
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);
            }
            <span class="kw-2">&amp;</span>Inst::VecImmByteMask { rd, mask } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>opcode = <span class="number">0xe744</span>; <span class="comment">// VGBM
                </span>put(sink, <span class="kw-2">&amp;</span>enc_vri_a(opcode, rd.to_reg(), mask, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::VecImmBitMask {
                size,
                rd,
                start_bit,
                end_bit,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe746</span>, <span class="number">0</span>),  <span class="comment">// VGMB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe746</span>, <span class="number">1</span>), <span class="comment">// VGMH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe746</span>, <span class="number">2</span>), <span class="comment">// VGMF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe746</span>, <span class="number">3</span>), <span class="comment">// VGMG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_vri_b(opcode, rd.to_reg(), start_bit, end_bit, m4),
                );
            }
            <span class="kw-2">&amp;</span>Inst::VecImmReplicate { size, rd, imm } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>(opcode, m3) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe745</span>, <span class="number">0</span>),  <span class="comment">// VREPIB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe745</span>, <span class="number">1</span>), <span class="comment">// VREPIH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe745</span>, <span class="number">2</span>), <span class="comment">// VREPIF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe745</span>, <span class="number">3</span>), <span class="comment">// VREPIG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(sink, <span class="kw-2">&amp;</span>enc_vri_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u16, m3));
            }
            <span class="kw-2">&amp;</span>Inst::VecLoadLane {
                size,
                rd,
                ri,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            }
            | <span class="kw-2">&amp;</span>Inst::VecLoadLaneRev {
                size,
                rd,
                ri,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>opcode_vrx = <span class="kw">match </span>(<span class="self">self</span>, size) {
                    (<span class="kw-2">&amp;</span>Inst::VecLoadLane { .. }, <span class="number">8</span>) =&gt; <span class="number">0xe700</span>,     <span class="comment">// VLEB
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLane { .. }, <span class="number">16</span>) =&gt; <span class="number">0xe701</span>,    <span class="comment">// VLEH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLane { .. }, <span class="number">32</span>) =&gt; <span class="number">0xe703</span>,    <span class="comment">// VLEF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLane { .. }, <span class="number">64</span>) =&gt; <span class="number">0xe702</span>,    <span class="comment">// VLEG
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRev { .. }, <span class="number">16</span>) =&gt; <span class="number">0xe601</span>, <span class="comment">// VLEBRH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRev { .. }, <span class="number">32</span>) =&gt; <span class="number">0xe603</span>, <span class="comment">// VLEBRF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRev { .. }, <span class="number">64</span>) =&gt; <span class="number">0xe602</span>, <span class="comment">// VLEBRG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>rd = rd.to_reg();
                mem_vrx_emit(
                    rd,
                    <span class="kw-2">&amp;</span>mem,
                    opcode_vrx,
                    lane_imm.into(),
                    <span class="bool-val">true</span>,
                    sink,
                    emit_info,
                    state,
                );
            }
            <span class="kw-2">&amp;</span>Inst::VecLoadLaneUndef {
                size,
                rd,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            }
            | <span class="kw-2">&amp;</span>Inst::VecLoadLaneRevUndef {
                size,
                rd,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_vrx, opcode_rx, opcode_rxy) = <span class="kw">match </span>(<span class="self">self</span>, size) {
                    (<span class="kw-2">&amp;</span>Inst::VecLoadLaneUndef { .. }, <span class="number">8</span>) =&gt; (<span class="number">0xe700</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VLEB
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneUndef { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe701</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VLEH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneUndef { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe703</span>, <span class="prelude-val">Some</span>(<span class="number">0x78</span>), <span class="prelude-val">Some</span>(<span class="number">0xed64</span>)), <span class="comment">// VLEF, LE(Y)
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneUndef { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe702</span>, <span class="prelude-val">Some</span>(<span class="number">0x68</span>), <span class="prelude-val">Some</span>(<span class="number">0xed65</span>)), <span class="comment">// VLEG, LD(Y)
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRevUndef { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe601</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VLEBRH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRevUndef { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe603</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VLEBRF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecLoadLaneRevUndef { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe602</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VLEBRG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>rd = rd.to_reg();
                <span class="kw">if </span>lane_imm == <span class="number">0 </span>&amp;&amp; is_fpr(rd) &amp;&amp; opcode_rx.is_some() {
                    mem_emit(
                        rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, <span class="prelude-val">None</span>, <span class="bool-val">true</span>, sink, emit_info, state,
                    );
                } <span class="kw">else </span>{
                    mem_vrx_emit(
                        rd,
                        <span class="kw-2">&amp;</span>mem,
                        opcode_vrx,
                        lane_imm.into(),
                        <span class="bool-val">true</span>,
                        sink,
                        emit_info,
                        state,
                    );
                }
            }
            <span class="kw-2">&amp;</span>Inst::VecStoreLane {
                size,
                rd,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            }
            | <span class="kw-2">&amp;</span>Inst::VecStoreLaneRev {
                size,
                rd,
                <span class="kw-2">ref </span>mem,
                lane_imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next(rd);
                <span class="kw">let </span>mem = mem.with_allocs(<span class="kw-2">&amp;mut </span>allocs);

                <span class="kw">let </span>(opcode_vrx, opcode_rx, opcode_rxy) = <span class="kw">match </span>(<span class="self">self</span>, size) {
                    (<span class="kw-2">&amp;</span>Inst::VecStoreLane { .. }, <span class="number">8</span>) =&gt; (<span class="number">0xe708</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VSTEB
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLane { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe709</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VSTEH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLane { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe70b</span>, <span class="prelude-val">Some</span>(<span class="number">0x70</span>), <span class="prelude-val">Some</span>(<span class="number">0xed66</span>)), <span class="comment">// VSTEF, STE(Y)
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLane { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe70a</span>, <span class="prelude-val">Some</span>(<span class="number">0x60</span>), <span class="prelude-val">Some</span>(<span class="number">0xed67</span>)), <span class="comment">// VSTEG, STD(Y)
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLaneRev { .. }, <span class="number">16</span>) =&gt; (<span class="number">0xe609</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VSTEBRH
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLaneRev { .. }, <span class="number">32</span>) =&gt; (<span class="number">0xe60b</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VSTEBRF
                    </span>(<span class="kw-2">&amp;</span>Inst::VecStoreLaneRev { .. }, <span class="number">64</span>) =&gt; (<span class="number">0xe60a</span>, <span class="prelude-val">None</span>, <span class="prelude-val">None</span>), <span class="comment">// VSTEBRG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">if </span>lane_imm == <span class="number">0 </span>&amp;&amp; is_fpr(rd) &amp;&amp; opcode_rx.is_some() {
                    mem_emit(
                        rd, <span class="kw-2">&amp;</span>mem, opcode_rx, opcode_rxy, <span class="prelude-val">None</span>, <span class="bool-val">true</span>, sink, emit_info, state,
                    );
                } <span class="kw">else </span>{
                    mem_vrx_emit(
                        rd,
                        <span class="kw-2">&amp;</span>mem,
                        opcode_vrx,
                        lane_imm.into(),
                        <span class="bool-val">true</span>,
                        sink,
                        emit_info,
                        state,
                    );
                }
            }
            <span class="kw-2">&amp;</span>Inst::VecInsertLane {
                size,
                rd,
                ri,
                rn,
                lane_imm,
                lane_reg,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>lane_reg = allocs.next(lane_reg);

                <span class="kw">let </span>(opcode_vrs, m4) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">0</span>),  <span class="comment">// VLVGB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">1</span>), <span class="comment">// VLVGH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">2</span>), <span class="comment">// VLVGF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">3</span>), <span class="comment">// VLVGG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_vrs_b(opcode_vrs, rd.to_reg(), lane_reg, lane_imm.into(), rn, m4),
                );
            }
            <span class="kw-2">&amp;</span>Inst::VecInsertLaneUndef {
                size,
                rd,
                rn,
                lane_imm,
                lane_reg,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>lane_reg = allocs.next(lane_reg);

                <span class="kw">let </span>(opcode_vrs, m4, opcode_rre) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),          <span class="comment">// VLVGB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// VLVGH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),         <span class="comment">// VLVGF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe722</span>, <span class="number">3</span>, <span class="prelude-val">Some</span>(<span class="number">0xb3c1</span>)), <span class="comment">// VLVGG, LDGR
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">if </span>opcode_rre.is_some()
                    &amp;&amp; lane_imm == <span class="number">0
                    </span>&amp;&amp; lane_reg == zero_reg()
                    &amp;&amp; is_fpr(rd.to_reg())
                {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode_rre.unwrap(), rd.to_reg(), rn));
                } <span class="kw">else </span>{
                    put(
                        sink,
                        <span class="kw-2">&amp;</span>enc_vrs_b(opcode_vrs, rd.to_reg(), lane_reg, lane_imm.into(), rn, m4),
                    );
                }
            }
            <span class="kw-2">&amp;</span>Inst::VecExtractLane {
                size,
                rd,
                rn,
                lane_imm,
                lane_reg,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);
                <span class="kw">let </span>lane_reg = allocs.next(lane_reg);

                <span class="kw">let </span>(opcode_vrs, m4, opcode_rre) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe721</span>, <span class="number">0</span>, <span class="prelude-val">None</span>),          <span class="comment">// VLGVB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe721</span>, <span class="number">1</span>, <span class="prelude-val">None</span>),         <span class="comment">// VLGVH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe721</span>, <span class="number">2</span>, <span class="prelude-val">None</span>),         <span class="comment">// VLGVF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe721</span>, <span class="number">3</span>, <span class="prelude-val">Some</span>(<span class="number">0xb3cd</span>)), <span class="comment">// VLGVG, LGDR
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                <span class="kw">if </span>opcode_rre.is_some() &amp;&amp; lane_imm == <span class="number">0 </span>&amp;&amp; lane_reg == zero_reg() &amp;&amp; is_fpr(rn) {
                    put(sink, <span class="kw-2">&amp;</span>enc_rre(opcode_rre.unwrap(), rd.to_reg(), rn));
                } <span class="kw">else </span>{
                    put(
                        sink,
                        <span class="kw-2">&amp;</span>enc_vrs_c(opcode_vrs, rd.to_reg(), lane_reg, lane_imm.into(), rn, m4),
                    );
                }
            }
            <span class="kw-2">&amp;</span>Inst::VecInsertLaneImm {
                size,
                rd,
                ri,
                imm,
                lane_imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>ri = allocs.next(ri);
                <span class="macro">debug_assert_eq!</span>(rd.to_reg(), ri);

                <span class="kw">let </span>opcode = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; <span class="number">0xe740</span>,  <span class="comment">// VLEIB
                    </span><span class="number">16 </span>=&gt; <span class="number">0xe741</span>, <span class="comment">// LEIVH
                    </span><span class="number">32 </span>=&gt; <span class="number">0xe743</span>, <span class="comment">// VLEIF
                    </span><span class="number">64 </span>=&gt; <span class="number">0xe742</span>, <span class="comment">// VLEIG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_vri_a(opcode, rd.to_reg(), imm <span class="kw">as </span>u16, lane_imm.into()),
                );
            }
            <span class="kw-2">&amp;</span>Inst::VecReplicateLane {
                size,
                rd,
                rn,
                lane_imm,
            } =&gt; {
                <span class="kw">let </span>rd = allocs.next_writable(rd);
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>(opcode, m4) = <span class="kw">match </span>size {
                    <span class="number">8 </span>=&gt; (<span class="number">0xe74d</span>, <span class="number">0</span>),  <span class="comment">// VREPB
                    </span><span class="number">16 </span>=&gt; (<span class="number">0xe74d</span>, <span class="number">1</span>), <span class="comment">// VREPH
                    </span><span class="number">32 </span>=&gt; (<span class="number">0xe74d</span>, <span class="number">2</span>), <span class="comment">// VREPF
                    </span><span class="number">64 </span>=&gt; (<span class="number">0xe74d</span>, <span class="number">3</span>), <span class="comment">// VREPG
                    </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };
                put(
                    sink,
                    <span class="kw-2">&amp;</span>enc_vri_c(opcode, rd.to_reg(), lane_imm.into(), rn, m4),
                );
            }

            <span class="kw-2">&amp;</span>Inst::Call { link, <span class="kw-2">ref </span>info } =&gt; {
                <span class="kw">let </span>link = allocs.next_writable(link);

                <span class="comment">// Add relocation for TLS libcalls to enable linker optimizations.
                </span><span class="kw">match </span><span class="kw-2">&amp;</span>info.tls_symbol {
                    <span class="prelude-val">None </span>=&gt; {}
                    <span class="prelude-val">Some</span>(SymbolReloc::TlsGd { name }) =&gt; {
                        sink.add_reloc(Reloc::S390xTlsGdCall, name, <span class="number">0</span>)
                    }
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                }

                <span class="kw">let </span>opcode = <span class="number">0xc05</span>; <span class="comment">// BRASL
                </span><span class="kw">let </span>reloc = Reloc::S390xPLTRel32Dbl;
                <span class="kw">if let </span><span class="prelude-val">Some</span>(s) = state.take_stack_map() {
                    sink.add_stack_map(StackMapExtent::UpcomingBytes(<span class="number">6</span>), s);
                }
                put_with_reloc(
                    sink,
                    <span class="kw-2">&amp;</span>enc_ril_b(opcode, link.to_reg(), <span class="number">0</span>),
                    <span class="number">2</span>,
                    reloc,
                    <span class="kw-2">&amp;</span>info.dest,
                    <span class="number">0</span>,
                );
                <span class="kw">if </span>info.opcode.is_call() {
                    sink.add_call_site(info.opcode);
                }
            }
            <span class="kw-2">&amp;</span>Inst::CallInd { link, <span class="kw-2">ref </span>info } =&gt; {
                <span class="kw">let </span>link = allocs.next_writable(link);
                <span class="kw">let </span>rn = allocs.next(info.rn);

                <span class="kw">let </span>opcode = <span class="number">0x0d</span>; <span class="comment">// BASR
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(s) = state.take_stack_map() {
                    sink.add_stack_map(StackMapExtent::UpcomingBytes(<span class="number">2</span>), s);
                }
                put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, link.to_reg(), rn));
                <span class="kw">if </span>info.opcode.is_call() {
                    sink.add_call_site(info.opcode);
                }
            }
            <span class="kw-2">&amp;</span>Inst::Args { .. } =&gt; {}
            <span class="kw-2">&amp;</span>Inst::Ret { link, .. } =&gt; {
                <span class="kw">let </span>link = allocs.next(link);

                <span class="kw">let </span>opcode = <span class="number">0x07</span>; <span class="comment">// BCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, gpr(<span class="number">15</span>), link));
            }
            <span class="kw-2">&amp;</span>Inst::Jump { dest } =&gt; {
                <span class="kw">let </span>off = sink.cur_offset();
                <span class="comment">// Indicate that the jump uses a label, if so, so that a fixup can occur later.
                </span>sink.use_label_at_offset(off, dest, LabelUse::BranchRIL);
                sink.add_uncond_branch(off, off + <span class="number">6</span>, dest);
                <span class="comment">// Emit the jump itself.
                </span><span class="kw">let </span>opcode = <span class="number">0xc04</span>; <span class="comment">// BCRL
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ril_c(opcode, <span class="number">15</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::IndirectBr { rn, .. } =&gt; {
                <span class="kw">let </span>rn = allocs.next(rn);

                <span class="kw">let </span>opcode = <span class="number">0x07</span>; <span class="comment">// BCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_rr(opcode, gpr(<span class="number">15</span>), rn));
            }
            <span class="kw-2">&amp;</span>Inst::CondBr {
                taken,
                not_taken,
                cond,
            } =&gt; {
                <span class="kw">let </span>opcode = <span class="number">0xc04</span>; <span class="comment">// BCRL

                // Conditional part first.
                </span><span class="kw">let </span>cond_off = sink.cur_offset();
                sink.use_label_at_offset(cond_off, taken, LabelUse::BranchRIL);
                <span class="kw">let </span>inverted = <span class="kw-2">&amp;</span>enc_ril_c(opcode, cond.invert().bits(), <span class="number">0</span>);
                sink.add_cond_branch(cond_off, cond_off + <span class="number">6</span>, taken, inverted);
                put(sink, <span class="kw-2">&amp;</span>enc_ril_c(opcode, cond.bits(), <span class="number">0</span>));

                <span class="comment">// Unconditional part next.
                </span><span class="kw">let </span>uncond_off = sink.cur_offset();
                sink.use_label_at_offset(uncond_off, not_taken, LabelUse::BranchRIL);
                sink.add_uncond_branch(uncond_off, uncond_off + <span class="number">6</span>, not_taken);
                put(sink, <span class="kw-2">&amp;</span>enc_ril_c(opcode, <span class="number">15</span>, <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::OneWayCondBr { target, cond } =&gt; {
                <span class="kw">let </span>opcode = <span class="number">0xc04</span>; <span class="comment">// BCRL
                </span>sink.use_label_at_offset(sink.cur_offset(), target, LabelUse::BranchRIL);
                put(sink, <span class="kw-2">&amp;</span>enc_ril_c(opcode, cond.bits(), <span class="number">0</span>));
            }
            <span class="kw-2">&amp;</span>Inst::Nop0 =&gt; {}
            <span class="kw-2">&amp;</span>Inst::Nop2 =&gt; {
                put(sink, <span class="kw-2">&amp;</span>enc_e(<span class="number">0x0707</span>));
            }
            <span class="kw-2">&amp;</span>Inst::Debugtrap =&gt; {
                put(sink, <span class="kw-2">&amp;</span>enc_e(<span class="number">0x0001</span>));
            }
            <span class="kw-2">&amp;</span>Inst::Trap { trap_code } =&gt; {
                <span class="kw">if let </span><span class="prelude-val">Some</span>(s) = state.take_stack_map() {
                    sink.add_stack_map(StackMapExtent::UpcomingBytes(<span class="number">2</span>), s);
                }
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_e(<span class="number">0x0000</span>), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::TrapIf { cond, trap_code } =&gt; {
                <span class="comment">// Branch over trap if condition is false.
                </span><span class="kw">let </span>opcode = <span class="number">0xa74</span>; <span class="comment">// BCR
                </span>put(sink, <span class="kw-2">&amp;</span>enc_ri_c(opcode, cond.invert().bits(), <span class="number">4 </span>+ <span class="number">2</span>));
                <span class="comment">// Now emit the actual trap.
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(s) = state.take_stack_map() {
                    sink.add_stack_map(StackMapExtent::UpcomingBytes(<span class="number">2</span>), s);
                }
                put_with_trap(sink, <span class="kw-2">&amp;</span>enc_e(<span class="number">0x0000</span>), trap_code);
            }
            <span class="kw-2">&amp;</span>Inst::JTSequence { ridx, <span class="kw-2">ref </span>targets } =&gt; {
                <span class="kw">let </span>ridx = allocs.next(ridx);

                <span class="kw">let </span>table_label = sink.get_label();

                <span class="comment">// This sequence is *one* instruction in the vcode, and is expanded only here at
                // emission time, because we cannot allow the regalloc to insert spills/reloads in
                // the middle; we depend on hardcoded PC-rel addressing below.

                // Set temp register to address of jump table.
                </span><span class="kw">let </span>rtmp = writable_spilltmp_reg();
                <span class="kw">let </span>inst = Inst::LoadAddr {
                    rd: rtmp,
                    mem: MemArg::Label {
                        target: table_label,
                    },
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);

                <span class="comment">// Set temp to target address by adding the value of the jump table entry.
                </span><span class="kw">let </span>inst = Inst::AluRX {
                    alu_op: ALUOp::Add64Ext32,
                    rd: rtmp,
                    ri: rtmp.to_reg(),
                    mem: MemArg::reg_plus_reg(rtmp.to_reg(), ridx, MemFlags::trusted()),
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);

                <span class="comment">// Branch to computed address. (`targets` here is only used for successor queries
                // and is not needed for emission.)
                </span><span class="kw">let </span>inst = Inst::IndirectBr {
                    rn: rtmp.to_reg(),
                    targets: <span class="macro">vec!</span>[],
                };
                inst.emit(<span class="kw-2">&amp;</span>[], sink, emit_info, state);

                <span class="comment">// Emit jump table (table of 32-bit offsets).
                // The first entry is the default target, which is not emitted
                // into the jump table, so we skip it here.  It is only in the
                // list so MachTerminator will see the potential target.
                </span>sink.bind_label(table_label);
                <span class="kw">let </span>jt_off = sink.cur_offset();
                <span class="kw">for </span><span class="kw-2">&amp;</span>target <span class="kw">in </span>targets.iter().skip(<span class="number">1</span>) {
                    <span class="kw">let </span>word_off = sink.cur_offset();
                    <span class="kw">let </span>off_into_table = word_off - jt_off;
                    sink.use_label_at_offset(word_off, target, LabelUse::PCRel32);
                    sink.put4(off_into_table.swap_bytes());
                }

                <span class="comment">// Lowering produces an EmitIsland before using a JTSequence, so we can safely
                // disable the worst-case-size check in this case.
                </span>start_off = sink.cur_offset();
            }

            <span class="kw-2">&amp;</span>Inst::VirtualSPOffsetAdj { offset } =&gt; {
                <span class="macro">trace!</span>(
                    <span class="string">&quot;virtual sp offset adjusted by {} -&gt; {}&quot;</span>,
                    offset,
                    state.virtual_sp_offset + offset
                );
                state.virtual_sp_offset += offset;
            }

            <span class="kw-2">&amp;</span>Inst::Unwind { <span class="kw-2">ref </span>inst } =&gt; {
                sink.add_unwind(inst.clone());
            }

            <span class="kw-2">&amp;</span>Inst::DummyUse { .. } =&gt; {}
        }

        <span class="kw">let </span>end_off = sink.cur_offset();
        <span class="macro">debug_assert!</span>((end_off - start_off) &lt;= Inst::worst_case_size());

        state.clear_post_insn();
    }

    <span class="kw">fn </span>pretty_print_inst(<span class="kw-2">&amp;</span><span class="self">self</span>, allocs: <span class="kw-2">&amp;</span>[Allocation], state: <span class="kw-2">&amp;mut </span>EmitState) -&gt; String {
        <span class="kw">let </span><span class="kw-2">mut </span>allocs = AllocationConsumer::new(allocs);
        <span class="self">self</span>.print_with_state(state, <span class="kw-2">&amp;mut </span>allocs)
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (78a891d36 2022-09-06)" ></div></body></html>