

================================================================
== Vitis HLS Report for 'generate_udp_512_s'
================================================================
* Date:           Sat Mar 18 14:40:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       87|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|     2202|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2202|      195|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_165_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_condition_144                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_153                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_175                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_187                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_209                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op80_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op88_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_102_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_116_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln82_1_fu_195_p2             |      icmp|   0|  0|  14|          19|           1|
    |icmp_ln82_fu_257_p2               |      icmp|   0|  0|  14|          19|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln132_cast_i_fu_235_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln132_fu_229_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          72|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+------+-----------+
    |                      Name                      | LUT| Input Size| Bits | Total Bits|
    +------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                         |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_146  |   9|          2|   512|       1024|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_137  |  14|          3|   512|       1536|
    |header_idx                                      |   9|          2|    16|         32|
    |m_axis_tx_data_internal_blk_n                   |   9|          2|     1|          2|
    |m_axis_tx_data_internal_din                     |  20|          4|  1024|       4096|
    |state                                           |  20|          4|     2|          8|
    |tx_shift2udpFifo_blk_n                          |   9|          2|     1|          2|
    |tx_udpMetaFifo_blk_n                            |   9|          2|     1|          2|
    +------------------------------------------------+----+-----------+------+-----------+
    |Total                                           | 108|         23|  2070|       6704|
    +------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------------------+------+----+------+-----------+
    |                      Name                      |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                       |     1|   0|     1|          0|
    |ap_done_reg                                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                         |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_146  |   512|   0|   512|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_137  |   512|   0|   512|          0|
    |header_header_V                                 |    64|   0|    64|          0|
    |header_idx                                      |    16|   0|    16|          0|
    |state                                           |     2|   0|     2|          0|
    |state_load_reg_502                              |     2|   0|     2|          0|
    |tmp_1_i_reg_536                                 |     1|   0|     1|          0|
    |tmp_i_46_reg_506                                |     1|   0|     1|          0|
    |tmp_reg_523                                     |    65|   0|    65|          0|
    |tx_shift2udpFifo_read_reg_540                   |  1024|   0|  1024|          0|
    +------------------------------------------------+------+----+------+-----------+
    |Total                                           |  2202|   0|  2202|          0|
    +------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|tx_shift2udpFifo_dout           |   in|  1024|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_empty_n        |   in|     1|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_read           |  out|     1|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_udpMetaFifo_dout             |   in|    64|     ap_fifo|           tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_empty_n          |   in|     1|     ap_fifo|           tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_read             |  out|     1|     ap_fifo|           tx_udpMetaFifo|       pointer|
|m_axis_tx_data_internal_din     |  out|  1024|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_full_n  |   in|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_write   |  out|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
+--------------------------------+-----+------+------------+-------------------------+--------------+

