  reg [7:0] q_ff;

  always @(posedge clk) begin
    q_ff <= d;
  end

  assign q = q_ff;
endmodule