<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1769</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1769-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1769.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3D&#160;37-5</p>
<p style="position:absolute;top:47px;left:499px;white-space:nowrap" class="ft01">INTRODUCTION&#160;TO&#160;INTEL® SOFTWARE&#160;GUARD EXTENSIONS</p>
<p style="position:absolute;top:317px;left:69px;white-space:nowrap" class="ft02">37.7.2&#160;</p>
<p style="position:absolute;top:317px;left:149px;white-space:nowrap" class="ft02">Intel® SGX Resource&#160;Enumeration Leaves</p>
<p style="position:absolute;top:346px;left:69px;white-space:nowrap" class="ft06">If CPUID.(EAX=07H, ECX=0H):EBX.SGX =&#160;1, the&#160;processor also&#160;supports querying&#160;CPUID with EAX=12H&#160;on&#160;Intel&#160;<br/>SGX resource&#160;capability and configuration.&#160;The&#160;number&#160;of&#160;available&#160;sub-leaves&#160;in leaf&#160;12H depends on the&#160;Opt-in&#160;<br/>and system&#160;software&#160;configuration. Information&#160;returned&#160;by CPUID.12H&#160;is thread specific; software&#160;should&#160;not&#160;<br/>assume&#160;that if Intel SGX&#160;instructions&#160;are supported&#160;on&#160;one hardware&#160;thread, they&#160;are also&#160;supported elsewhere.&#160;<br/>A&#160;properly configured processor exposes Intel&#160;SGX functionality with&#160;CPUID.EAX=12H&#160;reporting valid&#160;information&#160;<br/>(non-zero&#160;content) in three or&#160;more&#160;sub-leaves,&#160;see<a href="o_fe12b1e2a880e0ce-1769.html">&#160;Table&#160;37-4</a>.</p>
<p style="position:absolute;top:457px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:457px;left:95px;white-space:nowrap" class="ft03">CPUID.(EAX=12H, ECX=0H) enumerates&#160;Intel&#160;SGX capability,&#160;including enclave&#160;instruction opcode support.</p>
<p style="position:absolute;top:479px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:480px;left:95px;white-space:nowrap" class="ft06">CPUID.(EAX=12H, ECX=1H) enumerates&#160;Intel&#160;SGX capability of processor state configuration and enclave&#160;<br/>configuration in&#160;the SECS&#160;<a href="o_fe12b1e2a880e0ce-1775.html">structure (see Table 38-3).</a></p>
<p style="position:absolute;top:518px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:519px;left:95px;white-space:nowrap" class="ft03">CPUID.(EAX=12H,&#160;ECX&#160;&gt;1) enumerates&#160;available EPC resources.</p>
<p style="position:absolute;top:160px;left:82px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:160px;left:219px;white-space:nowrap" class="ft03">Valid*</p>
<p style="position:absolute;top:160px;left:334px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:160px;left:470px;white-space:nowrap" class="ft03">X</p>
<p style="position:absolute;top:160px;left:606px;white-space:nowrap" class="ft03">#GP</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:182px;left:219px;white-space:nowrap" class="ft03">Valid*</p>
<p style="position:absolute;top:182px;left:334px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:182px;left:470px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:182px;left:606px;white-space:nowrap" class="ft03">#GP</p>
<p style="position:absolute;top:205px;left:82px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:205px;left:219px;white-space:nowrap" class="ft03">Valid*</p>
<p style="position:absolute;top:205px;left:334px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:205px;left:470px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:205px;left:606px;white-space:nowrap" class="ft03">Available&#160;(see<a href="o_fe12b1e2a880e0ce-1769.html">&#160;Table&#160;37-4 for det</a>ails&#160;</p>
<p style="position:absolute;top:222px;left:606px;white-space:nowrap" class="ft03">of&#160;SGX1&#160;and&#160;SGX2).</p>
<p style="position:absolute;top:244px;left:82px;white-space:nowrap" class="ft08">* Leaf&#160;12H&#160;enumeration&#160;results&#160;are dependent on&#160;enablement.<br/>** See&#160;list&#160;of&#160;conditions&#160;in&#160;the #UD section of&#160;the reference&#160;pages of&#160;ENCLS&#160;and ENCLU</p>
<p style="position:absolute;top:560px;left:189px;white-space:nowrap" class="ft05">Table&#160;37-4.&#160; CPUID&#160;Leaf&#160;12H,&#160;Sub-Leaf&#160;0 Enumeration of&#160;Intel® SGX Capabilities</p>
<p style="position:absolute;top:585px;left:77px;white-space:nowrap" class="ft03">CPUID.(EAX=12H,ECX=0)</p>
<p style="position:absolute;top:585px;left:474px;white-space:nowrap" class="ft03">Description Behavior</p>
<p style="position:absolute;top:609px;left:87px;white-space:nowrap" class="ft03">Register</p>
<p style="position:absolute;top:609px;left:185px;white-space:nowrap" class="ft03">Bits</p>
<p style="position:absolute;top:633px;left:101px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:633px;left:163px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:633px;left:242px;white-space:nowrap" class="ft03">SGX1: If 1, indicates&#160;leaf&#160;functions of&#160;SGX1&#160;instruction&#160;listed&#160;in<a href="o_fe12b1e2a880e0ce-1767.html">&#160;Table&#160;37-1&#160;ar</a>e supported.</p>
<p style="position:absolute;top:657px;left:163px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:657px;left:242px;white-space:nowrap" class="ft03">SGX2: If 1, indicates&#160;leaf&#160;functions of&#160;SGX2&#160;instruction&#160;listed&#160;in<a href="o_fe12b1e2a880e0ce-1768.html">&#160;Table&#160;37-2&#160;ar</a>e supported.</p>
<p style="position:absolute;top:681px;left:163px;white-space:nowrap" class="ft03">31:2</p>
<p style="position:absolute;top:681px;left:242px;white-space:nowrap" class="ft03">Reserved&#160;(0)</p>
<p style="position:absolute;top:713px;left:101px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:705px;left:163px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:705px;left:242px;white-space:nowrap" class="ft03">MISCSELECT: Reports the&#160;bit vector&#160;of&#160;supported extended&#160;features&#160;that&#160;can be&#160;written to&#160;the MISC&#160;</p>
<p style="position:absolute;top:721px;left:242px;white-space:nowrap" class="ft03">region&#160;of&#160;the&#160;SSA.</p>
<p style="position:absolute;top:745px;left:102px;white-space:nowrap" class="ft03">ECX</p>
<p style="position:absolute;top:745px;left:163px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:745px;left:242px;white-space:nowrap" class="ft03">Reserved&#160;(0).</p>
<p style="position:absolute;top:809px;left:101px;white-space:nowrap" class="ft03">EDX</p>
<p style="position:absolute;top:769px;left:163px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:769px;left:242px;white-space:nowrap" class="ft03">MaxEnclaveSize_Not64: the&#160;maximum&#160;supported enclave&#160;size&#160;is&#160;2^(EDX[7:0]) bytes when&#160;not in&#160;64-bit&#160;</p>
<p style="position:absolute;top:786px;left:242px;white-space:nowrap" class="ft03">mode.</p>
<p style="position:absolute;top:809px;left:163px;white-space:nowrap" class="ft03">15:8</p>
<p style="position:absolute;top:809px;left:242px;white-space:nowrap" class="ft03">MaxEnclaveSize_64: the&#160;maximum supported&#160;enclave size&#160;is&#160;2^(EDX[15:8]) bytes when&#160;operating in&#160;64-</p>
<p style="position:absolute;top:826px;left:242px;white-space:nowrap" class="ft03">bit mode.</p>
<p style="position:absolute;top:850px;left:163px;white-space:nowrap" class="ft03">31:16</p>
<p style="position:absolute;top:850px;left:242px;white-space:nowrap" class="ft03">Reserved&#160;(0).</p>
<p style="position:absolute;top:905px;left:189px;white-space:nowrap" class="ft05">Table&#160;37-5.&#160; CPUID&#160;Leaf&#160;12H,&#160;Sub-Leaf&#160;1 Enumeration of&#160;Intel® SGX Capabilities</p>
<p style="position:absolute;top:930px;left:77px;white-space:nowrap" class="ft03">CPUID.(EAX=12H,ECX=1)</p>
<p style="position:absolute;top:930px;left:474px;white-space:nowrap" class="ft03">Description Behavior</p>
<p style="position:absolute;top:953px;left:87px;white-space:nowrap" class="ft03">Register</p>
<p style="position:absolute;top:953px;left:185px;white-space:nowrap" class="ft03">Bits</p>
<p style="position:absolute;top:978px;left:101px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:978px;left:163px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:978px;left:242px;white-space:nowrap" class="ft03">Report the valid bits of&#160;SECS.ATTRIBUTES[31:0]&#160;that&#160;software&#160;can set with&#160;ECREATE.&#160;</p>
<p style="position:absolute;top:994px;left:242px;white-space:nowrap" class="ft03">SECS.ATTRIBUTES[n] can be&#160;set to 1&#160;using&#160;ECREATE only if&#160;EAX[n] is&#160;1,&#160;where n&#160;&lt;&#160;32.</p>
<p style="position:absolute;top:1018px;left:101px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:1018px;left:163px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:1018px;left:242px;white-space:nowrap" class="ft03">Report the valid bits of&#160;SECS.ATTRIBUTES[63:32] that&#160;software&#160;can set with ECREATE.&#160;</p>
<p style="position:absolute;top:1034px;left:242px;white-space:nowrap" class="ft03">SECS.ATTRIBUTES[n+32] can be&#160;set to&#160;1&#160;using&#160;ECREATE&#160;only if EBX[n] is 1, where n &lt; 32.</p>
<p style="position:absolute;top:100px;left:279px;white-space:nowrap" class="ft05">Table&#160;37-3.&#160;&#160;Intel®&#160;SGX&#160;Opt-in and Enabling Behavior</p>
<p style="position:absolute;top:121px;left:83px;white-space:nowrap" class="ft03">CPUID.(07H,0H):EBX.</p>
<p style="position:absolute;top:137px;left:134px;white-space:nowrap" class="ft03">SGX</p>
<p style="position:absolute;top:129px;left:235px;white-space:nowrap" class="ft03">CPUID.(12H)</p>
<p style="position:absolute;top:121px;left:336px;white-space:nowrap" class="ft03">FEATURE_CONTROL.</p>
<p style="position:absolute;top:137px;left:382px;white-space:nowrap" class="ft03">LOCK</p>
<p style="position:absolute;top:121px;left:472px;white-space:nowrap" class="ft03">FEATURE_CONTROL.</p>
<p style="position:absolute;top:137px;left:493px;white-space:nowrap" class="ft03">SGX_ENABLE</p>
<p style="position:absolute;top:129px;left:657px;white-space:nowrap" class="ft03">Enclave&#160;Instruction</p>
</div>
</body>
</html>
