<?xml version="1.0" encoding="ISO-8859-1"?>
<block heading="1" child_no="1" id="tab0.9255014244595375" name="reg_map" offset="0" coverage="on" module_name="reg_map" reset_type="async" rtl.bit_enable="true" u_field_names="true" u_use_eeprom="true" gen_pin_complex_functions="false" uid="2019-08-01T18:04:04.072+05:30d13e1" keypath="reg_map" caddress="0" hwmapaddr="1" csize="160" address="0x00" endaddress="0x9F" size="160">
   <config>
      <blocksize>160</blocksize>
      <variants>
         <variant name="none" isselected="true">
            <doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc>
         </variant>
      </variants>
      <regwidth>16</regwidth>
      <buswidth>32</buswidth>
      <addressunit>16</addressunit>
      <busdomains>
         <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="0" address="0x00" endaddress="0x9F" size="160"/>
      </busdomains>
   </config>
   <doc/>
   <section heading="1.1" child_no="1" id="tab0.16061358728242014" name="volatile" uid="2019-08-01T18:04:04.072+05:30d13e16" keypath="reg_map.volatile,volatile" keypathdown="volatile.status0.cfg0.cfg1.diag0.ddiff.ddiff_diag.idiff.idiff_hires.peak.ppeak.npeak.pk_pk_avg.bop.brp.state.diagnostic_dis.ee_cfg_0.ee_cfg_1.ee_status.ee_addr_ecc.ee_data.pat_test.marg_test.test_cfg,status0,cfg0,cfg1,diag0,ddiff,ddiff_diag,idiff,idiff_hires,peak,ppeak,npeak,pk_pk_avg,bop,brp,state,diagnostic_dis,ee_cfg_0,ee_cfg_1,ee_status,ee_addr_ecc,ee_data,pat_test,marg_test,test_cfg" coverage="on" hwmapaddr="2" max_reg_size="16" csize="48" offset="0" caddress="0" address="0x00" endaddress="0x2F" size="48">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="0" address="0x00" endaddress="0x2F" size="48"/>
         </busdomains>
      </config>
      <reg heading="1.1.1" child_no="1" id="tab0.9599069261757456" name="status0" external="true" coverage="on" uid="2019-08-01T18:04:04.072+05:30d13e18" keypath="reg_map.volatile.status0,volatile.status0,status0" hwmapaddr="3" csize="2" offset="0" caddress="0" address="0x00" endaddress="0x1" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="0" address="0x00" endaddress="0x1" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_0" offset="3:0" name="dsc" hdl_path="u_dig_top_9023.dsc" uid="2019-08-01T18:04:04.072+05:30d13e23" keypath="reg_map.volatile.status0.dsc,volatile.status0.dsc,status0.dsc,dsc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nDie Source Code\nTAU\nCHACHA \nBHATIJA\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000</default>
         </field>
      </reg>
      <reg heading="1.1.2" child_no="2" id="tab0.1800436073291165" name="cfg0" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_cfg0_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)" uid="2019-08-01T18:04:04.072+05:30d13e32" keypath="reg_map.volatile.cfg0,volatile.cfg0,cfg0" hwmapaddr="4" csize="2" offset="2" caddress="2" address="0x02" endaddress="0x3" size="2" default="0x1800" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="2" address="0x02" endaddress="0x3" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_13" offset="0" name="out_force_en" hdl_path="out_force_en_q" uid="2019-08-01T18:04:04.072+05:30d13e37" keypath="reg_map.volatile.cfg0.out_force_en,volatile.cfg0.out_force_en,cfg0.out_force_en,out_force_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nEnables out_force word</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_12" offset="2:1" name="out_force" hdl_path="out_force_q" uid="2019-08-01T18:04:04.072+05:30d13e46" keypath="reg_map.volatile.cfg0.out_force,volatile.cfg0.out_force,cfg0.out_force,out_force">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces ICC output level. 0=7mA, 1=14mA, 2=21mA Note: 21mA is not implemented in the analog circuitry.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00</default>
         </field>
         <field id="field_11" offset="3" name="eforce_l" hdl_path="eforce_l_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e55" keypath="reg_map.volatile.cfg0.eforce_l,volatile.cfg0.eforce_l,cfg0.eforce_l,eforce_l">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nEnable EFORCE of Left channel</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_10" offset="4" name="switchpoint_test_spd" hdl_path="switchpoint_test_spd_q" uid="2019-08-01T18:04:04.072+05:30d13e64" keypath="reg_map.volatile.cfg0.switchpoint_test_spd,volatile.cfg0.switchpoint_test_spd,cfg0.switchpoint_test_spd,switchpoint_test_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nEnable Switchpoint Test mode</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_9" offset="5" name="fe_l_dis" hdl_path="fe_l_dis_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e73" keypath="reg_map.volatile.cfg0.fe_l_dis,volatile.cfg0.fe_l_dis,cfg0.fe_l_dis,fe_l_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable Front-end of Left channel</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_8" offset="6" name="freeze_thresh" hdl_path="freeze_thresh_q" uid="2019-08-01T18:04:04.072+05:30d13e82" keypath="reg_map.volatile.cfg0.freeze_thresh,volatile.cfg0.freeze_thresh,cfg0.freeze_thresh,freeze_thresh">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFreeze BOP, BRP</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_7" offset="7" name="ddiff_we" hdl_path="ddiff_we_q" u_override="true" uid="2019-08-01T18:04:04.072+05:30d13e91" keypath="reg_map.volatile.cfg0.ddiff_we,volatile.cfg0.ddiff_we,cfg0.ddiff_we,ddiff_we">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFreezes ddiff registers and allows them to be written</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_6" offset="8" name="state_we" hdl_path="state_we_q" u_override="true" uid="2019-08-01T18:04:04.072+05:30d13e100" keypath="reg_map.volatile.cfg0.state_we,volatile.cfg0.state_we,cfg0.state_we,state_we">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFreezes state register and allows it to be written</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_5" offset="9" name="icc_control_off" hdl_path="icc_control_off_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e109" keypath="reg_map.volatile.cfg0.icc_control_off,volatile.cfg0.icc_control_off,cfg0.icc_control_off,icc_control_off">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisables ICC_CONTROL</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0</default>
         </field>
         <field id="field_4" offset="10" name="mux_se_sel" hdl_path="mux_se_sel_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e119" keypath="reg_map.volatile.cfg0.mux_se_sel,volatile.cfg0.mux_se_sel,cfg0.mux_se_sel,mux_se_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects single-ended MUX input</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_3" offset="11" name="mux_dpn_sel" hdl_path="mux_dpn_sel_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e128" keypath="reg_map.volatile.cfg0.mux_dpn_sel,volatile.cfg0.mux_dpn_sel,cfg0.mux_dpn_sel,mux_dpn_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects component of differential MUX input when mux_se_sel==0</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="1">1</default>
         </field>
         <field id="field_2" offset="12" name="mux_2xgain" hdl_path="mux_2xgain_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e137" keypath="reg_map.volatile.cfg0.mux_2xgain,volatile.cfg0.mux_2xgain,cfg0.mux_2xgain,mux_2xgain">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSets MUX buffer gain to 2x, 1.4V offset, for differential signals</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="1">1</default>
         </field>
         <field id="field_1" offset="13" name="lockout_dis" hdl_path="lockout_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e146" keypath="reg_map.volatile.cfg0.lockout_dis,volatile.cfg0.lockout_dis,cfg0.lockout_dis,lockout_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable lockout</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
      </reg>
      <reg heading="1.1.3" child_no="3" id="tab0.06705925072981744" name="cfg1" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_cfg1_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)" uid="2019-08-01T18:04:04.072+05:30d13e155" keypath="reg_map.volatile.cfg1,volatile.cfg1,cfg1" hwmapaddr="5" csize="2" offset="4" caddress="4" address="0x04" endaddress="0x5" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="4" address="0x04" endaddress="0x5" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_15" offset="2:0" name="doi1_sel" hdl_path="doi1_sel_q" uid="2019-08-01T18:04:04.072+05:30d13e160" keypath="reg_map.volatile.cfg1.doi1_sel,volatile.cfg1.doi1_sel,cfg1.doi1_sel,doi1_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects what to show on DIG_ON_ICC1</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">000</default>
         </field>
         <field id="field_14" offset="5:3" name="doi2_sel" hdl_path="doi2_sel_q" uid="2019-08-01T18:04:04.072+05:30d13e169" keypath="reg_map.volatile.cfg1.doi2_sel,volatile.cfg1.doi2_sel,cfg1.doi2_sel,doi2_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects what to show on DIG_ON_ICC2</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">000</default>
         </field>
      </reg>
      <reg heading="1.1.4" child_no="4" id="tab0.5395027400059897" name="diag0" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_diag0_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)" uid="2019-08-01T18:04:04.072+05:30d13e178" keypath="reg_map.volatile.diag0,volatile.diag0,diag0" hwmapaddr="6" csize="2" offset="6" caddress="6" address="0x06" endaddress="0x7" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="6" address="0x06" endaddress="0x7" size="2"/>
            </busdomains>
         </config>
         <doc>\nDO DUNI CHAAR\nYE DOSTI HUM NAHI TODENGE\nPATA NAHI YAAR\n</doc>
         <field id="field_22" offset="1:0" name="force_fe_diag" hdl_path="force_fe_diag_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e184" keypath="reg_map.volatile.diag0.force_fe_diag,volatile.diag0.force_fe_diag,diag0.force_fe_diag,force_fe_diag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces Front End Diagnostic Error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00</default>
         </field>
         <field id="field_21" offset="2" name="force_ov_regulator_diag" hdl_path="force_ov_regulator_diag_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e193" keypath="reg_map.volatile.diag0.force_ov_regulator_diag,volatile.diag0.force_ov_regulator_diag,diag0.force_ov_regulator_diag,force_ov_regulator_diag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces OV Regulator Diagnostic Error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_20" offset="3" name="force_uv_regulator_diag" hdl_path="force_uv_regulator_diag_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e202" keypath="reg_map.volatile.diag0.force_uv_regulator_diag,volatile.diag0.force_uv_regulator_diag,diag0.force_uv_regulator_diag,force_uv_regulator_diag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces UV Regulator Diagnostic Error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_19" offset="4" name="force_digital_diag" hdl_path="force_digital_diag_q" uid="2019-08-01T18:04:04.072+05:30d13e211" keypath="reg_map.volatile.diag0.force_digital_diag,volatile.diag0.force_digital_diag,diag0.force_digital_diag,force_digital_diag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces Digital Diagnostic Error\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_18" offset="5" name="force_poscomp_spd_of" hdl_path="force_poscomp_spd_of_q" uid="2019-08-01T18:04:04.072+05:30d13e220" keypath="reg_map.volatile.diag0.force_poscomp_spd_of,volatile.diag0.force_poscomp_spd_of,diag0.force_poscomp_spd_of,force_poscomp_spd_of">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces Over Frequency Error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_17" offset="6" name="force_sdm_0" hdl_path="force_sdm_0_q" uid="2019-08-01T18:04:04.072+05:30d13e229" keypath="reg_map.volatile.diag0.force_sdm_0,volatile.diag0.force_sdm_0,diag0.force_sdm_0,force_sdm_0">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces SDM to saturate low\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_16" offset="7" name="force_sdm_1" hdl_path="force_sdm_1_q" uid="2019-08-01T18:04:04.072+05:30d13e238" keypath="reg_map.volatile.diag0.force_sdm_1,volatile.diag0.force_sdm_1,diag0.force_sdm_1,force_sdm_1">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces SDM to saturate high\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
      </reg>
      <reg heading="1.1.5" child_no="5" id="tab0.8816440756497267" name="ddiff" external="true" coverage="on" u_lock="!ddiff_we" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e247" keypath="reg_map.volatile.ddiff,volatile.ddiff,ddiff" hwmapaddr="7" csize="2" offset="8" caddress="8" address="0x08" endaddress="0x9" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="8" address="0x08" endaddress="0x9" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_23" offset="15:0" name="ddiff" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_csm.ddiff_spd" uid="2019-08-01T18:04:04.072+05:30d13e252" keypath="reg_map.volatile.ddiff.ddiff,volatile.ddiff.ddiff,ddiff.ddiff,ddiff">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDDIFF from speed channel\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.6" child_no="6" id="tab0.42102789236778504" name="ddiff_diag" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e261" keypath="reg_map.volatile.ddiff_diag,volatile.ddiff_diag,ddiff_diag" hwmapaddr="8" csize="2" offset="10" caddress="10" address="0x0A" endaddress="0xB" size="2" default="0x0200" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="10" address="0x0A" endaddress="0xB" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_24" offset="9:0" name="ddiff_diag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.ddiff_diag" uid="2019-08-01T18:04:04.072+05:30d13e266" keypath="reg_map.volatile.ddiff_diag.ddiff_diag,volatile.ddiff_diag.ddiff_diag,ddiff_diag.ddiff_diag,ddiff_diag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nDDIFF from diag channel\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x200">1000000000</default>
         </field>
      </reg>
      <reg heading="1.1.7" child_no="7" id="tab0.7985571601789578" name="idiff" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e275" keypath="reg_map.volatile.idiff,volatile.idiff,idiff" hwmapaddr="9" csize="2" offset="12" caddress="12" address="0x0C" endaddress="0xD" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="12" address="0x0C" endaddress="0xD" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_25" offset="13:0" name="idiff" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.idiff_spd" uid="2019-08-01T18:04:04.072+05:30d13e280" keypath="reg_map.volatile.idiff.idiff,volatile.idiff.idiff,idiff.idiff,idiff">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nIDIFF from speed channel (used in peak detector)\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.8" child_no="8" id="tab0.4558934838156542" name="idiff_hires" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e289" keypath="reg_map.volatile.idiff_hires,volatile.idiff_hires,idiff_hires" hwmapaddr="10" csize="2" offset="14" caddress="14" address="0x0E" endaddress="0xF" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="14" address="0x0E" endaddress="0xF" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_26" offset="15:0" name="idiff_hires" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.idiff_hires" uid="2019-08-01T18:04:04.072+05:30d13e294" keypath="reg_map.volatile.idiff_hires.idiff_hires,volatile.idiff_hires.idiff_hires,idiff_hires.idiff_hires,idiff_hires">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nIDIFF from speed hi-res channel (used in threshold)\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.9" child_no="9" id="tab0.2628120216814025" name="peak" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e303" keypath="reg_map.volatile.peak,volatile.peak,peak" hwmapaddr="11" csize="2" offset="16" caddress="16" address="0x10" endaddress="0x11" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="16" address="0x10" endaddress="0x11" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_27" offset="13:0" name="peak_spd" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.peak" uid="2019-08-01T18:04:04.072+05:30d13e308" keypath="reg_map.volatile.peak.peak_spd,volatile.peak.peak_spd,peak.peak_spd,peak_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nPEAK from speed channel</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.10" child_no="10" id="tab0.7862504087693037" name="ppeak" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e317" keypath="reg_map.volatile.ppeak,volatile.ppeak,ppeak" hwmapaddr="12" csize="2" offset="18" caddress="18" address="0x12" endaddress="0x13" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="18" address="0x12" endaddress="0x13" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_28" offset="13:0" name="ppeak_spd" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.ppeak" uid="2019-08-01T18:04:04.072+05:30d13e322" keypath="reg_map.volatile.ppeak.ppeak_spd,volatile.ppeak.ppeak_spd,ppeak.ppeak_spd,ppeak_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nPPEAK from speed channel</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.11" child_no="11" id="tab0.5631428879134973" name="npeak" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e332" keypath="reg_map.volatile.npeak,volatile.npeak,npeak" hwmapaddr="13" csize="2" offset="20" caddress="20" address="0x14" endaddress="0x15" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="20" address="0x14" endaddress="0x15" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_29" offset="13:0" name="npeak_spd" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_peak_det_spd.npeak" uid="2019-08-01T18:04:04.072+05:30d13e337" keypath="reg_map.volatile.npeak.npeak_spd,volatile.npeak.npeak_spd,npeak.npeak_spd,npeak_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nNPEAK from speed channel</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.12" child_no="12" id="tab0.8807321172475038" name="pk_pk_avg" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e346" keypath="reg_map.volatile.pk_pk_avg,volatile.pk_pk_avg,pk_pk_avg" hwmapaddr="14" csize="2" offset="22" caddress="22" address="0x16" endaddress="0x17" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="22" address="0x16" endaddress="0x17" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_30" offset="15:0" name="pk_pk_avg" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_avg.pk_pk_avg_reg" uid="2019-08-01T18:04:04.072+05:30d13e351" keypath="reg_map.volatile.pk_pk_avg.pk_pk_avg,volatile.pk_pk_avg.pk_pk_avg,pk_pk_avg.pk_pk_avg,pk_pk_avg">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nPeak to Peak (after averaging) from speed channel</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.13" child_no="13" id="tab0.9909030059715958" name="bop" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e360" keypath="reg_map.volatile.bop,volatile.bop,bop" hwmapaddr="15" csize="2" offset="24" caddress="24" address="0x18" endaddress="0x19" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="24" address="0x18" endaddress="0x19" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_31" offset="15:0" name="bop_spd" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_cmp_spd.bop" uid="2019-08-01T18:04:04.072+05:30d13e365" keypath="reg_map.volatile.bop.bop_spd,volatile.bop.bop_spd,bop.bop_spd,bop_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBOP from speed channel\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.14" child_no="14" id="tab0.389184243393251" name="brp" external="true" coverage="on" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e374" keypath="reg_map.volatile.brp,volatile.brp,brp" hwmapaddr="16" csize="2" offset="26" caddress="26" address="0x1A" endaddress="0x1B" size="2" default="0x0000" sw="ro" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="26" address="0x1A" endaddress="0x1B" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_32" offset="15:0" name="brp_spd" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_thresh_cmp_spd.brp" uid="2019-08-01T18:04:04.072+05:30d13e379" keypath="reg_map.volatile.brp.brp_spd,volatile.brp.brp_spd,brp.brp_spd,brp_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBRP from speed channel\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.15" child_no="15" id="tab0.7744147323629321" name="state" external="true" coverage="on" u_lock="!state_we" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e388" keypath="reg_map.volatile.state,volatile.state,state" hwmapaddr="17" csize="2" offset="28" caddress="28" address="0x1C" endaddress="0x1D" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="28" address="0x1C" endaddress="0x1D" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_33" offset="1:0" name="state" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_controller.u_csm.state" uid="2019-08-01T18:04:04.072+05:30d13e393" keypath="reg_map.volatile.state.state,volatile.state.state,state.state,state">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nValue of state in Controller State Machine\n0 = Initialization (INI)\n1 = Running (RUN)\n2 = Error 1 (ER1)\n3 = Error 2 (ER2)\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00</default>
         </field>
      </reg>
      <reg heading="1.1.16" child_no="16" id="tab0.5716740517923997" name="diagnostic_dis" coverage="on" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_diagnostic_dis_" u_lock="f_lck |( (p_lck | ee_dbe_flag) &amp; ! unlock)" uid="2019-08-01T18:04:04.072+05:30d13e402" keypath="reg_map.volatile.diagnostic_dis,volatile.diagnostic_dis,diagnostic_dis" hwmapaddr="18" csize="2" offset="30" caddress="30" address="0x1E" endaddress="0x1F" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="30" address="0x1E" endaddress="0x1F" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_38" offset="0" name="idiff_chk_dis" hdl_path="idiff_chk_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e407" keypath="reg_map.volatile.diagnostic_dis.idiff_chk_dis,volatile.diagnostic_dis.idiff_chk_dis,diagnostic_dis.idiff_chk_dis,idiff_chk_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable idiff saturation error checking</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_37" offset="3:1" name="diag_dis" hdl_path="diag_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e416" keypath="reg_map.volatile.diagnostic_dis.diag_dis,volatile.diagnostic_dis.diag_dis,diagnostic_dis.diag_dis,diag_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable Diagnostic features \nBit 0 disables front end diag\nBit 1 disables output block diag\nBit 2 disables digital peak diag</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">000</default>
         </field>
         <field id="field_36" offset="4" name="over_freq_dis" hdl_path="over_freq_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e425" keypath="reg_map.volatile.diagnostic_dis.over_freq_dis,volatile.diagnostic_dis.over_freq_dis,diagnostic_dis.over_freq_dis,over_freq_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable Over Frequency check (&gt; 3.5KHz)</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_35" offset="5" name="vdda_diag_dis" hdl_path="vdda_diag_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e434" keypath="reg_map.volatile.diagnostic_dis.vdda_diag_dis,volatile.diagnostic_dis.vdda_diag_dis,diagnostic_dis.vdda_diag_dis,vdda_diag_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable analog regulator diag</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_34" offset="6" name="vddd_diag_dis" hdl_path="vddd_diag_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e443" keypath="reg_map.volatile.diagnostic_dis.vddd_diag_dis,volatile.diagnostic_dis.vddd_diag_dis,diagnostic_dis.vddd_diag_dis,vddd_diag_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable digital regulator diag</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.17" child_no="17" id="tab0.44892729593202607" name="ee_cfg_0" offset="32" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_cfg_0_" uid="2019-08-01T18:04:04.072+05:30d13e452" keypath="reg_map.volatile.ee_cfg_0,volatile.ee_cfg_0,ee_cfg_0" coverage="on" hwmapaddr="19" csize="2" caddress="32" address="0x20" endaddress="0x21" size="2" default="0x0000" sw="rw" hw="rw ro">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="32" address="0x20" endaddress="0x21" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_44" offset="0" name="ee_erase" hdl_path="ee_erase_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e457" keypath="reg_map.volatile.ee_cfg_0.ee_erase,volatile.ee_cfg_0.ee_erase,ee_cfg_0.ee_erase,ee_erase">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSetting this bit will perform an ERASE operation only on the EEPROM the next time an EEPROM address is written. It is self clearing when the ERASE operation is complete.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_43" offset="1" name="ee_prog" hdl_path="ee_prog_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e466" keypath="reg_map.volatile.ee_cfg_0.ee_prog,volatile.ee_cfg_0.ee_prog,ee_cfg_0.ee_prog,ee_prog">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSetting this bit will perform a PROGRAM operation only on the EEPROM the next time and EEPROM address is written. If ERASE is set, this bit is ignored. It is self clearing when the PROGRAM operation is complete.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_42" offset="3:2" name="ee_block_mode" hdl_path="ee_block_mode_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e475" keypath="reg_map.volatile.ee_cfg_0.ee_block_mode,volatile.ee_cfg_0.ee_block_mode,ee_cfg_0.ee_block_mode,ee_block_mode">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Single Word Write Access\n01: Odd Word Write Access (address ignored)\n10: Even Word Write Access (address ignored)\n11: All Word Write Access (address ignored)\nThis field only affects write operations.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_41" offset="6:4" name="ee_vread" hdl_path="ee_vread_q" uid="2019-08-01T18:04:04.072+05:30d13e484" keypath="reg_map.volatile.ee_cfg_0.ee_vread,volatile.ee_cfg_0.ee_vread,ee_cfg_0.ee_vread,ee_vread">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nVREAD EEPROM setting per EEPROM V2.0 spec</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_40" offset="9:7" name="ee_iread" hdl_path="ee_iread_q" uid="2019-08-01T18:04:04.072+05:30d13e493" keypath="reg_map.volatile.ee_cfg_0.ee_iread,volatile.ee_cfg_0.ee_iread,ee_cfg_0.ee_iread,ee_iread">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nIREAD EEPROM setting per EEPROM V2.0 spec</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_39" offset="10" name="ee_row_precharge" hdl_path="ee_row_precharge_q" uid="2019-08-01T18:04:04.072+05:30d13e502" keypath="reg_map.volatile.ee_cfg_0.ee_row_precharge,volatile.ee_cfg_0.ee_row_precharge,ee_cfg_0.ee_row_precharge,ee_row_precharge">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDirectly drives the ee_row_precharge output Available post lock</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.18" child_no="18" id="tab0.08693596025870076" name="ee_cfg_1" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_cfg_1_" uid="2019-08-01T18:04:04.072+05:30d13e511" keypath="reg_map.volatile.ee_cfg_1,volatile.ee_cfg_1,ee_cfg_1" coverage="on" hwmapaddr="20" csize="2" offset="34" caddress="34" address="0x22" endaddress="0x23" size="2" default="0x0000" sw="rw" hw="rw ro">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="34" address="0x22" endaddress="0x23" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_54" offset="0" name="ee_force_sbe" hdl_path="ee_force_sbe_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e516" keypath="reg_map.volatile.ee_cfg_1.ee_force_sbe,volatile.ee_cfg_1.ee_force_sbe,ee_cfg_1.ee_force_sbe,ee_force_sbe">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces a single bit error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_53" offset="1" name="ee_force_dbe" hdl_path="ee_force_dbe_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e525" keypath="reg_map.volatile.ee_cfg_1.ee_force_dbe,volatile.ee_cfg_1.ee_force_dbe,ee_cfg_1.ee_force_dbe,ee_force_dbe">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces a multi bit error</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_52" offset="2" name="ee_dis_ecc" hdl_path="ee_dis_ecc_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e534" keypath="reg_map.volatile.ee_cfg_1.ee_dis_ecc,volatile.ee_cfg_1.ee_dis_ecc,ee_cfg_1.ee_dis_ecc,ee_dis_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Correct Single bit errors when they occur\n1: Do not correct single bit errors when they occur</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_51" offset="3" name="ee_no_ecc" hdl_path="ee_no_ecc_q" uid="2019-08-01T18:04:04.072+05:30d13e543" keypath="reg_map.volatile.ee_cfg_1.ee_no_ecc,volatile.ee_cfg_1.ee_no_ecc,ee_cfg_1.ee_no_ecc,ee_no_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Upper bits of EEPROM is written with ECC bits. \n1: EEPROM is written with all bits of raw data. During a read, all bits of raw data is returned.</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_50" offset="4" name="ee_raw_ecc" hdl_path="ee_raw_ecc_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e552" keypath="reg_map.volatile.ee_cfg_1.ee_raw_ecc,volatile.ee_cfg_1.ee_raw_ecc,ee_cfg_1.ee_raw_ecc,ee_raw_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Bits [15:11]  of an EEPROM READ return the following read status information. \nBit 15 = 0\nBit 14 = 1 if double bit error, 0 if not\nBit 13 = 1 if single bit error, 0 if not\nBit 12 = 0\nBit 11 = 0\n\n1: Bits  [15:11]  of an EEPROM READ return the 5 bit ECC code</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_49" offset="5" name="ee_en_override" hdl_path="ee_en_override_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e561" keypath="reg_map.volatile.ee_cfg_1.ee_en_override,volatile.ee_cfg_1.ee_en_override,ee_cfg_1.ee_en_override,ee_en_override">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Normal operation\n1: Force ee_en output high</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_48" offset="7:6" name="ee_override" hdl_path="ee_override_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e570" keypath="reg_map.volatile.ee_cfg_1.ee_override,volatile.ee_cfg_1.ee_override,ee_cfg_1.ee_override,ee_override">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Normal operation\n01: Force ee_rd output high\n10: Force ee_er output high\n11: Force ee_pr output high \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_47" offset="8" name="ee_force_reload" hdl_path="ee_force_reload_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e579" keypath="reg_map.volatile.ee_cfg_1.ee_force_reload,volatile.ee_cfg_1.ee_force_reload,ee_cfg_1.ee_force_reload,ee_force_reload">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to a 1 to reload all shadow registers with EEPROM values. If the noload test pad or ee_noload is set the reload will not occur.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_46" offset="9" name="ee_noload" hdl_path="ee_noload_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e588" keypath="reg_map.volatile.ee_cfg_1.ee_noload,volatile.ee_cfg_1.ee_noload,ee_cfg_1.ee_noload,ee_noload">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWhen set shadow will not update when eeprom is written</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_45" offset="10" name="ee_abort" hdl_path="ee_abort_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e598" keypath="reg_map.volatile.ee_cfg_1.ee_abort,volatile.ee_cfg_1.ee_abort,ee_cfg_1.ee_abort,ee_abort">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWhen set the eeprom controller will abort the current action return to idle</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.19" child_no="19" id="tab0.572339097675141" name="ee_status" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_status_" uid="2019-08-01T18:04:04.072+05:30d13e607" keypath="reg_map.volatile.ee_status,volatile.ee_status,ee_status" coverage="on" hwmapaddr="21" csize="2" offset="36" caddress="36" address="0x24" endaddress="0x25" size="2" default="0x0000" sw="rw rc ro" hw="rw wo">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="36" address="0x24" endaddress="0x25" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_58" offset="0" name="ee_dbe_flag" hdl_path="ee_dbe_flag_q" u_lock="f_lck | p_lck | ee_dbe_flag" uid="2019-08-01T18:04:04.072+05:30d13e612" keypath="reg_map.volatile.ee_status.ee_dbe_flag,volatile.ee_status.ee_dbe_flag,ee_status.ee_dbe_flag,ee_dbe_flag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet if a dual bit error has occurred. This bit is clear on read. Cannot be unlocked with unlock pad</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_57" offset="1" name="ee_sbe_flag" hdl_path="ee_sbe_flag_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e621" keypath="reg_map.volatile.ee_status.ee_sbe_flag,volatile.ee_status.ee_sbe_flag,ee_status.ee_sbe_flag,ee_sbe_flag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet if a single bit error has occurred. This bit is clear on read.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_56" offset="2" name="ee_err" hdl_path="ee_err_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e630" keypath="reg_map.volatile.ee_status.ee_err,volatile.ee_status.ee_err,ee_status.ee_err,ee_err">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd">bins vals[] = {'h0}; illegal_bins err = default;</uvm> \nError flag, goes high when an error occurs during an eeprom write</doc>
            <sw>rc</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_55" offset="7:3" name="ee_err_status" hdl_path="ee_err_status_q" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e639" keypath="reg_map.volatile.ee_status.ee_err_status,volatile.ee_status.ee_err_status,ee_status.ee_err_status,ee_err_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nStatus of when the last eeprom error.\nBit 4: 0 - error occurred during erase, 1 - error occurred during program\nBit 3: 0 - error occurred during Ramp Up, 1 - error occurred during Ramp Down\nBit 2: Program Pulse value\nBit 1: hlat value\nBit 0: llat value</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.1.20" child_no="20" id="tab0.17540922266954817" name="ee_addr_ecc" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_addr_ecc_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e648" keypath="reg_map.volatile.ee_addr_ecc,volatile.ee_addr_ecc,ee_addr_ecc" coverage="on" hwmapaddr="22" csize="2" offset="38" caddress="38" address="0x26" endaddress="0x27" size="2" default="0x0006" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="38" address="0x26" endaddress="0x27" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_60" offset="3:0" name="ee_addr" hdl_path="ee_addr_q" uid="2019-08-01T18:04:04.072+05:30d13e653" keypath="reg_map.volatile.ee_addr_ecc.ee_addr,volatile.ee_addr_ecc.ee_addr,ee_addr_ecc.ee_addr,ee_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the address for an eeprom access, On a write or a read to eeprom this register is updated with the access address.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x6">0110</default>
         </field>
         <field id="field_59" offset="8:4" name="ee_ecc" hdl_path="ee_ecc_q" uid="2019-08-01T18:04:04.072+05:30d13e662" keypath="reg_map.volatile.ee_addr_ecc.ee_ecc,volatile.ee_addr_ecc.ee_ecc,ee_addr_ecc.ee_ecc,ee_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the ecc for an eeprom access. On a write this register contains the written ecc, on a read this register contains the read ecc.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.1.21" child_no="21" id="tab0.946840044293874" name="ee_data" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_ee_data_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_hw_reset_test="true" uid="2019-08-01T18:04:04.072+05:30d13e671" keypath="reg_map.volatile.ee_data,volatile.ee_data,ee_data" coverage="on" hwmapaddr="23" csize="2" offset="40" caddress="40" address="0x28" endaddress="0x29" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="40" address="0x28" endaddress="0x29" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_61" offset="10:0" name="ee_data" hdl_path="ee_data_q" uid="2019-08-01T18:04:04.072+05:30d13e676" keypath="reg_map.volatile.ee_data.ee_data,volatile.ee_data.ee_data,ee_data.ee_data,ee_data">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the data for an eeprom access. On a write this register contains the written data, on a read this register contains the read data.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000</default>
         </field>
      </reg>
      <reg heading="1.1.22" child_no="22" id="tab0.5220242316910481" name="pat_test" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_pat_test_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_bit_bash_test="true" uid="2019-08-01T18:04:04.072+05:30d13e686" keypath="reg_map.volatile.pat_test,volatile.pat_test,pat_test" coverage="on" hwmapaddr="24" csize="2" offset="42" caddress="42" address="0x2A" endaddress="0x2B" size="2" default="0x0000" sw="rw ro" hw="rw wo">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="42" address="0x2A" endaddress="0x2B" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_64" offset="0" name="pat_test_start" hdl_path="pat_test_start_q" uid="2019-08-01T18:04:04.072+05:30d13e691" keypath="reg_map.volatile.pat_test.pat_test_start,volatile.pat_test.pat_test_start,pat_test.pat_test_start,pat_test_start">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to 1 to start pattern check testing. If EE_LOOP is low, this bit will self clear when the last address is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_63" offset="2:1" name="pat_test_status" hdl_path="pat_test_status_q" uid="2019-08-01T18:04:04.072+05:30d13e700" keypath="reg_map.volatile.pat_test.pat_test_status,volatile.pat_test.pat_test_status,pat_test.pat_test_status,pat_test_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBits are cleared after a read or reset.\n  00: Reset condition (no result from pat testing)\n  01: Pass, no failure detected during pat testing\n  10: Fail, failure detected during pat testing\n  11: Running, pat test is still running</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_62" offset="4:3" name="pat_test_pattern" hdl_path="pat_test_pattern_q" uid="2019-08-01T18:04:04.072+05:30d13e709" keypath="reg_map.volatile.pat_test.pat_test_pattern,volatile.pat_test.pat_test_pattern,pat_test.pat_test_pattern,pat_test_pattern">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDefines the pattern that will be checked when reading the EEPROM.\n00: All 0s\n01: All 1s\n10: Checker board starting at 0x0 with '010101.'\n11: Checker board starting at 0x0 with '101010.'</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
      </reg>
      <reg heading="1.1.23" child_no="23" id="tab0.7566307720699097" name="marg_test" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_marg_test_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" no_reg_bit_bash_test="true" uid="2019-08-01T18:04:04.072+05:30d13e718" keypath="reg_map.volatile.marg_test,volatile.marg_test,marg_test" coverage="on" hwmapaddr="25" csize="2" offset="44" caddress="44" address="0x2C" endaddress="0x2D" size="2" default="0x0000" sw="rw ro" hw="rw wo">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="44" address="0x2C" endaddress="0x2D" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_69" offset="0" name="margin_start" hdl_path="margin_start_q" u_ids_external_read="true" uid="2019-08-01T18:04:04.072+05:30d13e723" keypath="reg_map.volatile.marg_test.margin_start,volatile.marg_test.margin_start,marg_test.margin_start,margin_start">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to 1 to start margin testing. If EE_LOOP is low, this bit will self clear when address 0xB is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_68" offset="1" name="margin_no_max" hdl_path="margin_no_max_q" uid="2019-08-01T18:04:04.072+05:30d13e732" keypath="reg_map.volatile.marg_test.margin_no_max,volatile.marg_test.margin_no_max,marg_test.margin_no_max,margin_no_max">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Max reference voltage will be used during margin testing\n1: Max voltage reference will be skiped during margin testing</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_67" offset="2" name="margin_no_min" hdl_path="margin_no_min_q" uid="2019-08-01T18:04:04.072+05:30d13e741" keypath="reg_map.volatile.marg_test.margin_no_min,volatile.marg_test.margin_no_min,marg_test.margin_no_min,margin_no_min">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Min reference voltage will be used during margin testing\n1: Min voltage reference will be skiped during margin testing</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_66" offset="4:3" name="margin_status" hdl_path="margin_status_q" u_ids_external_read="true" uid="2019-08-01T18:04:04.072+05:30d13e750" keypath="reg_map.volatile.marg_test.margin_status,volatile.marg_test.margin_status,marg_test.margin_status,margin_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBits are cleared after a read or reset.\n  00: Reset condition (no result from margin testing)\n  01: Pass, no failure detected during margin testing\n  10: Fail, failure detected during margin testing\n  11: Running, margin test is still running</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_65" offset="5" name="margin_min_max_fail" hdl_path="margin_min_max_fail_q" uid="2019-08-01T18:04:04.072+05:30d13e759" keypath="reg_map.volatile.marg_test.margin_min_max_fail,volatile.marg_test.margin_min_max_fail,marg_test.margin_min_max_fail,margin_min_max_fail">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nIf margining fails, this bit indicates if the min or max reference failed.\n0: Min margining failed.\n1: Max margining failed.</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.24" child_no="24" id="tab0.33389369634006405" name="test_cfg" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.volatile_test_cfg_" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e768" keypath="reg_map.volatile.test_cfg,volatile.test_cfg,test_cfg" coverage="on" hwmapaddr="26" csize="2" offset="46" caddress="46" address="0x2E" endaddress="0x2F" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="46" address="0x2E" endaddress="0x2F" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_72" offset="0" name="ee_loop" hdl_path="ee_loop_q" uid="2019-08-01T18:04:04.072+05:30d13e773" keypath="reg_map.volatile.test_cfg.ee_loop,volatile.test_cfg.ee_loop,test_cfg.ee_loop,ee_loop">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Test completes at final address or fail\n1: Test loops until MARGIN_START is written low or fail.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_71" offset="1" name="ee_use_test_addr" hdl_path="ee_use_test_addr_q" uid="2019-08-01T18:04:04.072+05:30d13e782" keypath="reg_map.volatile.test_cfg.ee_use_test_addr,volatile.test_cfg.ee_use_test_addr,test_cfg.ee_use_test_addr,ee_use_test_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: No effect\n1: Uses EE_TST_ADDR as the start address for margining. \nIf EE_LOOP is set, this bit is ignored and the starting address is always 0x0</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_70" offset="5:2" name="ee_test_addr" hdl_path="ee_test_addr_q" uid="2019-08-01T18:04:04.072+05:30d13e791" keypath="reg_map.volatile.test_cfg.ee_test_addr,volatile.test_cfg.ee_test_addr,test_cfg.ee_test_addr,ee_test_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nIf USE_TST_ADDR is set, then margining or check testing will start at this address. If the test fails, this will contain the failing address.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.2" child_no="2" address="0x30" endaddress="0x3F">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" address="0x30" endaddress="0x3F"/>
         </busdomains>
      </config>
   </emptyspace>
   <section heading="1.2" child_no="3" id="tab0.6577957721994336" name="shadow" offset="64" u_lock="f_lck | ((p_lck | ee_dbe_flag) &amp; !unlock)" uid="2019-08-01T18:04:04.072+05:30d13e800" keypath="reg_map.shadow,shadow" keypathdown="shadow.shadow_4.shadow_5.shadow_6.shadow_7.shadow_8.shadow_9,shadow_4,shadow_5,shadow_6,shadow_7,shadow_8,shadow_9" coverage="on" hwmapaddr="27" max_reg_size="16" csize="20" caddress="64" address="0x40" endaddress="0x53" size="20">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="64" address="0x40" endaddress="0x53" size="20"/>
         </busdomains>
      </config>
      <doc/>
      <emptyspace heading="1.3.1" child_no="1" address="0x40" endaddress="0x47">
         <config>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" address="0x40" endaddress="0x47"/>
            </busdomains>
         </config>
      </emptyspace>
      <reg heading="1.2.1" child_no="2" id="tab0.07291745862468413" name="shadow_4" offset="8" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_4_" u_shadow_address="0x44" uid="2019-08-01T18:04:04.072+05:30d13e803" keypath="reg_map.shadow.shadow_4,shadow.shadow_4,shadow_4" coverage="on" hwmapaddr="28" csize="2" caddress="8" address="0x48" endaddress="0x49" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="8" address="0x48" endaddress="0x49" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_76" offset="3:0" name="hot_boost" hdl_path="hot_boost_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e808" keypath="reg_map.shadow.shadow_4.hot_boost,shadow.shadow_4.hot_boost,shadow_4.hot_boost,hot_boost">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nHot boost trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_75" offset="7:4" name="gmr_trim" hdl_path="gmr_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e817" keypath="reg_map.shadow.shadow_4.gmr_trim,shadow.shadow_4.gmr_trim,shadow_4.gmr_trim,gmr_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nGMR trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_74" offset="9:8" name="thr_avg" hdl_path="thr_avg_q" uid="2019-08-01T18:04:04.072+05:30d13e826" keypath="reg_map.shadow.shadow_4.thr_avg,shadow.shadow_4.thr_avg,shadow_4.thr_avg,thr_avg">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nThreshold Averaging for speed channel in run mode\n00 : Y = X\n01 : Y = 0.5X + 0.5Y\n10 : Y = 0.25X + 0.75Y\n11 : Y = 0.125X + .875Y\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">00</default>
         </field>
         <field id="field_73" offset="10" name="diag_state_dis" hdl_path="diag_state_dis_q" uid="2019-08-01T18:04:04.072+05:30d13e835" keypath="reg_map.shadow.shadow_4.diag_state_dis,shadow.shadow_4.diag_state_dis,shadow_4.diag_state_dis,diag_state_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDisable ability to go into ERR1/ERR2 states</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.2.2" child_no="3" id="tab0.6531639350830175" name="shadow_5" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_5_" u_shadow_address="0x45" uid="2019-08-01T18:04:04.072+05:30d13e844" keypath="reg_map.shadow.shadow_5,shadow.shadow_5,shadow_5" coverage="on" hwmapaddr="29" csize="2" offset="10" caddress="10" address="0x4A" endaddress="0x4B" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="10" address="0x4A" endaddress="0x4B" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_79" offset="4:0" name="icc_low_trim" hdl_path="icc_low_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e849" keypath="reg_map.shadow.shadow_5.icc_low_trim,shadow.shadow_5.icc_low_trim,shadow_5.icc_low_trim,icc_low_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nICC low trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">00000</default>
         </field>
         <field id="field_78" offset="9:5" name="icc_high_trim" hdl_path="icc_high_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e858" keypath="reg_map.shadow.shadow_5.icc_high_trim,shadow.shadow_5.icc_high_trim,shadow_5.icc_high_trim,icc_high_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nICC high trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_77" offset="10" name="polarity" hdl_path="polarity_q" uid="2019-08-01T18:04:04.072+05:30d13e867" keypath="reg_map.shadow.shadow_5.polarity,shadow.shadow_5.polarity,shadow_5.polarity,polarity">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSets the polarity of the output</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0</default>
         </field>
      </reg>
      <reg heading="1.2.3" child_no="4" id="tab0.6501592473922604" name="shadow_6" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_6_" u_shadow_address="0x46" uid="2019-08-01T18:04:04.072+05:30d13e876" keypath="reg_map.shadow.shadow_6,shadow.shadow_6,shadow_6" coverage="on" hwmapaddr="30" csize="2" offset="12" caddress="12" address="0x4C" endaddress="0x4D" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="12" address="0x4C" endaddress="0x4D" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_82" offset="3:0" name="osc_trim" registered="false" hdl_path="osc_trim_in" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e881" keypath="reg_map.shadow.shadow_6.osc_trim,shadow.shadow_6.osc_trim,shadow_6.osc_trim,osc_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nOscillator trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_81" offset="7:4" name="uvlo_ref" registered="false" hdl_path="uvlo_ref_in" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e890" keypath="reg_map.shadow.shadow_6.uvlo_ref,shadow.shadow_6.uvlo_ref,shadow_6.uvlo_ref,uvlo_ref">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nUVLO reference</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_80" offset="10:8" name="i_reset_trim" registered="false" hdl_path="i_reset_trim_in" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e899" keypath="reg_map.shadow.shadow_6.i_reset_trim,shadow.shadow_6.i_reset_trim,shadow_6.i_reset_trim,i_reset_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nI_RESET trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
      </reg>
      <reg heading="1.2.4" child_no="5" id="tab0.021643354499711664" name="shadow_7" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_7_" u_shadow_address="0x47" uid="2019-08-01T18:04:04.072+05:30d13e908" keypath="reg_map.shadow.shadow_7,shadow.shadow_7,shadow_7" coverage="on" hwmapaddr="31" csize="2" offset="14" caddress="14" address="0x4E" endaddress="0x4F" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="14" address="0x4E" endaddress="0x4F" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_85" offset="2:0" name="lor_trim" hdl_path="lor_trim_q" uid="2019-08-01T18:04:04.072+05:30d13e913" keypath="reg_map.shadow.shadow_7.lor_trim,shadow.shadow_7.lor_trim,shadow_7.lor_trim,lor_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLOR trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">000</default>
         </field>
         <field id="field_84" offset="6:3" name="tc_trim" hdl_path="tc_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e922" keypath="reg_map.shadow.shadow_7.tc_trim,shadow.shadow_7.tc_trim,shadow_7.tc_trim,tc_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nTC trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_83" offset="10:7" name="fe_trim" hdl_path="fe_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e931" keypath="reg_map.shadow.shadow_7.fe_trim,shadow.shadow_7.fe_trim,shadow_7.fe_trim,fe_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFE Sense trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
      </reg>
      <reg heading="1.2.5" child_no="6" id="tab0.2625790622873182" name="shadow_8" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_8_" u_shadow_address="0x48" uid="2019-08-01T18:04:04.072+05:30d13e940" keypath="reg_map.shadow.shadow_8,shadow.shadow_8,shadow_8" coverage="on" hwmapaddr="32" csize="2" offset="16" caddress="16" address="0x50" endaddress="0x51" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="16" address="0x50" endaddress="0x51" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_90" offset="2:0" name="loe_trim" hdl_path="loe_trim_q" uid="2019-08-01T18:04:04.072+05:30d13e945" keypath="reg_map.shadow.shadow_8.loe_trim,shadow.shadow_8.loe_trim,shadow_8.loe_trim,loe_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLOE trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">000</default>
         </field>
         <field id="field_89" offset="3" name="threshold_spd" hdl_path="threshold_spd_q" uid="2019-08-01T18:04:04.072+05:30d13e954" keypath="reg_map.shadow.shadow_8.threshold_spd,shadow.shadow_8.threshold_spd,shadow_8.threshold_spd,threshold_spd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet Thresholds\n0 = 70% / 30%\n1= 60% / 40%\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0</default>
         </field>
         <field id="field_88" offset="4" name="too_fast_diag_sel" hdl_path="too_fast_diag_sel_q" uid="2019-08-01T18:04:04.072+05:30d13e963" keypath="reg_map.shadow.shadow_8.too_fast_diag_sel,shadow.shadow_8.too_fast_diag_sel,shadow_8.too_fast_diag_sel,too_fast_diag_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects the frequency at which the too_fast_diag kicks in\n0 = 3.5 kHz\n1 = 5 kHz\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_87" offset="9:5" name="pivot_trim" hdl_path="pivot_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e972" keypath="reg_map.shadow.shadow_8.pivot_trim,shadow.shadow_8.pivot_trim,shadow_8.pivot_trim,pivot_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nPivot Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">00000</default>
         </field>
         <field id="field_86" offset="10" name="self_excite" hdl_path="self_excite_q" uid="2019-08-01T18:04:04.072+05:30d13e981" keypath="reg_map.shadow.shadow_8.self_excite,shadow.shadow_8.self_excite,shadow_8.self_excite,self_excite">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCauses the output to switch at roughly 3kHz</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.2.6" child_no="7" id="tab0.3898396724353329" name="shadow_9" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_ids_top.u_reg_map.shadow_shadow_9_" u_shadow_address="0x49" uid="2019-08-01T18:04:04.072+05:30d13e990" keypath="reg_map.shadow.shadow_9,shadow.shadow_9,shadow_9" coverage="on" hwmapaddr="33" csize="2" offset="18" caddress="18" address="0x52" endaddress="0x53" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="18" address="0x52" endaddress="0x53" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_98" offset="2:0" name="uvlo_hyst" hdl_path="uvlo_hyst_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e995" keypath="reg_map.shadow.shadow_9.uvlo_hyst,shadow.shadow_9.uvlo_hyst,shadow_9.uvlo_hyst,uvlo_hyst">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nUnderVoltage LockOut Hysteresis</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_97" offset="3" name="adv_std" hdl_path="adv_std_q" uid="2019-08-01T18:04:04.072+05:30d13e1004" keypath="reg_map.shadow.shadow_9.adv_std,shadow.shadow_9.adv_std,shadow_9.adv_std,adv_std">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nAdvanced/Standard Output mode\n0: Standard Mode\n1: Advanced Mode \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_96" offset="4" name="f_lck" hdl_path="f_lck_q" u_lock="f_lck" uid="2019-08-01T18:04:04.072+05:30d13e1013" keypath="reg_map.shadow.shadow_9.f_lck,shadow.shadow_9.f_lck,shadow_9.f_lck,f_lck">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFinal Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after final lock can only occur in an unpackaged part via a probe pad\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_95" offset="5" name="c_lck" hdl_path="c_lck_q" u_lock="c_lck" uid="2019-08-01T18:04:04.072+05:30d13e1022" keypath="reg_map.shadow.shadow_9.c_lck,shadow.shadow_9.c_lck,shadow_9.c_lck,c_lck">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCustomer Lock\nDisables writing to customer EEPROM \nDisables all test modes that cause out of spec operation\nDisables writing to SHADOW\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_94" offset="6" name="p_lck" hdl_path="p_lck_q" u_lock="(p_lck | ee_dbe_flag)" uid="2019-08-01T18:04:04.072+05:30d13e1031" keypath="reg_map.shadow.shadow_9.p_lck,shadow.shadow_9.p_lck,shadow_9.p_lck,p_lck">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nProduction Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after production lock can only after valid programming unlock sequence\n (This line was missing in AA spin)</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_93" offset="7" name="q_lck" hdl_path="q_lck_q" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1040" keypath="reg_map.shadow.shadow_9.q_lck,shadow.shadow_9.q_lck,shadow_9.q_lck,q_lck">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nQualification LOCK \nDisables writing to EEPROM (except F_LCK and customer bits)\nUsed for Qualification\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_92" offset="8" name="o_lck" hdl_path="o_lck_q" u_lock="o_lck" uid="2019-08-01T18:04:04.072+05:30d13e1049" keypath="reg_map.shadow.shadow_9.o_lck,shadow.shadow_9.o_lck,shadow_9.o_lck,o_lck">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nOEM Lock\nDisables customer/OEM test features \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_91" offset="10:9" name="sr_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" hdl_path="sr_trim_q" output_coupling="true" uid="2019-08-01T18:04:04.072+05:30d13e1058" keypath="reg_map.shadow.shadow_9.sr_trim,shadow.shadow_9.sr_trim,shadow_9.sr_trim,sr_trim">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSR Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.4" child_no="4" address="0x54" endaddress="0x7F">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" address="0x54" endaddress="0x7F"/>
         </busdomains>
      </config>
   </emptyspace>
   <section heading="1.3" child_no="5" id="tab0.35297774783530655" name="eeprom" offset="128" external="true" uid="2019-08-01T18:04:04.072+05:30d13e1067" keypath="reg_map.eeprom,eeprom" keypathdown="eeprom.eeprom_0.eeprom_1.eeprom_2.eeprom_3.eeprom_4.eeprom_5.eeprom_6.eeprom_7.eeprom_8.eeprom_9,eeprom_0,eeprom_1,eeprom_2,eeprom_3,eeprom_4,eeprom_5,eeprom_6,eeprom_7,eeprom_8,eeprom_9" coverage="on" hwmapaddr="34" max_reg_size="16" csize="20" caddress="128" address="0x80" endaddress="0x93" size="20">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="128" address="0x80" endaddress="0x93" size="20"/>
         </busdomains>
      </config>
      <doc/>
      <reg heading="1.3.1" child_no="1" id="tab0.4444008581925506" name="eeprom_0" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[0]" uid="2019-08-01T18:04:04.072+05:30d13e1070" keypath="reg_map.eeprom.eeprom_0,eeprom.eeprom_0,eeprom_0" coverage="on" hwmapaddr="35" csize="2" offset="0" caddress="0" address="0x80" endaddress="0x81" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="0" address="0x80" endaddress="0x81" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_100" offset="10:0" name="die_loc" uid="2019-08-01T18:04:04.072+05:30d13e1075" keypath="reg_map.eeprom.eeprom_0.die_loc,eeprom.eeprom_0.die_loc,eeprom_0.die_loc,die_loc" hdl_path="_die_loc_q" abs_hdl_path="reg_map.eeprom_eeprom_0_die_loc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Die Location on Wafer  [10:0] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000</default>
         </field>
         <field id="field_99" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1084" keypath="reg_map.eeprom.eeprom_0.ecc,eeprom.eeprom_0.ecc,eeprom_0.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_0_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.2" child_no="2" id="tab0.7314396743881302" name="eeprom_1" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[1]" uid="2019-08-01T18:04:04.072+05:30d13e1091" keypath="reg_map.eeprom.eeprom_1,eeprom.eeprom_1,eeprom_1" coverage="on" hwmapaddr="36" csize="2" offset="2" caddress="2" address="0x82" endaddress="0x83" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="2" address="0x82" endaddress="0x83" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_102" offset="10:0" name="lot_num" uid="2019-08-01T18:04:04.072+05:30d13e1096" keypath="reg_map.eeprom.eeprom_1.lot_num,eeprom.eeprom_1.lot_num,eeprom_1.lot_num,lot_num" hdl_path="_lot_num_q" abs_hdl_path="reg_map.eeprom_eeprom_1_lot_num_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Lot Number  [10:0] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000</default>
         </field>
         <field id="field_101" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1105" keypath="reg_map.eeprom.eeprom_1.ecc,eeprom.eeprom_1.ecc,eeprom_1.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_1_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.3" child_no="3" id="tab0.8266375724254316" name="eeprom_2" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[2]" uid="2019-08-01T18:04:04.072+05:30d13e1112" keypath="reg_map.eeprom.eeprom_2,eeprom.eeprom_2,eeprom_2" coverage="on" hwmapaddr="37" csize="2" offset="4" caddress="4" address="0x84" endaddress="0x85" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="4" address="0x84" endaddress="0x85" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_106" offset="4:0" name="die_loc" uid="2019-08-01T18:04:04.072+05:30d13e1117" keypath="reg_map.eeprom.eeprom_2.die_loc,eeprom.eeprom_2.die_loc,eeprom_2.die_loc,die_loc" hdl_path="_die_loc_q" abs_hdl_path="reg_map.eeprom_eeprom_2_die_loc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Die Location on Wafer  [15:11] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_105" offset="9:5" name="lot_num" uid="2019-08-01T18:04:04.072+05:30d13e1126" keypath="reg_map.eeprom.eeprom_2.lot_num,eeprom.eeprom_2.lot_num,eeprom_2.lot_num,lot_num" hdl_path="_lot_num_q" abs_hdl_path="reg_map.eeprom_eeprom_2_lot_num_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Lot Number  [15:11] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_104" offset="10" name="wafer_number" uid="2019-08-01T18:04:04.072+05:30d13e1135" keypath="reg_map.eeprom.eeprom_2.wafer_number,eeprom.eeprom_2.wafer_number,eeprom_2.wafer_number,wafer_number" hdl_path="_wafer_number_q" abs_hdl_path="reg_map.eeprom_eeprom_2_wafer_number_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Wafer Number  [5] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_103" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1144" keypath="reg_map.eeprom.eeprom_2.ecc,eeprom.eeprom_2.ecc,eeprom_2.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_2_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.4" child_no="4" id="tab0.9675908596373044" name="eeprom_3" u_lock="q_lck | f_lck | p_lck | ee_dbe_flag" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[3]" uid="2019-08-01T18:04:04.072+05:30d13e1151" keypath="reg_map.eeprom.eeprom_3,eeprom.eeprom_3,eeprom_3" coverage="on" hwmapaddr="38" csize="2" offset="6" caddress="6" address="0x86" endaddress="0x87" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="6" address="0x86" endaddress="0x87" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_110" offset="4:0" name="wafer_number" uid="2019-08-01T18:04:04.072+05:30d13e1156" keypath="reg_map.eeprom.eeprom_3.wafer_number,eeprom.eeprom_3.wafer_number,eeprom_3.wafer_number,wafer_number" hdl_path="_wafer_number_q" abs_hdl_path="reg_map.eeprom_eeprom_3_wafer_number_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Wafer Number  [4:0] </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_109" offset="9:5" name="sample_id" uid="2019-08-01T18:04:04.072+05:30d13e1165" keypath="reg_map.eeprom.eeprom_3.sample_id,eeprom.eeprom_3.sample_id,eeprom_3.sample_id,sample_id" hdl_path="_sample_id_q" abs_hdl_path="reg_map.eeprom_eeprom_3_sample_id_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Engineering Sample ID number</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_108" offset="10" name="scratch" uid="2019-08-01T18:04:04.072+05:30d13e1174" keypath="reg_map.eeprom.eeprom_3.scratch,eeprom.eeprom_3.scratch,eeprom_3.scratch,scratch" hdl_path="_scratch_q" abs_hdl_path="reg_map.eeprom_eeprom_3_scratch_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Scratch</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_107" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1183" keypath="reg_map.eeprom.eeprom_3.ecc,eeprom.eeprom_3.ecc,eeprom_3.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_3_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.5" child_no="5" id="tab0.6432630915314946" name="eeprom_4" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[4]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1190" keypath="reg_map.eeprom.eeprom_4,eeprom.eeprom_4,eeprom_4" coverage="on" hwmapaddr="39" csize="2" offset="8" caddress="8" address="0x88" endaddress="0x89" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="8" address="0x88" endaddress="0x89" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_115" offset="3:0" name="hot_boost" uid="2019-08-01T18:04:04.072+05:30d13e1195" keypath="reg_map.eeprom.eeprom_4.hot_boost,eeprom.eeprom_4.hot_boost,eeprom_4.hot_boost,hot_boost" hdl_path="_hot_boost_q" abs_hdl_path="reg_map.eeprom_eeprom_4_hot_boost_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Hot boost trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_114" offset="7:4" name="gmr_trim" uid="2019-08-01T18:04:04.072+05:30d13e1204" keypath="reg_map.eeprom.eeprom_4.gmr_trim,eeprom.eeprom_4.gmr_trim,eeprom_4.gmr_trim,gmr_trim" hdl_path="_gmr_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_4_gmr_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>GMR trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_113" offset="9:8" name="thr_avg" uid="2019-08-01T18:04:04.072+05:30d13e1213" keypath="reg_map.eeprom.eeprom_4.thr_avg,eeprom.eeprom_4.thr_avg,eeprom_4.thr_avg,thr_avg" hdl_path="_thr_avg_q" abs_hdl_path="reg_map.eeprom_eeprom_4_thr_avg_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Threshold Averaging for speed channel in run mode\n00 : Y = X\n01 : Y = 0.5X + 0.5Y\n10 : Y = 0.25X + 0.75Y\n11 : Y = 0.125X + .875Y</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">00</default>
         </field>
         <field id="field_112" offset="10" name="diag_state_dis" uid="2019-08-01T18:04:04.072+05:30d13e1222" keypath="reg_map.eeprom.eeprom_4.diag_state_dis,eeprom.eeprom_4.diag_state_dis,eeprom_4.diag_state_dis,diag_state_dis" hdl_path="_diag_state_dis_q" abs_hdl_path="reg_map.eeprom_eeprom_4_diag_state_dis_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Disable ability to go into ERR1/ERR2 states</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_111" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1231" keypath="reg_map.eeprom.eeprom_4.ecc,eeprom.eeprom_4.ecc,eeprom_4.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_4_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.6" child_no="6" id="tab0.5403689299519231" name="eeprom_5" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[5]" uid="2019-08-01T18:04:04.072+05:30d13e1238" keypath="reg_map.eeprom.eeprom_5,eeprom.eeprom_5,eeprom_5" coverage="on" hwmapaddr="40" csize="2" offset="10" caddress="10" address="0x8A" endaddress="0x8B" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="10" address="0x8A" endaddress="0x8B" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_119" offset="4:0" name="icc_low_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1243" keypath="reg_map.eeprom.eeprom_5.icc_low_trim,eeprom.eeprom_5.icc_low_trim,eeprom_5.icc_low_trim,icc_low_trim" hdl_path="_icc_low_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_5_icc_low_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nICC low trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">00000</default>
         </field>
         <field id="field_118" offset="9:5" name="icc_high_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1252" keypath="reg_map.eeprom.eeprom_5.icc_high_trim,eeprom.eeprom_5.icc_high_trim,eeprom_5.icc_high_trim,icc_high_trim" hdl_path="_icc_high_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_5_icc_high_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nICC high trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_117" offset="10" name="polarity" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1261" keypath="reg_map.eeprom.eeprom_5.polarity,eeprom.eeprom_5.polarity,eeprom_5.polarity,polarity" hdl_path="_polarity_q" abs_hdl_path="reg_map.eeprom_eeprom_5_polarity_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSets the polarity of the output</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0</default>
         </field>
         <field id="field_116" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1270" keypath="reg_map.eeprom.eeprom_5.ecc,eeprom.eeprom_5.ecc,eeprom_5.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_5_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.7" child_no="7" id="tab0.46586353103327915" name="eeprom_6" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[6]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1277" keypath="reg_map.eeprom.eeprom_6,eeprom.eeprom_6,eeprom_6" coverage="on" hwmapaddr="41" csize="2" offset="12" caddress="12" address="0x8C" endaddress="0x8D" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="12" address="0x8C" endaddress="0x8D" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_123" offset="3:0" name="osc_trim" uid="2019-08-01T18:04:04.072+05:30d13e1282" keypath="reg_map.eeprom.eeprom_6.osc_trim,eeprom.eeprom_6.osc_trim,eeprom_6.osc_trim,osc_trim" hdl_path="_osc_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_6_osc_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Oscillator trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_122" offset="7:4" name="uvlo_ref" uid="2019-08-01T18:04:04.072+05:30d13e1291" keypath="reg_map.eeprom.eeprom_6.uvlo_ref,eeprom.eeprom_6.uvlo_ref,eeprom_6.uvlo_ref,uvlo_ref" hdl_path="_uvlo_ref_q" abs_hdl_path="reg_map.eeprom_eeprom_6_uvlo_ref_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>UVLO reference</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_121" offset="10:8" name="i_reset_trim" uid="2019-08-01T18:04:04.072+05:30d13e1300" keypath="reg_map.eeprom.eeprom_6.i_reset_trim,eeprom.eeprom_6.i_reset_trim,eeprom_6.i_reset_trim,i_reset_trim" hdl_path="_i_reset_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_6_i_reset_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>I_RESET trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_120" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1309" keypath="reg_map.eeprom.eeprom_6.ecc,eeprom.eeprom_6.ecc,eeprom_6.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_6_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.8" child_no="8" id="tab0.19942556476004691" name="eeprom_7" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[7]" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1316" keypath="reg_map.eeprom.eeprom_7,eeprom.eeprom_7,eeprom_7" coverage="on" hwmapaddr="42" csize="2" offset="14" caddress="14" address="0x8E" endaddress="0x8F" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="14" address="0x8E" endaddress="0x8F" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_127" offset="2:0" name="lor_trim" uid="2019-08-01T18:04:04.072+05:30d13e1321" keypath="reg_map.eeprom.eeprom_7.lor_trim,eeprom.eeprom_7.lor_trim,eeprom_7.lor_trim,lor_trim" hdl_path="_lor_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_7_lor_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>LOR trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">000</default>
         </field>
         <field id="field_126" offset="6:3" name="tc_trim" uid="2019-08-01T18:04:04.072+05:30d13e1330" keypath="reg_map.eeprom.eeprom_7.tc_trim,eeprom.eeprom_7.tc_trim,eeprom_7.tc_trim,tc_trim" hdl_path="_tc_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_7_tc_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>TC trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_125" offset="10:7" name="fe_trim" uid="2019-08-01T18:04:04.072+05:30d13e1339" keypath="reg_map.eeprom.eeprom_7.fe_trim,eeprom.eeprom_7.fe_trim,eeprom_7.fe_trim,fe_trim" hdl_path="_fe_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_7_fe_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>FE Sense trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0000</default>
         </field>
         <field id="field_124" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1348" keypath="reg_map.eeprom.eeprom_7.ecc,eeprom.eeprom_7.ecc,eeprom_7.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_7_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.9" child_no="9" id="tab0.8089235248094899" name="eeprom_8" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[8]" uid="2019-08-01T18:04:04.072+05:30d13e1355" keypath="reg_map.eeprom.eeprom_8,eeprom.eeprom_8,eeprom_8" coverage="on" hwmapaddr="43" csize="2" offset="16" caddress="16" address="0x90" endaddress="0x91" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="16" address="0x90" endaddress="0x91" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_133" offset="2:0" name="loe_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1360" keypath="reg_map.eeprom.eeprom_8.loe_trim,eeprom.eeprom_8.loe_trim,eeprom_8.loe_trim,loe_trim" hdl_path="_loe_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_8_loe_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLOE trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">000</default>
         </field>
         <field id="field_132" offset="3" name="threshold_spd" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1369" keypath="reg_map.eeprom.eeprom_8.threshold_spd,eeprom.eeprom_8.threshold_spd,eeprom_8.threshold_spd,threshold_spd" hdl_path="_threshold_spd_q" abs_hdl_path="reg_map.eeprom_eeprom_8_threshold_spd_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet Thresholds\n0 = 70% / 30%\n1= 60% / 40%\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x00">0</default>
         </field>
         <field id="field_131" offset="4" name="too_fast_diag_sel" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1378" keypath="reg_map.eeprom.eeprom_8.too_fast_diag_sel,eeprom.eeprom_8.too_fast_diag_sel,eeprom_8.too_fast_diag_sel,too_fast_diag_sel" hdl_path="_too_fast_diag_sel_q" abs_hdl_path="reg_map.eeprom_eeprom_8_too_fast_diag_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSelects the frequency at which the too_fast_diag kicks in\n0 = 3.5 kHz\n1 = 5 kHz\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">0</default>
         </field>
         <field id="field_130" offset="9:5" name="pivot_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1387" keypath="reg_map.eeprom.eeprom_8.pivot_trim,eeprom.eeprom_8.pivot_trim,eeprom_8.pivot_trim,pivot_trim" hdl_path="_pivot_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_8_pivot_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nPivot Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_129" offset="10" name="self_excite" u_lock="f_lck | (p_lck | ee_dbe_flag)" uid="2019-08-01T18:04:04.072+05:30d13e1396" keypath="reg_map.eeprom.eeprom_8.self_excite,eeprom.eeprom_8.self_excite,eeprom_8.self_excite,self_excite" hdl_path="_self_excite_q" abs_hdl_path="reg_map.eeprom_eeprom_8_self_excite_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCauses the output to switch at roughly 3kHz\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_128" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1405" keypath="reg_map.eeprom.eeprom_8.ecc,eeprom.eeprom_8.ecc,eeprom_8.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_8_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
      <reg heading="1.3.10" child_no="10" id="tab0.8222060026624511" name="eeprom_9" hdl_path="u_dig_top_9023.u_controller_bist_top_23.u_controller_top_23.u_EEPROM_TOP.eeprom_array.mem[9]" uid="2019-08-01T18:04:04.072+05:30d13e1413" keypath="reg_map.eeprom.eeprom_9,eeprom.eeprom_9,eeprom_9" coverage="on" hwmapaddr="44" csize="2" offset="18" caddress="18" address="0x92" endaddress="0x93" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="16" offset="18" address="0x92" endaddress="0x93" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_142" offset="2:0" name="uvlo_hyst" u_lock="c_lck | ee_dbe_flag" uid="2019-08-01T18:04:04.072+05:30d13e1418" keypath="reg_map.eeprom.eeprom_9.uvlo_hyst,eeprom.eeprom_9.uvlo_hyst,eeprom_9.uvlo_hyst,uvlo_hyst" hdl_path="_uvlo_hyst_q" abs_hdl_path="reg_map.eeprom_eeprom_9_uvlo_hyst_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nUnderVoltage LockOut Hysteresis</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_141" offset="3" name="adv_std" u_lock="c_lck | ee_dbe_flag" uid="2019-08-01T18:04:04.072+05:30d13e1427" keypath="reg_map.eeprom.eeprom_9.adv_std,eeprom.eeprom_9.adv_std,eeprom_9.adv_std,adv_std" hdl_path="_adv_std_q" abs_hdl_path="reg_map.eeprom_eeprom_9_adv_std_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nAdvanced/Standard Output mode\n0: Standard Mode\n1: Advanced Mode\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_140" offset="4" name="f_lck" u_lock="f_lck" uid="2019-08-01T18:04:04.072+05:30d13e1436" keypath="reg_map.eeprom.eeprom_9.f_lck,eeprom.eeprom_9.f_lck,eeprom_9.f_lck,f_lck" hdl_path="_f_lck_q" abs_hdl_path="reg_map.eeprom_eeprom_9_f_lck_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nFinal Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after final lock can only occur in an unpackaged part via a probe pad\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_139" offset="5" name="c_lck" u_lock="c_lck" uid="2019-08-01T18:04:04.072+05:30d13e1445" keypath="reg_map.eeprom.eeprom_9.c_lck,eeprom.eeprom_9.c_lck,eeprom_9.c_lck,c_lck" hdl_path="_c_lck_q" abs_hdl_path="reg_map.eeprom_eeprom_9_c_lck_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCustomer Lock\nDisables writing to customer EEPROM \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_138" offset="6" name="p_lck" u_lock="f_lck | (p_lck | ee_dbe_flag)" uid="2019-08-01T18:04:04.072+05:30d13e1454" keypath="reg_map.eeprom.eeprom_9.p_lck,eeprom.eeprom_9.p_lck,eeprom_9.p_lck,p_lck" hdl_path="_p_lck_q" abs_hdl_path="reg_map.eeprom_eeprom_9_p_lck_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nProduction Lock\nDisables writing to non-customer EEPROM \nDisables all non-customer test modes \nDisables writing to SHADOW\nProgramming and Test remain enabled:\nEEPROM readback via ICC\nEEPROM diagnostic via ICC\nRMA register readback via ICC\nProgramming after production lock can only after valid programming unlock sequence\n \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_137" offset="7" name="q_lck" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1463" keypath="reg_map.eeprom.eeprom_9.q_lck,eeprom.eeprom_9.q_lck,eeprom_9.q_lck,q_lck" hdl_path="_q_lck_q" abs_hdl_path="reg_map.eeprom_eeprom_9_q_lck_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nQualification LOCK \nDisables writing to EEPROM (except F_LCK and customer bits)\nUsed for Qualificaiton\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_136" offset="8" name="o_lck" u_lock="o_lck" uid="2019-08-01T18:04:04.072+05:30d13e1472" keypath="reg_map.eeprom.eeprom_9.o_lck,eeprom.eeprom_9.o_lck,eeprom_9.o_lck,o_lck" hdl_path="_o_lck_q" abs_hdl_path="reg_map.eeprom_eeprom_9_o_lck_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nOEM Lock\nDisables customer/OEM test features \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_135" offset="10:9" name="sr_trim" u_lock="f_lck | (p_lck | ee_dbe_flag) | q_lck" uid="2019-08-01T18:04:04.072+05:30d13e1481" keypath="reg_map.eeprom.eeprom_9.sr_trim,eeprom.eeprom_9.sr_trim,eeprom_9.sr_trim,sr_trim" hdl_path="_sr_trim_q" abs_hdl_path="reg_map.eeprom_eeprom_9_sr_trim_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSR Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_134" offset="15:11" name="ecc" uid="2019-08-01T18:04:04.072+05:30d13e1490" keypath="reg_map.eeprom.eeprom_9.ecc,eeprom.eeprom_9.ecc,eeprom_9.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_eeprom_9_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.6" child_no="6" address="0x94" endaddress="0x9F">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="16" address="0x94" endaddress="0x9F"/>
         </busdomains>
      </config>
   </emptyspace>
</block>