
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Mon Jun 13 17:59:03 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> set init_layout_view {}
<CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
<CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
<CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
<CMD> set init_top_cell top_io
<CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
<CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
<CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/13 17:59:44, mem=450.2M)
#% End Load MMMC data ... (date=06/13 17:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=450.4M, current mem=450.4M)
rc_typ rc_best rc_worst

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Mon Jun 13 17:59:45 2022
viaInitial ends at Mon Jun 13 17:59:45 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=32.0M, fe_cpu=0.23min, fe_real=0.72min, fe_mem=537.5M) ***
#% Begin Load netlist data ... (date=06/13 17:59:46, mem=539.3M)
*** Begin netlist parsing (mem=537.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 429 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
Reading verilog netlist '../INPUT_DATA/top_io.v'

*** Memory Usage v#1 (Current mem = 537.496M, initial mem = 184.402M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=537.5M) ***
#% End Load netlist data ... (date=06/13 17:59:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=539.3M, current mem=484.0M)
Set top cell to top_io.
Hooked 858 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_io ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 9614 stdCell insts.
** info: there are 44 Pad insts.

*** Memory Usage v#1 (Current mem = 581.668M, initial mem = 184.402M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=630.8M, current mem=630.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=639.0M, current mem=639.0M)
Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=639.0M, current mem=639.0M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=639.0M, current mem=639.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=646.6M, current mem=646.6M)
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=646.6M, current mem=646.6M)
Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=646.6M, current mem=646.6M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.1M, current mem=647.1M)
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.1M, current mem=647.1M)
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.1M, current mem=647.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.3M, current mem=647.3M)
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.3M, current mem=647.3M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.3M, current mem=647.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.8M, current mem=647.8M)
Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=647.8M, current mem=647.8M)
Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=647.8M, current mem=647.8M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=648.2M, current mem=648.2M)
Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=648.2M, current mem=648.2M)
Total number of combinational cells: 145
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-worst.
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-best.
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [2].
Allocated an empty WireEdgeEnlargement table in rc_best [3].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
 
 Analysis View: hold_func_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -25 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
*** Message Summary: 2169 warning(s), 20 error(s)

<CMD> loadIoFile ../CONSTRAINTS/top_pads.io
Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
<CMD> floorPlan -site standard -r 1 0.7 80 80 80 80
Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=06/13 17:59:47, mem=654.1M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/13 17:59:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=656.2M, current mem=656.2M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 5 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Global stripes will break 5.000000 user units from obstructed blocks.
<CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 12 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
#% Begin addStripe (date=06/13 17:59:47, mem=656.2M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -spacing_from_block  5.00 
Stripe generation is complete.
vias are now being generated.
addStripe created 24 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       48       |        0       |
|  MET2  |       24       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/13 17:59:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.1M, current mem=657.1M)
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
#% Begin sroute (date=06/13 17:59:47, mem=657.7M)
*** Begin SPECIAL ROUTE on Mon Jun 13 17:59:47 2022 ***
SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app102/projet_Numerique/git/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO/WORK
SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1488.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 518 macros, 65 used
Read in 102 components
  50 core components: 50 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 44 logical pins
Read in 44 nets
Read in 7 special nets, 2 routed
Read in 104 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 4
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 208
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 2
  Number of Followpin connections: 104
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1502.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 318 wires.
ViaGen created 212 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       312      |       NA       |
|  VIA1  |       212      |        2       |
|  MET2  |        4       |       NA       |
|  MET4  |        2       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=06/13 17:59:47, total cpu=0:00:00.3, real=0:00:00.0, peak res=674.4M, current mem=674.4M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=06/13 17:59:47, mem=674.4M)

ViaGen created 1248 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |      1248      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=06/13 17:59:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=674.6M, current mem=674.6M)
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
<CMD> addEndCap -prefix ENDCAP
Estimated cell power/ground rail width = 1.625 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 103 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
Inserted 103 post-endcap <ENDCAPL> cells (prefix ENDCAP).
For 206 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1
<CMD> all_constraint_modes -active
setup_func_mode hold_func_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> reset_path_group -all
<CMD> reset_path_exception
<CMD> group_path -name reg2reg 	-from $regs 		-to $regs
<CMD> group_path -name in2reg 	-from  $input_ports 	-to $regs
<CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
<CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
<CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
<CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
<CMD> set_interactive_constraint_modes {}
<CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2reg path_group
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2reg path_group
Effort level <high> specified for in2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2out path_group
Effort level <high> specified for reg2out path_group
<CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2out path_group
Effort level <high> specified for in2out path_group
<CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on reg2gated path_group
Effort level <high> specified for reg2gated path_group
<CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on in2gated path_group
Effort level <high> specified for in2gated path_group
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=794.09 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 519 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 206 physical insts as they were marked preplaced.
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=9304 (206 fixed + 9098 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=9960 #term=32577 #term/net=3.27, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
stdCell: 9304 single + 0 double + 0 multi
Total standard cell length = 95.4338 (mm), area = 1.2406 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 67755 sites (1233141 um^2) / alloc_area 98571 sites (1793992 um^2).
Pin Density = 0.3291.
            = total # of pins 32577 / total area 98983.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 7.939e+04 (3.97e+04 3.97e+04)
              Est.  stn bbox = 9.434e+04 (4.63e+04 4.80e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 993.9M
Iteration  2: Total net bbox = 7.939e+04 (3.97e+04 3.97e+04)
              Est.  stn bbox = 9.434e+04 (4.63e+04 4.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 993.9M
Iteration  3: Total net bbox = 8.374e+04 (4.80e+04 3.57e+04)
              Est.  stn bbox = 1.115e+05 (6.26e+04 4.89e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1013.9M
Iteration  4: Total net bbox = 1.320e+05 (5.59e+04 7.60e+04)
              Est.  stn bbox = 1.749e+05 (7.34e+04 1.01e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1013.9M
Iteration  5: Total net bbox = 2.812e+05 (1.38e+05 1.43e+05)
              Est.  stn bbox = 3.712e+05 (1.82e+05 1.89e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1013.9M
Iteration  6: Total net bbox = 3.450e+05 (1.75e+05 1.70e+05)
              Est.  stn bbox = 4.501e+05 (2.28e+05 2.23e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1015.9M
Iteration  7: Total net bbox = 3.723e+05 (1.96e+05 1.76e+05)
              Est.  stn bbox = 4.775e+05 (2.49e+05 2.28e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1059.1M
Iteration  8: Total net bbox = 3.723e+05 (1.96e+05 1.76e+05)
              Est.  stn bbox = 4.775e+05 (2.49e+05 2.28e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.1M
Iteration  9: Total net bbox = 4.016e+05 (2.14e+05 1.87e+05)
              Est.  stn bbox = 5.147e+05 (2.72e+05 2.43e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1079.1M
Iteration 10: Total net bbox = 4.016e+05 (2.14e+05 1.87e+05)
              Est.  stn bbox = 5.147e+05 (2.72e+05 2.43e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1079.1M
Iteration 11: Total net bbox = 4.885e+05 (2.51e+05 2.37e+05)
              Est.  stn bbox = 6.043e+05 (3.10e+05 2.94e+05)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1079.1M
Iteration 12: Total net bbox = 4.885e+05 (2.51e+05 2.37e+05)
              Est.  stn bbox = 6.043e+05 (3.10e+05 2.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1079.1M
Finished Global Placement (cpu=0:00:22.0, real=0:00:23.0, mem=1079.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:38.1 mem=1079.1M) ***
Total net bbox length = 4.885e+05 (2.515e+05 2.370e+05) (ext = 3.021e+04)
Move report: Detail placement moves 9098 insts, mean move: 9.82 um, max move: 124.19 um
	Max move on inst (t_op/U1715): (1243.03, 732.84) --> (1236.20, 850.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1079.1MB
Summary Report:
Instances move: 9098 (out of 9098 movable)
Instances flipped: 0
Mean displacement: 9.82 um
Max displacement: 124.19 um (Instance: t_op/U1715) (1243.03, 732.842) -> (1236.2, 850.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 4.903e+05 (2.392e+05 2.511e+05) (ext = 3.033e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1079.1MB
*** Finished refinePlace (0:00:40.2 mem=1079.1M) ***
*** Finished Initial Placement (cpu=0:00:24.1, real=0:00:25.0, mem=1079.1M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9917 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9917 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.574620e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.170183e+04um, number of vias: 32002
[NR-eGR] Layer2(MET2)(V) length: 3.272752e+05um, number of vias: 20258
[NR-eGR] Layer3(MET3)(H) length: 2.646328e+05um, number of vias: 899
[NR-eGR] Layer4(MET4)(V) length: 2.429440e+04um, number of vias: 0
[NR-eGR] Total length: 6.879042e+05um, number of vias: 53159
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.688183e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
**placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 1021.5M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 721.9M, totSessionCpu=0:00:43 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1027.6M)
Extraction called for design 'top_io' of instances=9356 and nets=10404 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1021.547M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1057.44)
Total number of fetched objects 11793
End delay calculation. (MEM=1054.2 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=956.824 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:45.5 mem=956.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-110.443 |
|           TNS (ns):|-1.21e+05|
|    Violating Paths:|  2817   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -8.447   |     46 (46)      |
|   max_tran     |   1195 (6738)    |  -128.137  |   1743 (7286)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.737%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 753.6M, totSessionCpu=0:00:46 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 905.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 905.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 982.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9917 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9917 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.687850e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      30( 0.20%)       0( 0.00%)   ( 0.20%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       30( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.117002e+04um, number of vias: 31977
[NR-eGR] Layer2(MET2)(V) length: 3.325892e+05um, number of vias: 20244
[NR-eGR] Layer3(MET3)(H) length: 2.719854e+05um, number of vias: 1054
[NR-eGR] Layer4(MET4)(V) length: 2.465710e+04um, number of vias: 0
[NR-eGR] Total length: 7.004017e+05um, number of vias: 53275
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.945122e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 954.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
Extraction called for design 'top_io' of instances=9356 and nets=10404 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 954.145M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=984.512)
Total number of fetched objects 11793
End delay calculation. (MEM=1012.61 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1012.61 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+-----------+------------+--------+
| Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+----------+---------+--------+-----------+------------+--------+
|    68.74%|        -|-110.286|-120758.176|   0:00:00.0| 1105.9M|
|    68.74%|        -|-110.286|-120758.176|   0:00:00.0| 1105.9M|
+----------+---------+--------+-----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1105.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2444|  8189|  -130.78|    61|    61|    -8.87|     0|     0|     0|     0|  -110.29|-1.21e+05|       0|       0|       0|  68.74|          |         |
|     6|    47|    -0.27|     0|     0|     0.00|     0|     0|     0|     0|   -10.42| -3860.83|     141|       3|      94|  69.63| 0:00:03.0|  1122.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.42| -3859.48|       0|       0|       6|  69.63| 0:00:00.0|  1122.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1122.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 837.3M, totSessionCpu=0:01:01 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -10.419  TNS Slack -3859.478 
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -10.419|-3859.478|    69.63%|   0:00:00.0| 1139.9M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -9.752|-2142.691|    69.83%|   0:00:03.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -9.752|-1357.438|    69.91%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -9.752|-1357.438|    69.91%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.639| -830.738|    70.16%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.490| -806.920|    70.24%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.490| -806.847|    70.24%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.490| -806.847|    70.24%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.312| -775.823|    70.38%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.211| -961.103|    70.45%|   0:00:01.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.211| -760.200|    70.46%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.211| -760.200|    70.46%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.088| -748.822|    70.64%|   0:00:01.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -8.088| -748.822|    70.64%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=1190.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=1190.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -8.088  TNS Slack -748.822 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -8.088
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -8.088  TNS Slack -748.822 Density 70.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.64%|        -|  -8.088|-748.822|   0:00:00.0| 1168.3M|
|    70.64%|        3|  -8.087|-747.914|   0:00:01.0| 1172.3M|
|    70.64%|        0|  -8.087|-747.914|   0:00:00.0| 1172.3M|
|    70.61%|        8|  -8.087|-747.727|   0:00:00.0| 1172.3M|
|    70.61%|        0|  -8.087|-747.727|   0:00:01.0| 1172.3M|
|    70.51%|       71|  -8.081|-747.996|   0:00:01.0| 1172.3M|
|    70.50%|        2|  -8.081|-747.996|   0:00:00.0| 1172.3M|
|    70.50%|        0|  -8.081|-747.996|   0:00:00.0| 1172.3M|
|    70.50%|        0|  -8.081|-747.996|   0:00:00.0| 1172.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -8.081  TNS Slack -747.996 Density 70.50
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1038.79M, totSessionCpu=0:01:21).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1038.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63811 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10167  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10089 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10089 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.661720e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1083.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:21 mem=1083.4M) ***
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1083.4M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1083.4M) ***
Move report: Timing Driven Placement moves 9267 insts, mean move: 53.02 um, max move: 1408.40 um
	Max move on inst (t_op/FE_OFC268_inReset_P): (511.00, 1747.20) --> (1009.40, 837.20)
	Runtime: CPU: 0:00:44.5 REAL: 0:00:45.0 MEM: 1083.4MB
Move report: Detail placement moves 5290 insts, mean move: 11.04 um, max move: 118.00 um
	Max move on inst (t_op/u_inFIFO/U650): (1715.00, 577.20) --> (1610.00, 564.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1083.4MB
Summary Report:
Instances move: 9222 (out of 9305 movable)
Instances flipped: 17
Mean displacement: 53.72 um
Max displacement: 1397.20 um (Instance: t_op/FE_OFC268_inReset_P) (511, 1747.2) -> (998.2, 837.2)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
Runtime: CPU: 0:00:46.0 REAL: 0:00:46.0 MEM: 1083.4MB
*** Finished refinePlace (0:02:07 mem=1083.4M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63811 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10167  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10124 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10124 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.882850e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       3( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer2      25( 0.17%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] Layer3       5( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       33( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.070082e+04um, number of vias: 32539
[NR-eGR] Layer2(MET2)(V) length: 3.411516e+05um, number of vias: 21454
[NR-eGR] Layer3(MET3)(H) length: 2.819636e+05um, number of vias: 955
[NR-eGR] Layer4(MET4)(V) length: 2.738189e+04um, number of vias: 0
[NR-eGR] Total length: 7.211979e+05um, number of vias: 54948
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.774592e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1011.3M)
Extraction called for design 'top_io' of instances=9563 and nets=10611 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1011.324M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 821.1M, totSessionCpu=0:02:08 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1029.48)
Total number of fetched objects 12000
End delay calculation. (MEM=1056.84 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1056.84 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    31|   288|    -0.93|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -790.59|       0|       0|       0|  70.50|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -779.65|       7|       0|      25|  70.58| 0:00:01.0|  1170.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -779.65|       0|       0|       0|  70.58| 0:00:00.0|  1170.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1170.2M) ***

*** Starting refinePlace (0:02:15 mem=1186.2M) ***
Total net bbox length = 5.365e+05 (2.630e+05 2.736e+05) (ext = 3.006e+04)
Move report: Detail placement moves 32 insts, mean move: 13.22 um, max move: 52.00 um
	Max move on inst (t_op/u_inFIFO/U619): (1507.80, 447.20) --> (1507.80, 499.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.2MB
Summary Report:
Instances move: 32 (out of 9312 movable)
Instances flipped: 0
Mean displacement: 13.22 um
Max displacement: 52.00 um (Instance: t_op/u_inFIFO/U619) (1507.8, 447.2) -> (1507.8, 499.2)
	Length: 14 sites, height: 1 rows, site name: standard, cell type: IMUX41
Total net bbox length = 5.369e+05 (2.631e+05 2.737e+05) (ext = 3.006e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.2MB
*** Finished refinePlace (0:02:15 mem=1186.2M) ***
*** maximum move = 52.00 um ***
*** Finished re-routing un-routed nets (1186.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1186.2M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.08min real=0.07min mem=1035.9M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.965  |
|           TNS (ns):|-779.650 |
|    Violating Paths:|   427   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.584%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 866.1M, totSessionCpu=0:02:15 **
*** Timing NOT met, worst failing slack is -7.965
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -7.965 TNS Slack -779.652 Density 70.58
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.965|   -7.965|-779.652| -779.652|    70.58%|   0:00:00.0| 1169.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -6.997|   -6.997|-825.540| -825.540|    70.68%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.867|   -6.867|-823.971| -823.971|    70.72%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -6.806|   -6.806|-831.360| -831.360|    70.76%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -6.762|   -6.762|-829.613| -829.613|    70.78%|   0:00:01.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
|  -6.687|   -6.687|-833.577| -833.577|    70.82%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -6.622|   -6.622|-833.055| -833.055|    70.83%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -6.602|   -6.602|-832.470| -832.470|    70.82%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -6.497|   -6.497|-830.002| -830.002|    70.83%|   0:00:00.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -6.388|   -6.388|-828.355| -828.355|    70.92%|   0:00:00.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -6.359|   -6.359|-826.973| -826.973|    70.94%|   0:00:01.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -6.294|   -6.294|-825.019| -825.019|    70.96%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -6.249|   -6.249|-824.425| -824.425|    70.99%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -6.174|   -6.174|-823.549| -823.549|    70.99%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -6.172|   -6.172|-822.373| -822.373|    71.02%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
|  -6.100|   -6.100|-821.729| -821.729|    71.03%|   0:00:01.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -6.071|   -6.071|-820.212| -820.212|    71.05%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -6.014|   -6.014|-819.146| -819.146|    71.05%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
|  -6.005|   -6.005|-821.662| -821.662|    71.07%|   0:00:01.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.996|   -5.996|-820.384| -820.384|    71.07%|   0:00:01.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.943|   -5.943|-819.627| -819.627|    71.09%|   0:00:00.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.933|   -5.933|-819.394| -819.394|    71.12%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.899|   -5.899|-819.700| -819.700|    71.14%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.880|   -5.880|-815.943| -815.943|    71.16%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.825|   -5.825|-815.117| -815.117|    71.16%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.779|   -5.779|-816.599| -816.599|    71.17%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.736|   -5.736|-814.960| -814.960|    71.25%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -5.705|   -5.705|-814.813| -814.813|    71.25%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.705|   -5.705|-814.392| -814.392|    71.26%|   0:00:02.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
|  -5.699|   -5.699|-796.881| -796.881|    71.26%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
|  -5.686|   -5.686|-795.834| -795.834|    71.28%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.666|   -5.666|-795.052| -795.052|    71.28%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.658|   -5.658|-794.846| -794.846|    71.28%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.640|   -5.640|-793.204| -793.204|    71.30%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.615|   -5.615|-793.231| -793.231|    71.30%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.602|   -5.602|-787.566| -787.566|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.595|   -5.595|-787.334| -787.334|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.596|   -5.596|-786.209| -786.209|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.589|   -5.589|-786.192| -786.192|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.580|   -5.580|-786.308| -786.308|    71.37%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
|  -5.571|   -5.571|-786.111| -786.111|    71.37%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.562|   -5.562|-785.407| -785.407|    71.36%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.550|   -5.550|-785.094| -785.094|    71.36%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.550|   -5.550|-784.130| -784.130|    71.38%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-784.145| -784.145|    71.41%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-784.102| -784.102|    71.43%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-784.100| -784.100|    71.43%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-779.116| -779.116|    71.46%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-778.754| -778.754|    71.47%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-778.449| -778.449|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-778.375| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.545|   -5.545|-778.375| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:22.0 mem=1199.6M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.690|   -5.545|-120.863| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.557|   -5.545| -71.870| -729.381|    71.48%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.415|   -5.545| -71.738| -729.249|    71.48%|   0:00:00.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.277|   -5.545| -44.829| -702.680|    71.49%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.245|   -5.545|-165.985| -823.992|    71.49%|   0:00:00.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.205|   -5.545|-207.079| -865.306|    71.49%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
|  -3.201|   -5.545|-166.628| -824.693|    71.49%|   0:00:01.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.201|   -5.545|-307.912| -965.935|    71.50%|   0:00:01.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1199.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.0 real=0:00:27.0 mem=1199.6M) ***
** GigaOpt Optimizer WNS Slack -5.545 TNS Slack -965.935 Density 71.50
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.545  TNS Slack -965.935 Density 71.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.50%|        -|  -5.545|-965.935|   0:00:00.0| 1199.6M|
|    71.41%|       31|  -5.545|-897.424|   0:00:00.0| 1199.6M|
|    71.41%|        0|  -5.545|-897.424|   0:00:00.0| 1199.6M|
|    71.31%|       70|  -5.495|-814.836|   0:00:01.0| 1199.6M|
|    71.31%|        0|  -5.495|-814.836|   0:00:00.0| 1199.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.495  TNS Slack -814.836 Density 71.31
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1186.21M, totSessionCpu=0:02:50).
*** Starting refinePlace (0:02:50 mem=1186.2M) ***
Total net bbox length = 5.444e+05 (2.666e+05 2.778e+05) (ext = 2.997e+04)
Move report: Detail placement moves 588 insts, mean move: 8.94 um, max move: 38.60 um
	Max move on inst (t_op/FE_RC_151_0): (989.80, 694.20) --> (977.20, 668.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1189.2MB
Summary Report:
Instances move: 588 (out of 9520 movable)
Instances flipped: 0
Mean displacement: 8.94 um
Max displacement: 38.60 um (Instance: t_op/FE_RC_151_0) (989.8, 694.2) -> (977.2, 668.2)
	Length: 9 sites, height: 1 rows, site name: standard, cell type: NAND26
Total net bbox length = 5.484e+05 (2.689e+05 2.795e+05) (ext = 2.998e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1189.2MB
*** Finished refinePlace (0:02:50 mem=1189.2M) ***
*** maximum move = 38.60 um ***
*** Finished re-routing un-routed nets (1189.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1189.2M) ***
** GigaOpt Optimizer WNS Slack -5.495 TNS Slack -814.836 Density 71.40
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.495|   -5.495|-814.836| -814.836|    71.40%|   0:00:00.0| 1189.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.459|   -5.459|-812.753| -812.753|    71.44%|   0:00:05.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.452|   -5.452|-812.522| -812.522|    71.44%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.452|   -5.452|-812.486| -812.486|    71.44%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.452|   -5.452|-812.414| -812.414|    71.46%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.453|   -5.453|-812.216| -812.216|    71.48%|   0:00:02.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.453|   -5.453|-812.103| -812.103|    71.50%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.438|   -5.438|-812.126| -812.126|    71.50%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.412|   -5.412|-811.501| -811.501|    71.51%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.412|   -5.412|-811.491| -811.491|    71.51%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.361| -811.361|    71.54%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.291| -811.291|    71.54%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.245| -811.245|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.159| -811.159|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.098| -811.098|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-811.015| -811.015|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-810.925| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.406|   -5.406|-810.925| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:12.0 mem=1209.3M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.196|   -5.406|-158.011| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.196|   -5.406|-158.011| -810.925|    71.56%|   0:00:02.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1209.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.7 real=0:00:14.0 mem=1209.3M) ***
** GigaOpt Optimizer WNS Slack -5.406 TNS Slack -810.925 Density 71.56
*** Starting refinePlace (0:03:04 mem=1209.3M) ***
Total net bbox length = 5.491e+05 (2.694e+05 2.798e+05) (ext = 2.998e+04)
Move report: Detail placement moves 475 insts, mean move: 7.54 um, max move: 24.20 um
	Max move on inst (t_op/U4937): (1031.80, 642.20) --> (1043.00, 629.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1209.3MB
Summary Report:
Instances move: 475 (out of 9552 movable)
Instances flipped: 0
Mean displacement: 7.54 um
Max displacement: 24.20 um (Instance: t_op/U4937) (1031.8, 642.2) -> (1043, 629.2)
	Length: 11 sites, height: 1 rows, site name: standard, cell type: XNR22
Total net bbox length = 5.509e+05 (2.705e+05 2.805e+05) (ext = 2.998e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1209.3MB
*** Finished refinePlace (0:03:04 mem=1209.3M) ***
*** maximum move = 24.20 um ***
*** Finished re-routing un-routed nets (1209.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1209.3M) ***
** GigaOpt Optimizer WNS Slack -5.406 TNS Slack -810.925 Density 71.57
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.406|   -5.406|-810.925| -810.925|    71.57%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -5.351|   -5.351|-809.969| -809.969|    71.59%|   0:00:08.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.351|   -5.351|-809.763| -809.763|    71.61%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.326|   -5.326|-809.522| -809.522|    71.62%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-809.052| -809.052|    71.62%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-809.011| -809.011|    71.62%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-808.794| -808.794|    71.63%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-808.738| -808.738|    71.65%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-808.511| -808.511|    71.65%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
Analyzing useful skew in preCTS mode ...
|  -5.326|   -5.326|-808.376| -808.376|    71.66%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.326|   -5.326|-808.483| -808.483|    71.66%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:13.0 mem=1209.3M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.196|   -5.326|-158.011| -808.483|    71.66%|   0:00:00.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
Analyzing useful skew in preCTS mode ...
|  -3.196|   -5.326|-158.011| -808.483|    71.66%|   0:00:01.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1209.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:14.0 mem=1209.3M) ***
** GigaOpt Optimizer WNS Slack -5.326 TNS Slack -808.483 Density 71.66
*** Starting refinePlace (0:03:19 mem=1209.3M) ***
Total net bbox length = 5.514e+05 (2.705e+05 2.809e+05) (ext = 2.998e+04)
Move report: Detail placement moves 593 insts, mean move: 22.28 um, max move: 116.60 um
	Max move on inst (t_op/FE_RC_377_0): (1073.80, 720.20) --> (1086.40, 824.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1209.3MB
Summary Report:
Instances move: 593 (out of 9577 movable)
Instances flipped: 37
Mean displacement: 22.28 um
Max displacement: 116.60 um (Instance: t_op/FE_RC_377_0) (1073.8, 720.2) -> (1086.4, 824.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 5.644e+05 (2.786e+05 2.858e+05) (ext = 2.996e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1209.3MB
*** Finished refinePlace (0:03:19 mem=1209.3M) ***
*** maximum move = 116.60 um ***
*** Finished re-routing un-routed nets (1209.3M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1209.3M) ***
** GigaOpt Optimizer WNS Slack -5.559 TNS Slack -810.111 Density 71.67
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.559|   -5.559|-810.111| -810.111|    71.67%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.438|   -5.438|-809.499| -809.499|    71.67%|   0:00:07.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -5.431|   -5.431|-809.490| -809.490|    71.67%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -5.409|   -5.409|-809.738| -809.738|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -5.385|   -5.385|-809.729| -809.729|    71.69%|   0:00:01.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.385|   -5.385|-809.702| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.385|   -5.385|-809.702| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:08.0 mem=1195.0M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.196|   -5.385|-158.011| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.196|   -5.385|-158.011| -809.702|    71.69%|   0:00:10.0| 1197.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=1197.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:18.0 mem=1197.0M) ***
*** Starting refinePlace (0:03:37 mem=1197.0M) ***
Total net bbox length = 5.653e+05 (2.787e+05 2.866e+05) (ext = 2.996e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1197.0MB
Summary Report:
Instances move: 0 (out of 9579 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.653e+05 (2.787e+05 2.866e+05) (ext = 2.996e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1197.0MB
*** Finished refinePlace (0:03:37 mem=1197.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1197.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1197.0M) ***
** GigaOpt Optimizer WNS Slack -5.385 TNS Slack -809.702 Density 71.71
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:16 mem=1197.0M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -5.385
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.385 TNS Slack -809.702 Density 71.71
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.385|   -5.385|-809.702| -809.702|    71.71%|   0:00:00.0| 1186.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -5.336|   -5.336|-808.890| -808.890|    71.70%|   0:00:03.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.336|   -5.336|-807.336| -807.336|    71.72%|   0:00:03.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.336|   -5.336|-807.203| -807.203|    71.72%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.336|   -5.336|-806.897| -806.897|    71.73%|   0:00:02.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.336|   -5.336|-806.871| -806.871|    71.73%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.336|   -5.336|-806.660| -806.660|    71.73%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
|  -5.336|   -5.336|-805.014| -805.014|    71.76%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
|  -5.336|   -5.336|-802.433| -802.433|    71.79%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
|  -5.336|   -5.336|-802.151| -802.151|    71.80%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.336|   -5.336|-798.849| -798.849|    71.86%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
|  -5.336|   -5.336|-798.557| -798.557|    71.87%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.336|   -5.336|-796.572| -796.572|    71.89%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.336|   -5.336|-795.250| -795.250|    71.90%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.336|   -5.336|-790.400| -790.400|    71.95%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
|  -5.336|   -5.336|-790.194| -790.194|    71.99%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
|  -5.336|   -5.336|-787.254| -787.254|    72.04%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -5.336|   -5.336|-784.085| -784.085|    72.09%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -5.336|   -5.336|-780.228| -780.228|    72.13%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -5.336|   -5.336|-772.655| -772.655|    72.20%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -5.336|   -5.336|-757.584| -757.584|    72.33%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-749.214| -749.214|    72.53%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -5.336|   -5.336|-740.673| -740.673|    72.69%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -5.336|   -5.336|-724.988| -724.988|    72.95%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -5.336|   -5.336|-723.743| -723.743|    72.98%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -5.336|   -5.336|-696.406| -696.406|    73.35%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
|  -5.336|   -5.336|-691.661| -691.661|    73.39%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
|  -5.336|   -5.336|-676.417| -676.417|    73.80%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-671.677| -671.677|    73.84%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
|  -5.336|   -5.336|-664.907| -664.907|    74.01%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
|  -5.336|   -5.336|-663.141| -663.141|    74.06%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
|  -5.336|   -5.336|-661.554| -661.554|    74.11%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
|  -5.336|   -5.336|-638.261| -638.261|    74.71%|   0:00:02.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-630.179| -630.179|    74.94%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-621.941| -621.941|    75.09%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.336|   -5.336|-609.905| -609.905|    75.42%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-607.776| -607.776|    75.48%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-601.231| -601.231|    75.69%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-585.593| -585.593|    75.93%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-584.198| -584.198|    75.93%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-582.594| -582.594|    75.94%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-580.531| -580.531|    75.99%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.336|   -5.336|-565.797| -565.797|    76.34%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-542.856| -542.856|    76.53%|   0:00:00.0| 1191.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-542.771| -542.771|    76.57%|   0:00:00.0| 1191.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-526.812| -526.812|    76.78%|   0:00:01.0| 1192.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-523.603| -523.603|    76.83%|   0:00:00.0| 1192.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-519.440| -519.440|    76.89%|   0:00:01.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-517.072| -517.072|    76.95%|   0:00:00.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-514.734| -514.734|    77.06%|   0:00:00.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-510.455| -510.455|    77.13%|   0:00:02.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-506.906| -506.906|    77.27%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-493.159| -493.159|    77.51%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.336|   -5.336|-481.935| -481.935|    77.81%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-479.249| -479.249|    77.87%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-477.194| -477.194|    77.92%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-473.007| -473.007|    77.99%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-460.935| -460.935|    78.25%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-451.959| -451.959|    78.44%|   0:00:03.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-447.540| -447.540|    78.67%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-445.012| -445.012|    78.82%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-442.430| -442.430|    78.89%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-436.768| -436.768|    78.93%|   0:00:02.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-432.600| -432.600|    79.01%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-430.190| -430.190|    79.07%|   0:00:02.0| 1250.7M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-428.245| -428.245|    79.28%|   0:00:02.0| 1250.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-427.590| -427.590|    79.31%|   0:00:00.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-427.143| -427.143|    79.33%|   0:00:00.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-419.289| -419.289|    79.62%|   0:00:03.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-307.769| -307.769|    79.72%|   0:00:01.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-303.611| -303.611|    79.85%|   0:00:04.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-300.728| -300.728|    79.90%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-299.611| -299.611|    79.94%|   0:00:00.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-297.395| -297.395|    80.06%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-297.105| -297.105|    80.09%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-293.537| -293.537|    80.29%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.336|   -5.336|-288.161| -288.161|    80.41%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-261.392| -261.392|    80.50%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.336|   -5.336|-260.625| -260.625|    80.53%|   0:00:00.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-258.608| -258.608|    80.60%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|  -5.336|   -5.336|-256.134| -256.134|    80.65%|   0:00:01.0| 1258.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-254.038| -254.038|    80.72%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-235.439| -235.439|    80.80%|   0:00:02.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-214.038| -214.038|    81.18%|   0:00:03.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-212.993| -212.993|    81.26%|   0:00:00.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-212.964| -212.964|    81.26%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-212.865| -212.865|    81.26%|   0:00:00.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-212.492| -212.492|    81.26%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-206.407| -206.407|    81.42%|   0:00:02.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-202.573| -202.573|    81.48%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -5.336|   -5.336|-201.322| -201.322|    81.55%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.336|   -5.336|-200.905| -200.905|    81.61%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.336|   -5.336|-200.805| -200.805|    81.61%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.336|   -5.336|-199.469| -199.469|    81.67%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|  -5.336|   -5.336|-198.934| -198.934|    81.84%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.336|   -5.336|-198.519| -198.519|    81.85%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|  -5.336|   -5.336|-197.870| -197.870|    81.86%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-197.508| -197.508|    81.91%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.336|   -5.336|-197.457| -197.457|    82.00%|   0:00:04.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.336|   -5.336|-197.359| -197.359|    82.00%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.336|   -5.336|-197.359| -197.359|    82.01%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:33 real=0:01:33 mem=1296.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:01:33 mem=1296.6M) ***
** GigaOpt Optimizer WNS Slack -5.336 TNS Slack -197.359 Density 82.01
*** Starting refinePlace (0:05:16 mem=1296.6M) ***
Total net bbox length = 6.809e+05 (3.412e+05 3.397e+05) (ext = 2.979e+04)
Move report: Detail placement moves 8045 insts, mean move: 113.46 um, max move: 983.20 um
	Max move on inst (t_op/U3444): (1761.20, 1318.20) --> (791.00, 1331.20)
	Runtime: CPU: 0:00:30.2 REAL: 0:00:30.0 MEM: 1296.6MB
Summary Report:
Instances move: 8045 (out of 13291 movable)
Instances flipped: 2
Mean displacement: 113.46 um
Max displacement: 983.20 um (Instance: t_op/U3444) (1761.2, 1318.2) -> (791, 1331.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 1.943e+06 (1.227e+06 7.160e+05) (ext = 2.974e+04)
Runtime: CPU: 0:00:30.2 REAL: 0:00:30.0 MEM: 1296.6MB
*** Finished refinePlace (0:05:47 mem=1296.6M) ***
*** maximum move = 983.20 um ***
*** Finished re-routing un-routed nets (1296.6M) ***

*** Finish Physical Update (cpu=0:00:31.4 real=0:00:32.0 mem=1296.6M) ***
** GigaOpt Optimizer WNS Slack -8.891 TNS Slack -1003.677 Density 82.03
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -8.891|   -8.891|-1003.677|-1003.677|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -8.674|   -8.674|-1002.809|-1002.809|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -8.361|   -8.361|-1001.559|-1001.559|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -8.070|   -8.070|-1000.210|-1000.210|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.952|   -7.952| -998.470| -998.470|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.623|   -7.623| -997.154| -997.154|    82.04%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.549|   -7.549| -996.857| -996.857|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.425|   -7.425| -996.362| -996.362|    82.04%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.396|   -7.396| -986.470| -986.470|    82.04%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.371|   -7.371| -986.369| -986.369|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.371|   -7.371| -985.683| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -7.371|   -7.371| -985.683| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:06.0 mem=1296.6M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.228|   -7.371| -23.366| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
|  -3.228|   -7.371| -23.366| -985.683|    82.04%|   0:00:13.0| 1296.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.0 real=0:00:13.0 mem=1296.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.6 real=0:00:19.0 mem=1296.6M) ***
** GigaOpt Optimizer WNS Slack -7.371 TNS Slack -985.683 Density 82.04
*** Starting refinePlace (0:06:08 mem=1296.6M) ***
Total net bbox length = 1.942e+06 (1.225e+06 7.165e+05) (ext = 2.974e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1296.6MB
Summary Report:
Instances move: 0 (out of 13291 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.942e+06 (1.225e+06 7.165e+05) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1296.6MB
*** Finished refinePlace (0:06:08 mem=1296.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1296.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1296.6M) ***
** GigaOpt Optimizer WNS Slack -7.371 TNS Slack -985.683 Density 82.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:24 real=0:02:25 mem=1296.6M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -7.371  TNS Slack -985.683 Density 82.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.04%|        -|  -7.371|-985.683|   0:00:00.0| 1204.9M|
|    82.04%|        0|  -7.371|-985.683|   0:00:00.0| 1204.9M|
|    80.47%|      467|  -7.371|-946.892|   0:00:02.0| 1207.2M|
|    80.46%|        4|  -7.371|-946.894|   0:00:00.0| 1207.2M|
|    79.38%|      637|  -7.333|-913.437|   0:00:03.0| 1245.4M|
|    79.35%|       17|  -7.333|-913.339|   0:00:00.0| 1245.4M|
|    79.35%|        2|  -7.333|-913.345|   0:00:00.0| 1245.4M|
|    79.35%|        0|  -7.333|-913.345|   0:00:00.0| 1245.4M|
|    79.35%|        0|  -7.333|-913.345|   0:00:00.0| 1245.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -7.333  TNS Slack -913.345 Density 79.35
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
*** Starting refinePlace (0:06:13 mem=1245.4M) ***
Total net bbox length = 1.654e+06 (1.035e+06 6.186e+05) (ext = 2.974e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1245.4MB
Summary Report:
Instances move: 0 (out of 12533 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.654e+06 (1.035e+06 6.186e+05) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1245.4MB
*** Finished refinePlace (0:06:14 mem=1245.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1245.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1245.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1073.62M, totSessionCpu=0:06:14).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=82385 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13102  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13059 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13059 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 48.69% H + 2.81% V. EstWL: 1.849601e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-9)         (10-13)         (14-18)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2     493( 3.27%)      29( 0.19%)       0( 0.00%)       0( 0.00%)   ( 3.46%) 
[NR-eGR] Layer3    1272( 7.78%)    1399( 8.56%)     508( 3.11%)     176( 1.08%)   (20.52%) 
[NR-eGR] Layer4     291( 1.81%)       6( 0.04%)       0( 0.00%)       0( 0.00%)   ( 1.85%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     2057( 3.88%)    1434( 2.70%)     508( 0.96%)     176( 0.33%)   ( 7.88%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.73% H + 2.09% V
[NR-eGR] Overflow after earlyGlobalRoute 45.97% H + 3.53% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.662262e+04um, number of vias: 41502
[NR-eGR] Layer2(MET2)(V) length: 5.301889e+05um, number of vias: 33444
[NR-eGR] Layer3(MET3)(H) length: 1.060923e+06um, number of vias: 4022
[NR-eGR] Layer4(MET4)(V) length: 2.424253e+05um, number of vias: 0
[NR-eGR] Total length: 1.920160e+06um, number of vias: 78968
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.962383e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1054.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.47 seconds
Extraction called for design 'top_io' of instances=12791 and nets=13546 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1052.254M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        260.22 |        260.22 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 260.22, normalized total congestion hotspot area = 260.22 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   838.80   577.20  1826.80  1825.20 |      260.22   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1121.62)
Total number of fetched objects 14935
End delay calculation. (MEM=1108.89 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1108.89 CPU=0:00:01.7 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   306|  1596|   -13.94|    49|    49|    -0.19|     0|     0|     0|     0|   -14.01| -2512.32|       0|       0|       0|  79.35|          |         |
|    93|   350|    -4.80|     9|     9|    -0.07|     0|     0|     0|     0|   -13.52| -1891.90|     127|     139|      73|  80.26| 0:00:37.0|  1221.3M|
|    21|    86|    -2.98|     0|     0|     0.00|     0|     0|     0|     0|   -13.36| -1786.90|      15|     108|      18|  80.57| 0:00:19.0|  1221.3M|
|     3|     3|    -0.37|     0|     0|     0.00|     0|     0|     0|     0|   -13.35| -1771.89|       8|      10|       6|  80.60| 0:00:05.0|  1221.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the solution degraded timing.
*info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.

SingleBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of the buffering solution introduces slack degradation or no slack gain.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:01:02 real=0:01:01 mem=1221.3M) ***

*** Starting refinePlace (0:07:20 mem=1237.3M) ***
Total net bbox length = 1.679e+06 (1.047e+06 6.319e+05) (ext = 2.974e+04)
Move report: Detail placement moves 741 insts, mean move: 45.83 um, max move: 432.80 um
	Max move on inst (t_op/FE_RC_1885_0): (1762.60, 1279.20) --> (1745.80, 1695.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1237.3MB
Summary Report:
Instances move: 741 (out of 12940 movable)
Instances flipped: 0
Mean displacement: 45.83 um
Max displacement: 432.80 um (Instance: t_op/FE_RC_1885_0) (1762.6, 1279.2) -> (1745.8, 1695.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 1.715e+06 (1.057e+06 6.572e+05) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1237.3MB
*** Finished refinePlace (0:07:20 mem=1237.3M) ***
*** maximum move = 432.80 um ***
*** Finished re-routing un-routed nets (1237.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1237.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -5.278 -> -9.164 (bump = 3.886)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -14.774 TNS Slack -1829.221 Density 80.69
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -14.774|  -14.774|-1829.221|-1829.221|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.201|  -14.201|-1820.064|-1820.064|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.819|  -13.819|-1813.955|-1813.955|    80.70%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.432|  -13.432|-1815.419|-1815.419|    80.70%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -11.201|  -11.201|-1772.944|-1772.944|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
| -10.978|  -10.978|-1763.714|-1763.714|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.726|  -10.726|-1760.792|-1760.792|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.625|  -10.625|-1750.935|-1750.935|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -10.497|  -10.497|-1747.908|-1747.908|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
| -10.468|  -10.468|-1747.766|-1747.766|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
| -10.403|  -10.403|-1742.981|-1742.981|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.350|  -10.350|-1744.603|-1744.603|    80.69%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.191|  -10.191|-1737.103|-1737.103|    80.68%|   0:00:05.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
| -10.031|  -10.031|-1732.047|-1732.047|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.030|  -10.030|-1729.667|-1729.667|    80.68%|   0:00:10.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.830|   -9.830|-1729.722|-1729.722|    80.68%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.732|   -9.732|-1734.817|-1734.817|    80.68%|   0:00:06.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.616|   -9.616|-1734.261|-1734.261|    80.68%|   0:00:07.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.528|   -9.528|-1725.980|-1725.980|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.457|   -9.457|-1723.311|-1723.311|    80.68%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.380|   -9.380|-1718.342|-1718.342|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.278|   -9.278|-1717.597|-1717.597|    80.70%|   0:00:07.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.147|   -9.147|-1708.240|-1708.240|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.996|   -8.996|-1704.423|-1704.423|    80.71%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.973|   -8.973|-1699.564|-1699.564|    80.70%|   0:00:06.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.893|   -8.893|-1698.567|-1698.567|    80.70%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -8.843|   -8.843|-1695.855|-1695.855|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.740|   -8.740|-1675.725|-1675.725|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.619|   -8.619|-1675.604|-1675.604|    80.70%|   0:00:06.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.534|   -8.534|-1674.369|-1674.369|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -8.372|   -8.372|-1665.946|-1665.946|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.322|   -8.322|-1662.754|-1662.754|    80.69%|   0:00:10.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.249|   -8.249|-1661.463|-1661.463|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.175|   -8.175|-1660.780|-1660.780|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.069|   -8.069|-1658.115|-1658.115|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.966|   -7.966|-1656.577|-1656.577|    80.70%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.667|   -7.667|-1650.650|-1650.650|    80.69%|   0:00:15.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.656|   -7.656|-1649.105|-1649.105|    80.70%|   0:00:02.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.551|   -7.551|-1648.766|-1648.766|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.463|   -7.463|-1644.460|-1644.460|    80.69%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.434|   -7.434|-1634.026|-1634.026|    80.70%|   0:00:04.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.399|   -7.399|-1633.987|-1633.987|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-1633.062|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-1633.062|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:47 real=0:01:48 mem=1349.0M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.554|   -7.394| -74.935|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
|  -3.372|   -7.394|-481.048|-2039.352|    80.69%|   0:00:09.0| 1349.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:09.0 mem=1349.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:57 real=0:01:57 mem=1349.0M) ***
** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.352 Density 80.69
*** Starting refinePlace (0:09:21 mem=1349.0M) ***
Total net bbox length = 1.692e+06 (1.047e+06 6.458e+05) (ext = 2.973e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1349.0MB
Summary Report:
Instances move: 0 (out of 12938 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.692e+06 (1.047e+06 6.458e+05) (ext = 2.973e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1349.0MB
*** Finished refinePlace (0:09:21 mem=1349.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1349.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1349.0M) ***
** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.437 Density 80.70
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:01:58 mem=1349.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -5.278 -> -5.383 (bump = 0.105)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -913.266 -> -2039.337
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.437 Density 80.70
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.394|   -7.394|-2039.437|-2039.437|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-2036.272|-2036.272|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-2030.599|-2030.599|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-2019.342|-2019.342|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -7.394|   -7.394|-2009.214|-2009.214|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-2001.089|-2001.089|    80.71%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-2000.236|-2000.236|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-1999.918|-1999.918|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-1991.140|-1991.140|    80.72%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-1982.792|-1982.792|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-1981.516|-1981.516|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-1978.740|-1978.740|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-1978.543|-1978.543|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.394|   -7.394|-1972.140|-1972.140|    80.73%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.394|   -7.394|-1971.220|-1971.220|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.367|   -7.367|-1963.470|-1963.470|    80.73%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
|  -7.367|   -7.367|-1960.079|-1960.079|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
|  -7.367|   -7.367|-1958.806|-1958.806|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.367|   -7.367|-1958.753|-1958.753|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.367|   -7.367|-1952.908|-1952.908|    80.75%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|  -7.367|   -7.367|-1934.398|-1934.398|    80.76%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
|  -7.367|   -7.367|-1933.725|-1933.725|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
|  -7.367|   -7.367|-1928.417|-1928.417|    80.77%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -7.367|   -7.367|-1928.341|-1928.341|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
|  -7.286|   -7.286|-1920.591|-1920.591|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -7.286|   -7.286|-1918.782|-1918.782|    80.78%|   0:00:01.0| 1341.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -7.286|   -7.286|-1912.568|-1912.568|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
|  -7.286|   -7.286|-1911.701|-1911.701|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
|  -7.286|   -7.286|-1907.170|-1907.170|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.286|   -7.286|-1905.370|-1905.370|    80.79%|   0:00:00.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.286|   -7.286|-1896.752|-1896.752|    80.79%|   0:00:01.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1890.703|-1890.703|    80.80%|   0:00:00.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1888.815|-1888.815|    80.80%|   0:00:01.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1888.441|-1888.441|    80.80%|   0:00:00.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1829.638|-1829.638|    80.81%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1829.433|-1829.433|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1829.120|-1829.120|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1821.053|-1821.053|    80.81%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.286|   -7.286|-1820.933|-1820.933|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.286|   -7.286|-1818.514|-1818.514|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1818.355|-1818.355|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1812.317|-1812.317|    80.82%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1812.258|-1812.258|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1803.169|-1803.169|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1803.124|-1803.124|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1803.069|-1803.069|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1798.208|-1798.208|    80.84%|   0:00:01.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1798.151|-1798.151|    80.84%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1794.243|-1794.243|    80.84%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1778.285|-1778.285|    80.85%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 11]/D                                              |
|  -7.286|   -7.286|-1761.534|-1761.534|    80.86%|   0:00:01.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1760.813|-1760.813|    80.86%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1749.588|-1749.588|    80.86%|   0:00:02.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
|  -7.286|   -7.286|-1749.515|-1749.515|    80.86%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
|  -7.286|   -7.286|-1749.160|-1749.160|    80.86%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
|  -7.286|   -7.286|-1638.026|-1638.026|    80.87%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1636.920|-1636.920|    80.88%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1636.840|-1636.840|    80.88%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1630.954|-1630.954|    80.89%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -7.286|   -7.286|-1630.900|-1630.900|    80.89%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -7.286|   -7.286|-1630.750|-1630.750|    80.89%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -7.286|   -7.286|-1596.205|-1596.205|    80.90%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1594.599|-1594.599|    80.90%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1591.878|-1591.878|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1591.875|-1591.875|    80.91%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1591.253|-1591.253|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1589.772|-1589.772|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1589.671|-1589.671|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1586.988|-1586.988|    80.92%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[9 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1586.892|-1586.892|    80.92%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[9 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1584.101|-1584.101|    80.93%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1581.695|-1581.695|    80.93%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1581.158|-1581.158|    80.93%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1581.076|-1581.076|    80.93%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1578.816|-1578.816|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1576.662|-1576.662|    80.94%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1576.601|-1576.601|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1574.450|-1574.450|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[9 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1574.382|-1574.382|    80.94%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[9 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1563.662|-1563.662|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1562.540|-1562.540|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1561.157|-1561.157|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[9 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1560.745|-1560.745|    80.94%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1557.353|-1557.353|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1557.173|-1557.173|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1552.498|-1552.498|    80.95%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1551.829|-1551.829|    80.95%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1548.678|-1548.678|    80.96%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[7 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1384.307|-1384.307|    80.97%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1378.769|-1378.769|    80.99%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1378.581|-1378.581|    80.99%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1375.042|-1375.042|    81.00%|   0:00:01.0| 1350.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1374.885|-1374.885|    81.00%|   0:00:00.0| 1350.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1321.823|-1321.823|    81.01%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1321.581|-1321.581|    81.01%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1307.354|-1307.354|    81.02%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1307.180|-1307.180|    81.03%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1306.748|-1306.748|    81.02%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1192.698|-1192.698|    81.04%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[1] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1189.328|-1189.328|    81.05%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1189.161|-1189.161|    81.05%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1182.998|-1182.998|    81.07%|   0:00:01.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[2 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1170.888|-1170.888|    81.08%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[2 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.286|   -7.286|-1168.297|-1168.297|    81.09%|   0:00:01.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[5] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1168.224|-1168.224|    81.09%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[5] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1168.100|-1168.100|    81.10%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[6] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.286|   -7.286|-1168.100|-1168.100|    81.10%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.2 real=0:00:39.0 mem=1339.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.2 real=0:00:39.0 mem=1339.1M) ***
** GigaOpt Optimizer WNS Slack -7.286 TNS Slack -1168.100 Density 81.10
*** Starting refinePlace (0:10:05 mem=1339.1M) ***
Total net bbox length = 1.668e+06 (1.024e+06 6.436e+05) (ext = 2.973e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.1MB
Summary Report:
Instances move: 0 (out of 12990 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.668e+06 (1.024e+06 6.436e+05) (ext = 2.973e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.1MB
*** Finished refinePlace (0:10:05 mem=1339.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1339.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1339.1M) ***
** GigaOpt Optimizer WNS Slack -7.286 TNS Slack -1168.152 Density 81.36
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:39.7 real=0:00:40.0 mem=1339.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 9.816%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1320.0M)
No multi-vt cells found. Aborting this optimization step

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=13248 and nets=14003 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1091.293M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=84669 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13559  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13516 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13516 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 47.36% H + 2.24% V. EstWL: 1.856114e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-9)         (10-14)         (15-19)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2     495( 3.28%)      27( 0.18%)       0( 0.00%)       0( 0.00%)   ( 3.46%) 
[NR-eGR] Layer3    1341( 8.20%)    1456( 8.90%)     492( 3.01%)      50( 0.31%)   (20.42%) 
[NR-eGR] Layer4     252( 1.57%)       5( 0.03%)       0( 0.00%)       0( 0.00%)   ( 1.60%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     2089( 3.94%)    1488( 2.81%)     492( 0.93%)      50( 0.09%)   ( 7.77%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.66% H + 1.94% V
[NR-eGR] Overflow after earlyGlobalRoute 44.67% H + 3.16% V
[NR-eGR] End Peak syMemory usage = 1128.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        254.22 |        254.22 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 254.22, normalized total congestion hotspot area = 254.22 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   838.80   577.20  1826.80  1825.20 |      254.22   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1142.93)
Total number of fetched objects 15392
End delay calculation. (MEM=1150.02 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1150.02 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:10:08 mem=1150.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:25, real = 0:09:25, mem = 913.4M, totSessionCpu=0:10:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.286  | -7.286  | -3.385  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):| -1168.1 | -1165.3 | -24.090 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   376   |   375   |    8    |   N/A   |   N/A   |    0    |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -2.198   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.357%
Routing Overflow: 44.67% H and 3.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:26, real = 0:09:26, mem = 915.1M, totSessionCpu=0:10:09 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1066.6M)
**place_opt_design ... cpu = 0:09:54, real = 0:09:55, mem = 1026.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
*** Message Summary: 18 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.6M, totSessionCpu=0:10:12 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1048.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1048.5)
Total number of fetched objects 15392
End delay calculation. (MEM=1089.93 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1089.93 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:10:14 mem=1089.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.286  |
|           TNS (ns):| -1168.1 |
|    Violating Paths:|   376   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -2.198   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.357%
Routing Overflow: 44.67% H and 3.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 868.7M, totSessionCpu=0:10:14 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1026.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1026.7M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -7.286  TNS Slack -1168.058 Density 81.36
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    81.36%|        -|  -7.286|-1168.058|   0:00:00.0| 1230.5M|
|    81.35%|        1|  -7.286|-1168.058|   0:00:01.0| 1232.8M|
|    81.16%|       64|  -7.286|-1172.276|   0:00:01.0| 1232.8M|
|    81.15%|        1|  -7.286|-1172.273|   0:00:00.0| 1232.8M|
|    80.87%|      258|  -7.281|-1180.274|   0:00:02.0| 1232.8M|
|    80.86%|        6|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
|    80.86%|        1|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
|    80.86%|        0|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -7.281  TNS Slack -1180.270 Density 80.86
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1099.25M, totSessionCpu=0:10:27).
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1099.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=84264 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13479  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13436 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13436 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 46.86% H + 2.26% V. EstWL: 1.856920e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-16)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2     598( 3.96%)      19( 0.13%)       0( 0.00%)       0( 0.00%)   ( 4.09%) 
[NR-eGR] Layer3    1414( 8.65%)    1326( 8.11%)     512( 3.13%)     103( 0.63%)   (20.52%) 
[NR-eGR] Layer4     282( 1.76%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 1.76%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     2295( 4.33%)    1345( 2.54%)     512( 0.97%)     103( 0.19%)   ( 8.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.77% H + 2.07% V
[NR-eGR] Overflow after earlyGlobalRoute 43.98% H + 3.15% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.805842e+04um, number of vias: 42301
[NR-eGR] Layer2(MET2)(V) length: 5.446497e+05um, number of vias: 34950
[NR-eGR] Layer3(MET3)(H) length: 1.041505e+06um, number of vias: 4507
[NR-eGR] Layer4(MET4)(V) length: 2.548182e+05um, number of vias: 0
[NR-eGR] Total length: 1.929032e+06um, number of vias: 81758
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.252083e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1079.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.49 seconds
Extraction called for design 'top_io' of instances=13168 and nets=13923 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1077.723M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1097.88)
Total number of fetched objects 15312
End delay calculation. (MEM=1124.05 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1124.05 CPU=0:00:01.7 REAL=0:00:01.0)
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    80.86%|        -|  -7.986|-1299.648|   0:00:00.0| 1216.4M|
|    80.86%|        -|  -7.986|-1299.648|   0:00:00.0| 1216.4M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    54|   362|    -3.82|     1|     1|    -0.00|     0|     0|     0|     0|    -7.99| -1299.65|       0|       0|       0|  80.86|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.82| -1255.48|      19|       0|      41|  80.98| 0:00:00.0|  1216.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.82| -1255.48|       0|       0|       0|  80.98| 0:00:00.0|  1216.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1216.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 905.5M, totSessionCpu=0:10:35 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 438 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -7.822  TNS Slack -1255.483 
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.822|-1255.483|    80.98%|   0:00:00.0| 1232.4M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |          |            |        |              |         | 4]/D                                               |
|  -6.885| -873.582|    80.90%|   0:00:06.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |          |            |        |              |         | 4]/D                                               |
|  -6.882| -842.835|    81.03%|   0:00:01.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |          |            |        |              |         | 4]/D                                               |
|  -6.882| -842.835|    81.03%|   0:00:00.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |          |            |        |              |         | 4]/D                                               |
|  -5.989| -713.689|    81.43%|   0:00:02.0| 1234.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -613.998|    81.57%|   0:00:04.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -600.573|    81.61%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -600.573|    81.61%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -578.247|    81.81%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -549.896|    81.87%|   0:00:04.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -547.590|    81.91%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -547.590|    81.91%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -532.801|    82.12%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.901| -531.109|    82.11%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:19.9 real=0:00:20.0 mem=1236.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:19.9 real=0:00:20.0 mem=1236.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -5.901  TNS Slack -531.109 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -5.901
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.901  TNS Slack -531.109 Density 82.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.11%|        -|  -5.901|-531.109|   0:00:00.0| 1236.7M|
|    82.10%|        6|  -5.901|-530.788|   0:00:01.0| 1238.9M|
|    82.10%|        0|  -5.901|-530.788|   0:00:00.0| 1238.9M|
|    81.88%|       66|  -5.901|-527.981|   0:00:00.0| 1238.9M|
|    81.86%|        5|  -5.901|-527.981|   0:00:01.0| 1238.9M|
|    81.28%|      492|  -5.891|-527.217|   0:00:01.0| 1258.0M|
|    81.27%|       12|  -5.891|-527.202|   0:00:01.0| 1258.0M|
|    81.27%|        0|  -5.891|-527.202|   0:00:00.0| 1258.0M|
|    81.27%|        0|  -5.891|-527.202|   0:00:00.0| 1258.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.891  TNS Slack -527.202 Density 81.27
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1105.40M, totSessionCpu=0:11:08).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1105.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13138 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13138 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 15.83% H + 0.00% V. EstWL: 1.369914e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2     174( 1.15%)       0( 0.00%)       0( 0.00%)   ( 1.15%) 
[NR-eGR] Layer3    1216( 7.44%)     260( 1.59%)      14( 0.09%)   ( 9.11%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     1391( 2.62%)     260( 0.49%)      14( 0.03%)   ( 3.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 8.20% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 13.14% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1150.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        126.89 |        130.44 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 126.89, normalized total congestion hotspot area = 130.44 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   942.80   889.20  1774.80  1825.20 |      130.44   |
[hotspot] +-----+-------------------------------------+---------------+
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:11:08 mem=1150.0M) ***
Density distribution unevenness ratio = 6.313%
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1150.0M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1150.0M) ***
Density distribution unevenness ratio = 11.137%
Move report: Timing Driven Placement moves 12683 insts, mean move: 200.51 um, max move: 1159.60 um
	Max move on inst (t_op/U3617): (791.00, 1513.20) --> (1755.60, 1318.20)
	Runtime: CPU: 0:00:53.4 REAL: 0:00:54.0 MEM: 1130.5MB
Density distribution unevenness ratio = 10.881%
Move report: Detail placement moves 10496 insts, mean move: 74.20 um, max move: 1084.20 um
	Max move on inst (t_op/FE_OFC724_u_inFIFO_n613): (1673.00, 434.20) --> (1472.80, 1318.20)
	Runtime: CPU: 0:00:24.3 REAL: 0:00:24.0 MEM: 1130.5MB
Summary Report:
Instances move: 12682 (out of 12689 movable)
Instances flipped: 2
Mean displacement: 208.82 um
Max displacement: 1239.40 um (Instance: t_op/FE_OFC795_u_decoder_fir_filter_n654) (796.6, 1305.2) -> (1750, 1591.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
Runtime: CPU: 0:01:18 REAL: 0:01:18 MEM: 1130.5MB
*** Finished refinePlace (0:12:26 mem=1130.5M) ***
Density distribution unevenness ratio = 8.539%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13215 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 20.48% H + 9.01% V. EstWL: 1.878344e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     834( 5.53%)      95( 0.63%)       1( 0.01%)   ( 6.16%) 
[NR-eGR] Layer3    1705(10.43%)     225( 1.38%)       3( 0.02%)   (11.82%) 
[NR-eGR] Layer4     836( 5.21%)      51( 0.32%)       0( 0.00%)   ( 5.53%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total     3375( 6.36%)     371( 0.70%)       4( 0.01%)   ( 7.07%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 11.45% H + 5.69% V
[NR-eGR] Overflow after earlyGlobalRoute 17.12% H + 10.85% V
Local HotSpot Analysis: normalized max congestion hotspot area = 250.67, normalized total congestion hotspot area = 260.44 (area is in unit of 4 std-cell row bins)
Start repairing congestion with area based rollback level
Iteration  7: Total net bbox = 4.568e+05 (2.35e+05 2.22e+05)
              Est.  stn bbox = 5.736e+05 (2.94e+05 2.80e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1110.2M
Iteration  8: Total net bbox = 4.711e+05 (2.41e+05 2.30e+05)
              Est.  stn bbox = 5.913e+05 (3.01e+05 2.90e+05)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 1110.2M
Iteration  9: Total net bbox = 5.127e+05 (2.63e+05 2.49e+05)
              Est.  stn bbox = 6.337e+05 (3.24e+05 3.10e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1111.2M
Iteration 10: Total net bbox = 5.448e+05 (2.73e+05 2.72e+05)
              Est.  stn bbox = 6.654e+05 (3.33e+05 3.32e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1112.2M
*** Starting refinePlace (0:12:40 mem=1112.2M) ***
Total net bbox length = 5.630e+05 (2.862e+05 2.769e+05) (ext = 3.016e+04)
Density distribution unevenness ratio = 8.375%
Move report: Detail placement moves 12689 insts, mean move: 42.94 um, max move: 567.66 um
	Max move on inst (t_op/FE_RC_1843_0): (1299.14, 1747.20) --> (1619.80, 1500.20)
	Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1115.2MB
Summary Report:
Instances move: 12689 (out of 12689 movable)
Instances flipped: 0
Mean displacement: 42.94 um
Max displacement: 567.66 um (Instance: t_op/FE_RC_1843_0) (1299.14, 1747.2) -> (1619.8, 1500.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 1.200e+06 (7.371e+05 4.628e+05) (ext = 2.997e+04)
Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1115.2MB
*** Finished refinePlace (0:12:53 mem=1115.2M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13215 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 24.26% H + 0.13% V. EstWL: 1.364038e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-5)          (6-10)         (11-15)         (16-20)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       2( 0.04%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer2     216( 1.43%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 1.43%) 
[NR-eGR] Layer3     709( 4.34%)     629( 3.85%)     253( 1.55%)      34( 0.21%)   ( 9.94%) 
[NR-eGR] Layer4      11( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      938( 1.77%)     629( 1.19%)     253( 0.48%)      34( 0.06%)   ( 3.50%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 9.40% H + 0.19% V
[NR-eGR] Overflow after earlyGlobalRoute 22.72% H + 0.23% V
Local HotSpot Analysis: normalized max congestion hotspot area = 118.78, normalized total congestion hotspot area = 119.67 (area is in unit of 4 std-cell row bins)
Start repairing congestion with area based rollback level
Iteration  6: Total net bbox = 3.130e+05 (1.61e+05 1.52e+05)
              Est.  stn bbox = 3.946e+05 (1.99e+05 1.96e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1111.1M
Iteration  7: Total net bbox = 4.521e+05 (2.35e+05 2.17e+05)
              Est.  stn bbox = 5.692e+05 (2.92e+05 2.77e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1111.1M
Iteration  8: Total net bbox = 4.709e+05 (2.43e+05 2.28e+05)
              Est.  stn bbox = 5.918e+05 (3.02e+05 2.90e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1112.1M
Iteration  9: Total net bbox = 5.129e+05 (2.64e+05 2.49e+05)
              Est.  stn bbox = 6.341e+05 (3.22e+05 3.12e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 1112.1M
Iteration 10: Total net bbox = 5.593e+05 (2.80e+05 2.79e+05)
              Est.  stn bbox = 6.809e+05 (3.39e+05 3.42e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1112.1M
*** Starting refinePlace (0:13:12 mem=1112.1M) ***
Total net bbox length = 5.751e+05 (2.911e+05 2.841e+05) (ext = 3.155e+04)
Density distribution unevenness ratio = 9.324%
Move report: Detail placement moves 12689 insts, mean move: 29.00 um, max move: 263.20 um
	Max move on inst (t_op/U3848): (746.69, 1501.51) --> (998.20, 1513.20)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1115.2MB
Summary Report:
Instances move: 12689 (out of 12689 movable)
Instances flipped: 0
Mean displacement: 29.00 um
Max displacement: 263.20 um (Instance: t_op/U3848) (746.687, 1501.51) -> (998.2, 1513.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 9.499e+05 (5.509e+05 3.990e+05) (ext = 3.179e+04)
Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1115.2MB
*** Finished refinePlace (0:13:18 mem=1115.2M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13215 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.51% H + 0.00% V. EstWL: 1.095536e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       3( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer2      85( 0.56%)       1( 0.01%)       0( 0.00%)   ( 0.57%) 
[NR-eGR] Layer3     158( 0.97%)      39( 0.24%)       6( 0.04%)   ( 1.24%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      246( 0.46%)      40( 0.08%)       6( 0.01%)   ( 0.55%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.06% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 1.44% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 13.44, normalized total congestion hotspot area = 22.89 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.242601e+04um, number of vias: 41682
[NR-eGR] Layer2(MET2)(V) length: 4.272726e+05um, number of vias: 30825
[NR-eGR] Layer3(MET3)(H) length: 5.662291e+05um, number of vias: 2483
[NR-eGR] Layer4(MET4)(V) length: 8.191169e+04um, number of vias: 0
[NR-eGR] Total length: 1.157839e+06um, number of vias: 74990
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.775243e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:52.1, real=0:00:52.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1087.6M)
Extraction called for design 'top_io' of instances=12947 and nets=13704 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1087.605M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 884.3M, totSessionCpu=0:13:19 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1103.64)
Total number of fetched objects 15091
End delay calculation. (MEM=1129.06 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1129.06 CPU=0:00:01.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    47|   321|    -4.95|     2|     2|    -0.04|     0|     0|     0|     0|    -5.96|  -691.41|       0|       0|       0|  81.27|          |         |
|     3|    18|    -0.23|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.45|       9|       6|      36|  81.38| 0:00:01.0|  1242.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.46|       1|       0|       3|  81.39| 0:00:00.0|  1242.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.46|       0|       0|       0|  81.39| 0:00:00.0|  1242.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1242.7M) ***

*** Starting refinePlace (0:13:26 mem=1258.8M) ***
Total net bbox length = 9.507e+05 (5.511e+05 3.996e+05) (ext = 3.179e+04)
Density distribution unevenness ratio = 7.983%
Move report: Detail placement moves 1163 insts, mean move: 21.10 um, max move: 315.20 um
	Max move on inst (t_op/u_inFIFO/U614): (1743.00, 434.20) --> (1570.80, 577.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1258.8MB
Summary Report:
Instances move: 1163 (out of 12705 movable)
Instances flipped: 0
Mean displacement: 21.10 um
Max displacement: 315.20 um (Instance: t_op/u_inFIFO/U614) (1743, 434.2) -> (1570.8, 577.2)
	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
Total net bbox length = 9.783e+05 (5.677e+05 4.107e+05) (ext = 3.184e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1258.8MB
*** Finished refinePlace (0:13:26 mem=1258.8M) ***
*** maximum move = 315.20 um ***
*** Finished re-routing un-routed nets (1258.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1258.8M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.09min real=0.08min mem=1106.1M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.960  |
|           TNS (ns):|-538.587 |
|    Violating Paths:|   578   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.027   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.391%
Routing Overflow: 1.44% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:15, real = 0:03:15, mem = 923.5M, totSessionCpu=0:13:27 **
*** Timing NOT met, worst failing slack is -5.960
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.960 TNS Slack -538.590 Density 81.39
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.960|   -5.960|-538.590| -538.590|    81.39%|   0:00:00.0| 1239.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
|  -5.876|   -5.876|-536.877| -536.877|    81.39%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
|  -5.762|   -5.762|-536.278| -536.278|    81.40%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.744|   -5.744|-535.186| -535.186|    81.40%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.629|   -5.629|-534.784| -534.784|    81.42%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.567|   -5.567|-533.325| -533.325|    81.44%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.540|   -5.540|-533.029| -533.029|    81.45%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.518|   -5.518|-533.122| -533.122|    81.45%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.508|   -5.508|-532.735| -532.735|    81.47%|   0:00:03.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.500|   -5.500|-533.090| -533.090|    81.51%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.500|   -5.500|-533.017| -533.017|    81.51%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.500|   -5.500|-532.969| -532.969|    81.53%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.497|   -5.497|-532.351| -532.351|    81.54%|   0:00:02.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-532.216| -532.216|    81.55%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.777| -531.777|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.664| -531.664|    81.54%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.379| -531.379|    81.54%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.208| -531.208|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.185| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-531.185| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.4 real=0:00:12.0 mem=1262.8M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.326|   -5.461|-187.857| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.190|   -5.461|-245.668| -588.887|    81.56%|   0:00:02.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1262.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.5 real=0:00:14.0 mem=1262.8M) ***
** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -588.887 Density 81.56
*** Starting refinePlace (0:13:48 mem=1262.8M) ***
Total net bbox length = 9.776e+05 (5.672e+05 4.105e+05) (ext = 3.184e+04)
Density distribution unevenness ratio = 7.866%
Move report: Detail placement moves 587 insts, mean move: 6.39 um, max move: 31.20 um
	Max move on inst (t_op/U4879): (873.60, 681.20) --> (855.40, 694.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1262.8MB
Summary Report:
Instances move: 587 (out of 12730 movable)
Instances flipped: 0
Mean displacement: 6.39 um
Max displacement: 31.20 um (Instance: t_op/U4879) (873.6, 681.2) -> (855.4, 694.2)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
Total net bbox length = 9.797e+05 (5.685e+05 4.112e+05) (ext = 3.184e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1262.8MB
*** Finished refinePlace (0:13:49 mem=1262.8M) ***
*** maximum move = 31.20 um ***
*** Finished re-routing un-routed nets (1262.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1262.8M) ***
** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -588.887 Density 81.58
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.461|   -5.461|-588.887| -588.887|    81.58%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-588.742| -588.742|    81.61%|   0:00:05.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.461|   -5.461|-588.742| -588.742|    81.61%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=1262.8M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.190|   -5.461|-245.668| -588.742|    81.61%|   0:00:00.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.125|   -5.461|-325.921| -669.127|    81.61%|   0:00:02.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1243.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:07.0 mem=1243.7M) ***
** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.61
*** Starting refinePlace (0:13:56 mem=1243.7M) ***
Total net bbox length = 9.809e+05 (5.684e+05 4.125e+05) (ext = 3.135e+04)
Density distribution unevenness ratio = 7.867%
Move report: Detail placement moves 367 insts, mean move: 3.54 um, max move: 21.40 um
	Max move on inst (t_op/FE_RC_434_0): (873.60, 746.20) --> (865.20, 733.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1243.7MB
Summary Report:
Instances move: 367 (out of 12741 movable)
Instances flipped: 0
Mean displacement: 3.54 um
Max displacement: 21.40 um (Instance: t_op/FE_RC_434_0) (873.6, 746.2) -> (865.2, 733.2)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: AOI212
Total net bbox length = 9.816e+05 (5.688e+05 4.128e+05) (ext = 3.134e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1243.7MB
*** Finished refinePlace (0:13:56 mem=1243.7M) ***
*** maximum move = 21.40 um ***
*** Finished re-routing un-routed nets (1243.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1243.7M) ***
** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.61
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.461|   -5.461|-669.127| -669.127|    81.61%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
Analyzing useful skew in preCTS mode ...
|  -5.461|   -5.461|-669.127| -669.127|    81.62%|   0:00:05.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1243.7M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.125|   -5.461|-325.921| -669.127|    81.62%|   0:00:00.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
Analyzing useful skew in preCTS mode ...
|  -3.125|   -5.461|-325.921| -669.127|    81.62%|   0:00:01.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1243.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=1243.7M) ***
** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.62
*** Starting refinePlace (0:14:02 mem=1243.7M) ***
Total net bbox length = 9.816e+05 (5.688e+05 4.128e+05) (ext = 3.134e+04)
Density distribution unevenness ratio = 7.868%
Move report: Detail placement moves 1073 insts, mean move: 41.07 um, max move: 315.00 um
	Max move on inst (t_op/FE_RC_4304_0): (1762.60, 434.20) --> (1447.60, 434.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1246.8MB
Summary Report:
Instances move: 1073 (out of 12741 movable)
Instances flipped: 48
Mean displacement: 41.07 um
Max displacement: 315.00 um (Instance: t_op/FE_RC_4304_0) (1762.6, 434.2) -> (1447.6, 434.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 1.039e+06 (6.105e+05 4.287e+05) (ext = 3.134e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1246.8MB
*** Finished refinePlace (0:14:02 mem=1246.8M) ***
*** maximum move = 315.00 um ***
*** Finished re-routing un-routed nets (1246.8M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1246.8M) ***
** GigaOpt Optimizer WNS Slack -6.228 TNS Slack -688.848 Density 81.62
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -6.228|   -6.228|-688.848| -688.848|    81.62%|   0:00:00.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
|  -5.639|   -5.639|-688.182| -688.182|    81.62%|   0:00:00.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.614|   -5.614|-687.244| -687.244|    81.61%|   0:00:09.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:02.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:02.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:13.0 mem=1246.8M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.125|   -5.604|-339.467| -687.284|    81.60%|   0:00:00.0| 1246.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.125|   -5.604|-339.467| -687.284|    81.60%|   0:00:08.0| 1246.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=1246.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.6 real=0:00:21.0 mem=1246.8M) ***
*** Starting refinePlace (0:14:25 mem=1246.8M) ***
Total net bbox length = 1.038e+06 (6.096e+05 4.284e+05) (ext = 3.134e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1246.8MB
Summary Report:
Instances move: 0 (out of 12737 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.038e+06 (6.096e+05 4.284e+05) (ext = 3.134e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1246.8MB
*** Finished refinePlace (0:14:25 mem=1246.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1246.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1246.8M) ***
** GigaOpt Optimizer WNS Slack -5.604 TNS Slack -687.284 Density 81.60
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:51.5 real=0:00:52.0 mem=1246.8M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -5.604
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.604 TNS Slack -687.284 Density 81.60
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.531|   -5.531|-686.106| -686.106|    81.62%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.496|   -5.496|-685.813| -685.813|    81.64%|   0:00:03.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.483|   -5.483|-685.361| -685.361|    81.64%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.483|   -5.483|-685.254| -685.254|    81.64%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.483|   -5.483|-684.996| -684.996|    81.65%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.482|   -5.482|-685.015| -685.015|    81.66%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.482|   -5.482|-684.984| -684.984|    81.67%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.482|   -5.482|-684.536| -684.536|    81.67%|   0:00:02.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
|  -5.482|   -5.482|-683.632| -683.632|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
|  -5.482|   -5.482|-683.353| -683.353|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.482|   -5.482|-683.165| -683.165|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.482|   -5.482|-682.511| -682.511|    81.69%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.482|   -5.482|-681.591| -681.591|    81.70%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.482|   -5.482|-681.509| -681.509|    81.69%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.482|   -5.482|-681.316| -681.316|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.482|   -5.482|-681.234| -681.234|    81.69%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.482|   -5.482|-681.149| -681.149|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.482|   -5.482|-680.888| -680.888|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
|  -5.482|   -5.482|-680.605| -680.605|    81.71%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
|  -5.482|   -5.482|-676.074| -676.074|    81.78%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
|  -5.482|   -5.482|-590.387| -590.387|    81.78%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
|  -5.482|   -5.482|-590.309| -590.309|    81.79%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
|  -5.482|   -5.482|-579.947| -579.947|    81.82%|   0:00:01.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
|  -5.482|   -5.482|-578.727| -578.727|    81.82%|   0:00:00.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.482|   -5.482|-575.938| -575.938|    81.85%|   0:00:01.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.482|   -5.482|-567.752| -567.752|    81.91%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-566.735| -566.735|    81.91%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-561.432| -561.432|    81.98%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-557.098| -557.098|    82.05%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-552.784| -552.784|    82.11%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-545.073| -545.073|    82.17%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-535.366| -535.366|    82.33%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-528.139| -528.139|    82.49%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-523.897| -523.897|    82.53%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-522.905| -522.905|    82.60%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-521.714| -521.714|    82.71%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-519.317| -519.317|    82.87%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-519.035| -519.035|    82.92%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-510.657| -510.657|    83.08%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-459.613| -459.613|    83.14%|   0:00:02.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-402.143| -402.143|    83.23%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-338.015| -338.015|    83.28%|   0:00:02.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-318.377| -318.377|    83.37%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-316.301| -316.301|    83.50%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-315.006| -315.006|    83.52%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-310.778| -310.778|    83.68%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-285.218| -285.218|    83.72%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -5.482|   -5.482|-277.465| -277.465|    83.81%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-276.474| -276.474|    83.83%|   0:00:03.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.482|   -5.482|-274.646| -274.646|    83.94%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-245.840| -245.840|    83.95%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-245.351| -245.351|    83.95%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.482|   -5.482|-237.492| -237.492|    84.17%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-233.576| -233.576|    84.28%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-229.952| -229.952|    84.35%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-228.785| -228.785|    84.36%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -5.482|   -5.482|-228.329| -228.329|    84.37%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -5.482|   -5.482|-224.979| -224.979|    84.40%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -5.482|   -5.482|-223.294| -223.294|    84.45%|   0:00:03.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-221.175| -221.175|    84.54%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-221.017| -221.017|    84.54%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-220.158| -220.158|    84.55%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-220.040| -220.040|    84.55%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-208.020| -208.020|    84.65%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-207.987| -207.987|    84.66%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-206.984| -206.984|    84.71%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-206.757| -206.757|    84.72%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-206.186| -206.186|    84.72%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.482|   -5.482|-201.174| -201.174|    84.84%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 8]/D                                               |
|  -5.482|   -5.482|-200.759| -200.759|    84.98%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 8]/D                                               |
|  -5.482|   -5.482|-200.678| -200.678|    84.98%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 8]/D                                               |
|  -5.482|   -5.482|-200.361| -200.361|    85.15%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 1]/D                                               |
|  -5.482|   -5.482|-200.357| -200.357|    85.26%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[9 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.482|   -5.482|-199.900| -199.900|    85.35%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -5.482|   -5.482|-199.705| -199.705|    85.42%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 13]/D                                              |
|  -5.482|   -5.482|-199.705| -199.705|    85.44%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.9 real=0:00:57.0 mem=1265.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:57.0 real=0:00:57.0 mem=1265.1M) ***
** GigaOpt Optimizer WNS Slack -5.482 TNS Slack -199.705 Density 85.44
*** Starting refinePlace (0:15:28 mem=1265.1M) ***
Total net bbox length = 1.068e+06 (6.241e+05 4.444e+05) (ext = 3.174e+04)
Density distribution unevenness ratio = 7.296%
Move report: Detail placement moves 7904 insts, mean move: 95.90 um, max move: 1244.80 um
	Max move on inst (t_op/FE_OFC725_u_inFIFO_n613): (1762.60, 421.20) --> (1479.80, 1383.20)
	Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 1265.1MB
Summary Report:
Instances move: 7904 (out of 13656 movable)
Instances flipped: 6
Mean displacement: 95.90 um
Max displacement: 1244.80 um (Instance: t_op/FE_OFC725_u_inFIFO_n613) (1762.6, 421.2) -> (1479.8, 1383.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
Total net bbox length = 2.160e+06 (1.123e+06 1.037e+06) (ext = 3.183e+04)
Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 1265.1MB
*** Finished refinePlace (0:15:50 mem=1265.1M) ***
*** maximum move = 1244.80 um ***
*** Finished re-routing un-routed nets (1265.1M) ***

*** Finish Physical Update (cpu=0:00:23.8 real=0:00:24.0 mem=1265.1M) ***
** GigaOpt Optimizer WNS Slack -10.243 TNS Slack -1417.658 Density 85.46
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -10.243|  -10.243|-1417.658|-1417.658|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -9.674|   -9.674|-1416.620|-1416.620|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -9.205|   -9.205|-1416.078|-1416.078|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -8.895|   -8.895|-1414.604|-1414.604|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -8.643|   -8.643|-1414.241|-1414.241|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -8.533|   -8.533|-1412.701|-1412.701|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -8.208|   -8.208|-1412.107|-1412.107|    85.46%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -8.070|   -8.070|-1411.898|-1411.898|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -7.938|   -7.938|-1404.677|-1404.677|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -7.644|   -7.644|-1404.366|-1404.366|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -7.553|   -7.553|-1402.838|-1402.838|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
|  -7.388|   -7.388|-1400.403|-1400.403|    85.45%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -7.285|   -7.285|-1399.500|-1399.500|    85.44%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -7.122|   -7.122|-1398.949|-1398.949|    85.44%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -6.957|   -6.957|-1399.157|-1399.157|    85.44%|   0:00:06.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
|  -6.907|   -6.907|-1388.592|-1388.592|    85.44%|   0:00:06.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -6.823|   -6.823|-1387.691|-1387.691|    85.44%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -6.788|   -6.788|-1380.889|-1380.889|    85.43%|   0:00:08.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -6.788|   -6.788|-1380.478|-1380.478|    85.43%|   0:00:08.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -6.788|   -6.788|-1380.478|-1380.478|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.6 real=0:00:32.0 mem=1284.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.592|   -6.788|-623.187|-1380.478|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_inFIFO/j_FIFO_reg[5]/D                      |
|  -3.257|   -6.788|-443.613|-1292.018|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_inFIFO/j_FIFO_reg[5]/D                      |
|  -3.132|   -6.788|-228.282|-1278.940|    85.42%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.132|   -6.788|-228.282|-1278.940|    85.42%|   0:00:33.0| 1284.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:33.5 real=0:00:33.0 mem=1284.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:05 mem=1284.2M) ***
** GigaOpt Optimizer WNS Slack -6.788 TNS Slack -1278.940 Density 85.42
*** Starting refinePlace (0:16:57 mem=1284.2M) ***
Total net bbox length = 2.148e+06 (1.118e+06 1.030e+06) (ext = 3.183e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1284.2MB
Summary Report:
Instances move: 0 (out of 13648 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.148e+06 (1.118e+06 1.030e+06) (ext = 3.183e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1284.2MB
*** Finished refinePlace (0:16:57 mem=1284.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1284.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1284.2M) ***
** GigaOpt Optimizer WNS Slack -6.788 TNS Slack -1278.940 Density 85.42
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:26 real=0:02:27 mem=1284.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -6.788  TNS Slack -1278.940 Density 85.42
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    85.42%|        -|  -6.788|-1278.940|   0:00:00.0| 1244.0M|
|    85.42%|        0|  -6.788|-1278.940|   0:00:00.0| 1244.0M|
|    84.74%|      219|  -6.788|-1255.588|   0:00:01.0| 1246.3M|
|    84.73%|        2|  -6.788|-1255.588|   0:00:00.0| 1246.3M|
|    83.07%|      984|  -6.774|-1243.332|   0:00:04.0| 1265.3M|
|    82.96%|       53|  -6.774|-1242.760|   0:00:01.0| 1265.3M|
|    82.96%|        1|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
|    82.96%|        0|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
|    82.96%|        0|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -6.774  TNS Slack -1242.760 Density 82.96
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
*** Starting refinePlace (0:17:04 mem=1265.3M) ***
Total net bbox length = 2.102e+06 (1.100e+06 1.002e+06) (ext = 3.183e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1265.3MB
Summary Report:
Instances move: 0 (out of 13396 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.102e+06 (1.100e+06 1.002e+06) (ext = 3.183e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1265.3MB
*** Finished refinePlace (0:17:04 mem=1265.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1265.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1265.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=1112.72M, totSessionCpu=0:17:04).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87206 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13931  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13888 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13888 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 46.02% H + 15.58% V. EstWL: 2.291653e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-14)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     996( 6.60%)     254( 1.68%)      40( 0.27%)       3( 0.02%)   ( 8.57%) 
[NR-eGR] Layer3    2412(14.75%)    1162( 7.11%)     160( 0.98%)       2( 0.01%)   (22.85%) 
[NR-eGR] Layer4     980( 6.11%)     310( 1.93%)       5( 0.03%)       0( 0.00%)   ( 8.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     4388( 8.28%)    1726( 3.26%)     205( 0.39%)       5( 0.01%)   (11.93%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 22.40% H + 8.22% V
[NR-eGR] Overflow after earlyGlobalRoute 41.69% H + 17.96% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.384612e+04um, number of vias: 43863
[NR-eGR] Layer2(MET2)(V) length: 6.508222e+05um, number of vias: 37482
[NR-eGR] Layer3(MET3)(H) length: 1.150223e+06um, number of vias: 5340
[NR-eGR] Layer4(MET4)(V) length: 4.910477e+05um, number of vias: 0
[NR-eGR] Total length: 2.375939e+06um, number of vias: 86685
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.897253e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1096.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.54 seconds
Extraction called for design 'top_io' of instances=13654 and nets=14377 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1093.973M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        336.33 |        337.67 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 336.33, normalized total congestion hotspot area = 337.67 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   578.80   369.20  1826.80  1721.20 |      337.67   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1165.34)
Total number of fetched objects 15764
End delay calculation. (MEM=1152.61 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1152.61 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   656|  2332|   -25.25|    68|    68|    -0.46|     0|     0|     0|     0|   -15.49| -3631.43|       0|       0|       0|  82.96|          |         |
|   226|   685|   -21.62|    22|    22|    -0.38|     0|     0|     0|     0|   -13.52| -2877.73|     182|     164|     206|  84.15|   0:01:24|  1301.4M|
|    64|   234|    -6.41|     7|     7|    -0.14|     0|     0|     0|     0|   -10.39| -2215.45|     111|      56|      62|  84.55| 0:00:47.0|  1301.4M|
|    11|    34|    -1.75|     0|     0|     0.00|     0|     0|     0|     0|   -10.12| -2114.66|      37|      10|      17|  84.62| 0:00:14.0|  1301.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the solution degraded timing.
*info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
*info:     3 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of the buffering solution introduces slack degradation or no slack gain.
*info:     3 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because no move is found.

*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.


*** Finish DRV Fixing (cpu=0:02:25 real=0:02:25 mem=1301.4M) ***

*** Starting refinePlace (0:19:34 mem=1317.4M) ***
Total net bbox length = 2.129e+06 (1.113e+06 1.016e+06) (ext = 3.183e+04)
Move report: Detail placement moves 2974 insts, mean move: 193.96 um, max move: 1363.00 um
	Max move on inst (t_op/U947): (1762.60, 421.20) --> (425.60, 447.20)
	Runtime: CPU: 0:00:17.4 REAL: 0:00:18.0 MEM: 1317.4MB
Summary Report:
Instances move: 2974 (out of 13956 movable)
Instances flipped: 2
Mean displacement: 193.96 um
Max displacement: 1363.00 um (Instance: t_op/U947) (1762.6, 421.2) -> (425.6, 447.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 2.818e+06 (1.392e+06 1.426e+06) (ext = 3.056e+04)
Runtime: CPU: 0:00:17.4 REAL: 0:00:18.0 MEM: 1317.4MB
*** Finished refinePlace (0:19:51 mem=1317.4M) ***
*** maximum move = 1363.00 um ***
*** Finished re-routing un-routed nets (1317.4M) ***

*** Finish Physical Update (cpu=0:00:18.8 real=0:00:19.0 mem=1317.4M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -4.937 -> -15.967 (bump = 11.03)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -23.270 TNS Slack -5043.462 Density 85.43
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -23.270|  -23.270|-5043.462|-5043.462|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -22.849|  -22.849|-5044.589|-5044.589|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -22.551|  -22.551|-5043.694|-5043.694|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -21.074|  -21.074|-5042.085|-5042.085|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.958|  -20.958|-5041.367|-5041.367|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.814|  -20.814|-5040.744|-5040.744|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.540|  -20.540|-5040.021|-5040.021|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.355|  -20.355|-5046.103|-5046.103|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -20.281|  -20.281|-5045.669|-5045.669|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -20.165|  -20.165|-5042.891|-5042.891|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -19.988|  -19.988|-5041.246|-5041.246|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -19.651|  -19.651|-5039.637|-5039.637|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -19.510|  -19.510|-5038.055|-5038.055|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -19.354|  -19.354|-5036.598|-5036.598|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -19.171|  -19.171|-5036.157|-5036.157|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -18.970|  -18.970|-5032.844|-5032.844|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.613|  -18.613|-5030.575|-5030.575|    85.43%|   0:00:08.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.510|  -18.510|-5018.535|-5018.535|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
| -18.154|  -18.154|-5015.114|-5015.114|    85.44%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.952|  -17.952|-5014.306|-5014.306|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -17.843|  -17.843|-5013.123|-5013.123|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -17.471|  -17.471|-5009.334|-5009.334|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.168|  -17.168|-4989.550|-4989.550|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.011|  -17.011|-4991.246|-4991.246|    85.43%|   0:00:03.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -16.715|  -16.715|-4989.016|-4989.016|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -16.631|  -16.631|-4988.166|-4988.166|    85.43%|   0:00:04.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.452|  -16.452|-4987.154|-4987.154|    85.42%|   0:00:07.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -16.277|  -16.277|-4985.294|-4985.294|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -16.194|  -16.194|-4982.462|-4982.462|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.118|  -16.118|-4977.145|-4977.145|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -15.820|  -15.820|-4975.645|-4975.645|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -15.736|  -15.736|-4964.979|-4964.979|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
| -15.676|  -15.676|-4961.071|-4961.071|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.589|  -15.589|-4958.144|-4958.144|    85.42%|   0:00:02.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.535|  -15.535|-4956.875|-4956.875|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.457|  -15.457|-4956.380|-4956.380|    85.41%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -15.388|  -15.388|-4950.120|-4950.120|    85.41%|   0:00:04.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.300|  -15.300|-4952.165|-4952.165|    85.41%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.212|  -15.212|-4947.049|-4947.049|    85.41%|   0:00:05.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.171|  -15.171|-4947.484|-4947.484|    85.41%|   0:00:16.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.171|  -15.171|-4947.232|-4947.232|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.171|  -15.171|-4947.232|-4947.232|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.0 real=0:00:58.0 mem=1317.4M) ***
Active Path Group: in2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -8.663|  -15.171|-1902.593|-4947.232|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -7.258|  -15.171|-1793.336|-4871.505|    85.41%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -6.929|  -15.171|-2023.588|-4922.249|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -6.409|  -15.171|-2023.068|-4921.729|    85.40%|   0:00:01.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -6.252|  -15.171|-2035.779|-4925.232|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -6.110|  -15.171|-1898.102|-4889.513|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -5.730|  -15.171|-1702.177|-4858.901|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -5.604|  -15.171|-1830.855|-4863.031|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -5.445|  -15.171|-1799.856|-4861.797|    85.41%|   0:00:01.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
|  -5.342|  -15.171|-1672.894|-4858.945|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -5.202|  -15.171|-1670.585|-4856.636|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
|  -4.797|  -15.171|-1501.839|-4894.060|    85.40%|   0:00:41.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
|  -4.716|  -15.171|-1457.384|-4886.895|    85.40%|   0:00:12.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
|  -4.417|  -15.171|-1438.096|-4880.983|    85.41%|   0:00:03.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -4.207|  -15.171|-1356.216|-4876.530|    85.41%|   0:00:02.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[37][0]/E                    |
|  -4.083|  -15.171|-1354.117|-4875.417|    85.41%|   0:00:11.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -4.035|  -15.171|-1436.179|-4952.447|    85.41%|   0:00:03.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
|  -3.915|  -15.171|-1426.317|-4970.003|    85.40%|   0:00:26.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[21][0]/E                    |
|  -3.876|  -15.171|-1410.232|-4949.928|    85.40%|   0:00:21.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][1]/E                    |
|  -3.795|  -15.171|-1405.028|-4944.725|    85.40%|   0:00:01.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.795|  -15.171|-1404.941|-4944.639|    85.40%|   0:00:06.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.795|  -15.171|-1404.941|-4944.639|    85.40%|   0:00:01.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:09 real=0:02:09 mem=1397.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=1397.2M) ***
** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.40
*** Starting refinePlace (0:23:04 mem=1397.2M) ***
Total net bbox length = 2.799e+06 (1.386e+06 1.413e+06) (ext = 2.997e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1397.2MB
Summary Report:
Instances move: 0 (out of 13953 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.799e+06 (1.386e+06 1.413e+06) (ext = 2.997e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1397.2MB
*** Finished refinePlace (0:23:04 mem=1397.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1397.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1397.2M) ***
** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.46
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:07 real=0:03:07 mem=1397.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -4.937 -> -9.483 (bump = 4.546)
Begin: GigaOpt nonLegal postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.46
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -15.171|  -15.171|-4944.639|-4944.639|    85.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.090|  -15.090|-4930.816|-4930.816|    85.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
| -14.909|  -14.909|-4927.469|-4927.469|    85.51%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.759|  -14.759|-4923.248|-4923.248|    85.52%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -14.613|  -14.613|-4916.561|-4916.561|    85.54%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.358|  -14.358|-4915.146|-4915.146|    85.56%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -14.276|  -14.276|-4892.616|-4892.616|    85.61%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -14.268|  -14.268|-4882.813|-4882.813|    85.62%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -14.138|  -14.138|-4881.342|-4881.342|    85.67%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -13.973|  -13.973|-4876.091|-4876.091|    85.67%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -13.784|  -13.784|-4851.534|-4851.534|    85.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -13.639|  -13.639|-4850.547|-4850.547|    85.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -13.513|  -13.513|-4849.632|-4849.632|    85.70%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
| -13.326|  -13.326|-4842.591|-4842.591|    85.71%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -13.248|  -13.248|-4837.668|-4837.668|    85.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -13.115|  -13.115|-4837.269|-4837.269|    85.75%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -12.996|  -12.996|-4838.251|-4838.251|    85.76%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -12.869|  -12.869|-4834.220|-4834.220|    85.77%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -12.797|  -12.797|-4829.921|-4829.921|    85.80%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -12.719|  -12.719|-4815.974|-4815.974|    85.81%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -12.368|  -12.368|-4813.199|-4813.199|    85.82%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
| -12.276|  -12.276|-4810.746|-4810.746|    85.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -12.089|  -12.089|-4803.847|-4803.847|    85.84%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -11.989|  -11.989|-4802.453|-4802.453|    85.85%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -11.874|  -11.874|-4790.989|-4790.989|    85.88%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -11.702|  -11.702|-4783.070|-4783.070|    85.90%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -11.511|  -11.511|-4770.893|-4770.893|    85.93%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -11.424|  -11.424|-4769.373|-4769.373|    85.94%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -11.346|  -11.346|-4764.022|-4764.022|    85.96%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -11.238|  -11.238|-4746.956|-4746.956|    85.98%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -11.158|  -11.158|-4664.808|-4664.808|    85.99%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -11.076|  -11.076|-4657.711|-4657.711|    86.02%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.965|  -10.965|-4657.057|-4657.057|    86.02%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
| -10.829|  -10.829|-4652.595|-4652.595|    86.04%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
| -10.748|  -10.748|-4643.749|-4643.749|    86.08%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.590|  -10.590|-4637.115|-4637.115|    86.11%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -10.517|  -10.517|-4629.996|-4629.996|    86.16%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -10.413|  -10.413|-4622.201|-4622.201|    86.18%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -10.334|  -10.334|-4616.029|-4616.029|    86.20%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -10.258|  -10.258|-4610.793|-4610.793|    86.22%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -10.160|  -10.160|-4610.725|-4610.725|    86.26%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[18]/D                           |
| -10.033|  -10.033|-4603.637|-4603.637|    86.30%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -9.949|   -9.949|-4596.851|-4596.851|    86.32%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
|  -9.828|   -9.828|-4588.278|-4588.278|    86.36%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -9.738|   -9.738|-4584.039|-4584.039|    86.39%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -9.663|   -9.663|-4580.667|-4580.667|    86.42%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -9.582|   -9.582|-4576.866|-4576.866|    86.45%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[9]/D                            |
|  -9.507|   -9.507|-4515.166|-4515.166|    86.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -9.409|   -9.409|-4510.081|-4510.081|    86.49%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -9.330|   -9.330|-4499.775|-4499.775|    86.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
|  -9.206|   -9.206|-4483.887|-4483.887|    86.61%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -9.203|   -9.203|-4472.701|-4472.701|    86.68%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -9.126|   -9.126|-4472.120|-4472.120|    86.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
|  -9.045|   -9.045|-4465.617|-4465.617|    86.71%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -8.979|   -8.979|-4453.111|-4453.111|    86.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -8.893|   -8.893|-4452.419|-4452.419|    86.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
|  -8.800|   -8.800|-4438.120|-4438.120|    86.76%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
|  -8.694|   -8.694|-4435.516|-4435.516|    86.78%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -8.602|   -8.602|-4429.181|-4429.181|    86.80%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 8]/D                                               |
|  -8.521|   -8.521|-4409.334|-4409.334|    86.81%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -8.448|   -8.448|-4405.546|-4405.546|    86.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -8.346|   -8.346|-4378.758|-4378.758|    86.87%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -8.297|   -8.297|-4366.883|-4366.883|    86.90%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -8.224|   -8.224|-4357.637|-4357.637|    86.92%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -8.124|   -8.124|-4344.345|-4344.345|    86.95%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -8.052|   -8.052|-4313.176|-4313.176|    86.97%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[9]/D                            |
|  -7.975|   -7.975|-4289.575|-4289.575|    87.00%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -7.891|   -7.891|-4273.894|-4273.894|    87.03%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.889|   -7.889|-4265.853|-4265.853|    87.11%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -7.814|   -7.814|-4265.717|-4265.717|    87.16%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
|  -7.789|   -7.789|-4251.538|-4251.538|    87.18%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -7.714|   -7.714|-4249.891|-4249.891|    87.20%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
|  -7.643|   -7.643|-4234.177|-4234.177|    87.23%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.615|   -7.615|-4217.882|-4217.882|    87.26%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -7.544|   -7.544|-4204.903|-4204.903|    87.27%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -7.491|   -7.491|-4198.299|-4198.299|    87.29%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -7.420|   -7.420|-4181.629|-4181.629|    87.30%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -7.355|   -7.355|-4054.781|-4054.781|    87.34%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|  -7.346|   -7.346|-4041.863|-4041.863|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -7.300|   -7.300|-4041.823|-4041.823|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -7.225|   -7.225|-4032.508|-4032.508|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
|  -7.151|   -7.151|-4026.774|-4026.774|    87.41%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
|  -7.084|   -7.084|-4013.448|-4013.448|    87.44%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
|  -7.072|   -7.072|-3999.012|-3999.012|    87.49%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -7.010|   -7.010|-3998.674|-3998.674|    87.50%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
|  -6.975|   -6.975|-3994.704|-3994.704|    87.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -6.937|   -6.937|-3990.628|-3990.628|    87.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -6.923|   -6.923|-3987.378|-3987.378|    87.57%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -6.922|   -6.922|-3984.632|-3984.632|    87.59%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.892|   -6.892|-3983.894|-3983.894|    87.59%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.860|   -6.860|-3982.188|-3982.188|    87.65%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -6.824|   -6.824|-3979.787|-3979.787|    87.67%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
|  -6.807|   -6.807|-3965.861|-3965.861|    87.70%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -6.732|   -6.732|-3957.614|-3957.614|    87.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
|  -6.698|   -6.698|-3950.404|-3950.404|    87.77%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.687|   -6.687|-3948.202|-3948.202|    87.79%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.687|   -6.687|-3947.793|-3947.793|    87.80%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.687|   -6.687|-3947.010|-3947.010|    87.82%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.687|   -6.687|-3946.928|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
|  -6.687|   -6.687|-3946.928|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1397.2M) ***
Active Path Group: in2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.795|   -6.687|-1389.041|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.776|   -6.687|-1253.459|-3802.006|    87.85%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.776|   -6.687|-1262.826|-3805.053|    87.86%|   0:00:01.0| 1416.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1416.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=1416.3M) ***
** GigaOpt Optimizer WNS Slack -6.687 TNS Slack -3805.053 Density 87.86
*** Starting refinePlace (0:23:16 mem=1416.3M) ***
Total net bbox length = 2.808e+06 (1.389e+06 1.419e+06) (ext = 2.997e+04)
Density distribution unevenness ratio = 5.928%
Move report: Detail placement moves 6207 insts, mean move: 142.20 um, max move: 1541.00 um
	Max move on inst (t_op/U985): (1762.60, 447.20) --> (1209.60, 1435.20)
	Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 1416.3MB
Summary Report:
Instances move: 6207 (out of 14267 movable)
Instances flipped: 1
Mean displacement: 142.20 um
Max displacement: 1541.00 um (Instance: t_op/U985) (1762.6, 447.2) -> (1209.6, 1435.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 3.736e+06 (1.745e+06 1.992e+06) (ext = 2.820e+04)
Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 1416.3MB
*** Finished refinePlace (0:23:44 mem=1416.3M) ***
*** maximum move = 1541.00 um ***
*** Finished re-routing un-routed nets (1416.3M) ***

*** Finish Physical Update (cpu=0:00:29.1 real=0:00:29.0 mem=1416.3M) ***
** GigaOpt Optimizer WNS Slack -30.834 TNS Slack -7537.238 Density 87.86
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -30.834|  -30.834|-7537.238|-7537.238|    87.86%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -29.975|  -29.975|-7523.994|-7523.994|    87.85%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -29.673|  -29.673|-7521.538|-7521.538|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -29.501|  -29.501|-7521.366|-7521.366|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -28.833|  -28.833|-7520.698|-7520.698|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -28.622|  -28.622|-7520.488|-7520.488|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -28.240|  -28.240|-7520.105|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -28.240|  -28.240|-7520.105|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1416.3M) ***
Active Path Group: in2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -11.788|  -28.240|-2136.773|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
| -11.198|  -28.240|-2105.934|-7519.921|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
| -11.198|  -28.240|-2105.934|-7519.921|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1416.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1416.3M) ***
*** Starting refinePlace (0:23:46 mem=1416.3M) ***
Total net bbox length = 3.734e+06 (1.744e+06 1.990e+06) (ext = 2.820e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.3MB
Summary Report:
Instances move: 0 (out of 14265 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.734e+06 (1.744e+06 1.990e+06) (ext = 2.820e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.3MB
*** Finished refinePlace (0:23:46 mem=1416.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1416.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1416.3M) ***
** GigaOpt Optimizer WNS Slack -28.240 TNS Slack -7519.921 Density 87.84
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:38.3 real=0:00:38.0 mem=1416.3M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1242.660 -> -7519.821
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -28.240 TNS Slack -7519.921 Density 87.84
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -28.240|  -28.240|-7519.921|-7519.921|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -28.240|  -28.240|-7517.183|-7517.183|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -26.863|  -26.863|-7511.864|-7511.864|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -25.965|  -25.965|-7511.642|-7511.642|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -25.965|  -25.965|-7508.417|-7508.417|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -25.668|  -25.668|-7504.169|-7504.169|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -25.052|  -25.052|-7502.788|-7502.788|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -25.052|  -25.052|-7501.877|-7501.877|    87.83%|   0:00:01.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.985|  -24.985|-7501.227|-7501.227|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.985|  -24.985|-7500.090|-7500.090|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.985|  -24.985|-7499.516|-7499.516|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.985|  -24.985|-7499.405|-7499.405|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.985|  -24.985|-7498.927|-7498.927|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.985|  -24.985|-7498.773|-7498.773|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.985|  -24.985|-7492.356|-7492.356|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.985|  -24.985|-7488.302|-7488.302|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.985|  -24.985|-7472.834|-7472.834|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.985|  -24.985|-7465.945|-7465.945|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.985|  -24.985|-7455.657|-7455.657|    87.82%|   0:00:01.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.985|  -24.985|-7454.727|-7454.727|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.985|  -24.985|-7453.616|-7453.616|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.985|  -24.985|-7452.141|-7452.141|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.985|  -24.985|-7445.854|-7445.854|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.985|  -24.985|-7441.021|-7441.021|    87.83%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.985|  -24.985|-7434.110|-7434.110|    87.81%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.631|  -24.631|-7430.668|-7430.668|    87.81%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
| -24.631|  -24.631|-7429.547|-7429.547|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
| -24.631|  -24.631|-7427.991|-7427.991|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
| -24.631|  -24.631|-7421.702|-7421.702|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7421.320|-7421.320|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7419.317|-7419.317|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[13]/D                           |
| -24.504|  -24.504|-7419.171|-7419.171|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.504|  -24.504|-7414.225|-7414.225|    87.80%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -24.504|  -24.504|-7413.328|-7413.328|    87.80%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 1]/D                                               |
| -24.504|  -24.504|-7410.325|-7410.325|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.504|  -24.504|-7406.192|-7406.192|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -24.504|  -24.504|-7405.325|-7405.325|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -24.504|  -24.504|-7383.137|-7383.137|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
| -24.504|  -24.504|-7381.625|-7381.625|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
| -24.504|  -24.504|-7380.594|-7380.594|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
| -24.504|  -24.504|-7377.509|-7377.509|    87.81%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -24.504|  -24.504|-7370.735|-7370.735|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[6]/D                            |
| -24.504|  -24.504|-7369.912|-7369.912|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[6]/D                            |
| -24.504|  -24.504|-7243.524|-7243.524|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[8]/D                            |
| -24.504|  -24.504|-7243.501|-7243.501|    87.82%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[8]/D                            |
| -24.504|  -24.504|-7239.400|-7239.400|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[18]/D                           |
| -24.504|  -24.504|-7238.788|-7238.788|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.504|  -24.504|-7234.509|-7234.509|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[11]/D                           |
| -24.504|  -24.504|-7233.275|-7233.275|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[11]/D                           |
| -24.504|  -24.504|-7230.645|-7230.645|    87.83%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[11]/D                           |
| -24.504|  -24.504|-7174.574|-7174.574|    87.84%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
| -24.504|  -24.504|-7172.583|-7172.583|    87.84%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
| -24.504|  -24.504|-7172.192|-7172.192|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
| -24.504|  -24.504|-7169.241|-7169.241|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
| -24.504|  -24.504|-7155.425|-7155.425|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7151.507|-7151.507|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7151.360|-7151.360|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7151.063|-7151.063|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7148.435|-7148.435|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[10]/D                           |
| -24.504|  -24.504|-7146.193|-7146.193|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -24.504|  -24.504|-7145.856|-7145.856|    87.83%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -24.504|  -24.504|-7143.200|-7143.200|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7140.605|-7140.605|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[4]/D                            |
| -24.504|  -24.504|-7138.200|-7138.200|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[7][2]/E                     |
| -24.504|  -24.504|-7137.837|-7137.837|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[7][2]/E                     |
| -24.504|  -24.504|-7134.552|-7134.552|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7133.156|-7133.156|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[16]/D                           |
| -24.504|  -24.504|-7129.859|-7129.859|    87.85%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[17]/D                           |
| -24.504|  -24.504|-7127.553|-7127.553|    87.85%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7117.178|-7117.178|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
| -24.504|  -24.504|-7113.809|-7113.809|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/o_sinQ_reg[0]/E                       |
| -24.504|  -24.504|-7109.241|-7109.241|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7107.478|-7107.478|    87.86%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[11 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7100.593|-7100.593|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[12]/D                           |
| -24.504|  -24.504|-7097.066|-7097.066|    87.86%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7091.148|-7091.148|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[5]/D                            |
| -24.504|  -24.504|-7089.709|-7089.709|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[5]/D                            |
| -24.504|  -24.504|-7088.429|-7088.429|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7080.399|-7080.399|    87.84%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7071.815|-7071.815|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[51][0]/E                    |
| -24.504|  -24.504|-7067.247|-7067.247|    87.85%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[15][1]/E                    |
| -24.504|  -24.504|-7066.176|-7066.176|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[37][0]/E                    |
| -24.504|  -24.504|-7063.950|-7063.950|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.504|  -24.504|-7063.888|-7063.888|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-7054.021|-7054.021|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[119][2]/E                   |
| -24.485|  -24.485|-7043.569|-7043.569|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 7]/D                                               |
| -24.485|  -24.485|-7043.254|-7043.254|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 7]/D                                               |
| -24.485|  -24.485|-7042.869|-7042.869|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 7]/D                                               |
| -24.485|  -24.485|-7042.492|-7042.492|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 7]/D                                               |
| -24.485|  -24.485|-7015.347|-7015.347|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[41][1]/E                    |
| -24.485|  -24.485|-7014.421|-7014.421|    87.84%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[11][2]/E                    |
| -24.485|  -24.485|-7013.826|-7013.826|    87.84%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[11][2]/E                    |
| -24.485|  -24.485|-7004.439|-7004.439|    87.85%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-7004.168|-7004.168|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[9] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6996.256|-6996.256|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
| -24.485|  -24.485|-6995.868|-6995.868|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
| -24.485|  -24.485|-6995.524|-6995.524|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
| -24.485|  -24.485|-6993.750|-6993.750|    87.85%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[6]/D     |
| -24.485|  -24.485|-6963.551|-6963.551|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[116][2]/E                   |
| -24.485|  -24.485|-6956.820|-6956.820|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_coder/sin_was_positiveI_reg/D               |
| -24.485|  -24.485|-6956.421|-6956.421|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_coder/sin_was_positiveI_reg/D               |
| -24.485|  -24.485|-6945.597|-6945.597|    87.86%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
| -24.485|  -24.485|-6941.855|-6941.855|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
| -24.485|  -24.485|-6937.245|-6937.245|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
| -24.485|  -24.485|-6936.969|-6936.969|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
| -24.485|  -24.485|-6932.422|-6932.422|    87.88%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[110][2]/E                   |
| -24.485|  -24.485|-6906.593|-6906.593|    87.88%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
| -24.485|  -24.485|-6905.924|-6905.924|    87.88%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
| -24.485|  -24.485|-6905.597|-6905.597|    87.88%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
| -24.485|  -24.485|-6896.545|-6896.545|    87.89%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
| -24.485|  -24.485|-6891.351|-6891.351|    87.89%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[6 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6890.950|-6890.950|    87.90%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[6 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6887.914|-6887.914|    87.90%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[103][2]/E                   |
| -24.485|  -24.485|-6862.269|-6862.269|    87.89%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[8] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6844.055|-6844.055|    87.89%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
| -24.485|  -24.485|-6843.684|-6843.684|    87.89%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
| -24.485|  -24.485|-6839.829|-6839.829|    87.90%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
| -24.485|  -24.485|-6836.884|-6836.884|    87.90%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[2]/D                  |
| -24.485|  -24.485|-6749.823|-6749.823|    87.91%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[62][3]/E                    |
| -24.485|  -24.485|-6749.721|-6749.721|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[62][3]/E                    |
| -24.485|  -24.485|-6737.231|-6737.231|    87.90%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigRDCOUNT_reg[4]/D                  |
| -24.485|  -24.485|-6725.692|-6725.692|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigRDCOUNT_reg[0]/D                  |
| -24.485|  -24.485|-6715.893|-6715.893|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/j_FIFO_reg[1]/D                      |
| -24.485|  -24.485|-6694.882|-6694.882|    87.91%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6641.559|-6641.559|    87.90%|   0:00:01.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[35][0]/E                    |
| -24.485|  -24.485|-6641.232|-6641.232|    87.90%|   0:00:00.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[35][0]/E                    |
| -24.485|  -24.485|-6635.245|-6635.245|    87.91%|   0:00:00.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[7] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6597.923|-6597.923|    87.91%|   0:00:01.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6594.734|-6594.734|    87.91%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6589.202|-6589.202|    87.92%|   0:00:01.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[127][3]/E                   |
| -24.485|  -24.485|-6588.643|-6588.643|    87.92%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[127][3]/E                   |
| -24.485|  -24.485|-6572.366|-6572.366|    87.92%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[6 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6566.449|-6566.449|    87.93%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[7] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6566.150|-6566.150|    87.93%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
| -24.485|  -24.485|-6565.525|-6565.525|    87.93%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
| -24.485|  -24.485|-6555.407|-6555.407|    87.93%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[0][0]/E                     |
| -24.485|  -24.485|-6553.057|-6553.057|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/j_FIFO_reg[2]/D                      |
| -24.485|  -24.485|-6539.534|-6539.534|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
| -24.485|  -24.485|-6539.262|-6539.262|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
| -24.485|  -24.485|-6537.910|-6537.910|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
| -24.485|  -24.485|-6530.430|-6530.430|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[3]/D     |
| -24.485|  -24.485|-6521.972|-6521.972|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.485|  -24.485|-6520.683|-6520.683|    87.95%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -24.485|  -24.485|-6508.975|-6508.975|    87.95%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6507.383|-6507.383|    87.96%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6494.945|-6494.945|    87.96%|   0:00:01.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[88][0]/E                    |
| -24.485|  -24.485|-6491.536|-6491.536|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[88][0]/E                    |
| -24.485|  -24.485|-6485.433|-6485.433|    87.96%|   0:00:01.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_cordic/mycordic/present_Q_table_reg[6][7]/D |
| -24.485|  -24.485|-6475.549|-6475.549|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[6] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6473.833|-6473.833|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[5]/D                            |
| -24.485|  -24.485|-6466.504|-6466.504|    87.96%|   0:00:01.0| 1355.6M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[2]/D         |
| -24.485|  -24.485|-6462.375|-6462.375|    87.97%|   0:00:01.0| 1355.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |         |         |          |            |        |              |         | 11]/D                                              |
| -24.485|  -24.485|-6461.791|-6461.791|    87.97%|   0:00:00.0| 1355.6M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/Q_if_buff_reg[3]/D         |
| -24.485|  -24.485|-6454.396|-6454.396|    87.97%|   0:00:01.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[70][1]/E                    |
| -24.485|  -24.485|-6450.257|-6450.257|    87.98%|   0:00:01.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_cdr/cnt_in_reg[1]/D                         |
| -24.485|  -24.485|-6449.634|-6449.634|    87.98%|   0:00:00.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_cdr/cnt_in_reg[1]/D                         |
| -24.485|  -24.485|-6446.402|-6446.402|    87.99%|   0:00:01.0| 1352.8M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
| -24.485|  -24.485|-6445.191|-6445.191|    87.99%|   0:00:00.0| 1352.8M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
| -24.485|  -24.485|-6442.525|-6442.525|    87.99%|   0:00:00.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6407.412|-6407.412|    87.99%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[4] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6367.517|-6367.517|    87.99%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[5 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6362.271|-6362.271|    88.00%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_inFIFO/i_FIFO_reg[6]/D                      |
| -24.485|  -24.485|-6349.311|-6349.311|    88.00%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[5 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6348.478|-6348.478|    88.00%|   0:00:00.0| 1349.9M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[10][2]/D                   |
| -24.485|  -24.485|-6310.016|-6310.016|    88.01%|   0:00:02.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[6] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6305.266|-6305.266|    88.01%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[6] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6302.089|-6302.089|    88.01%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[12]/D                           |
| -24.485|  -24.485|-6270.695|-6270.695|    88.02%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[11]/D                           |
| -24.485|  -24.485|-6270.260|-6270.260|    88.02%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[11]/D                           |
| -24.485|  -24.485|-6269.070|-6269.070|    88.03%|   0:00:01.0| 1337.1M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[101][3]/D                  |
| -24.485|  -24.485|-6265.086|-6265.086|    88.03%|   0:00:00.0| 1337.1M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[96][1]/D                   |
| -24.485|  -24.485|-6260.652|-6260.652|    88.04%|   0:00:02.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[78][1]/D                   |
| -24.485|  -24.485|-6252.592|-6252.592|    88.04%|   0:00:00.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[76][1]/D                   |
| -24.485|  -24.485|-6252.342|-6252.342|    88.04%|   0:00:01.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[76][1]/D                   |
| -24.485|  -24.485|-6250.300|-6250.300|    88.05%|   0:00:00.0| 1329.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -24.485|  -24.485|-6250.178|-6250.178|    88.05%|   0:00:00.0| 1329.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 0]/D                                               |
| -24.485|  -24.485|-6247.401|-6247.401|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6247.326|-6247.326|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -24.485|  -24.485|-6243.099|-6243.099|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
| -24.485|  -24.485|-6242.576|-6242.576|    88.05%|   0:00:00.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
| -24.485|  -24.485|-6242.460|-6242.460|    88.05%|   0:00:00.0| 1285.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
| -24.485|  -24.485|-6238.284|-6238.284|    88.06%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f2/o_Q_reg/D                       |
| -24.485|  -24.485|-6237.899|-6237.899|    88.06%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f2/o_Q_reg/D                       |
| -24.485|  -24.485|-6221.376|-6221.376|    88.06%|   0:00:01.0| 1304.9M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[15][1]/D                   |
| -24.485|  -24.485|-6220.326|-6220.326|    88.06%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6220.127|-6220.127|    88.07%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6210.716|-6210.716|    88.07%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6209.608|-6209.608|    88.08%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6208.934|-6208.934|    88.08%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6208.813|-6208.813|    88.08%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6208.618|-6208.618|    88.09%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[2] |
|        |         |         |         |          |            |        |              |         | /D                                                 |
| -24.485|  -24.485|-6208.618|-6208.618|    88.09%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=1304.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=1304.9M) ***
** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6208.618 Density 88.09
*** Starting refinePlace (0:25:00 mem=1304.9M) ***
Total net bbox length = 3.716e+06 (1.735e+06 1.980e+06) (ext = 2.817e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
Summary Report:
Instances move: 0 (out of 14323 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.716e+06 (1.735e+06 1.980e+06) (ext = 2.817e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
*** Finished refinePlace (0:25:00 mem=1304.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1304.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1304.9M) ***
** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6211.964 Density 88.70
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:10 real=0:01:10 mem=1304.9M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -4.937 -> -16.837 (bump = 11.9)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 440 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6211.964 Density 88.70
Active Path Group: in2reg reg2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
| -24.485|  -24.485|-6211.964|-6211.964|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -23.472|  -23.472|-6210.950|-6210.950|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -21.786|  -21.786|-6209.265|-6209.265|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -21.372|  -21.372|-6208.851|-6208.851|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.880|  -20.880|-6208.359|-6208.359|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -20.631|  -20.631|-6208.109|-6208.109|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -19.584|  -19.584|-6207.062|-6207.062|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -19.447|  -19.447|-6203.391|-6203.391|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.781|  -18.781|-6202.726|-6202.726|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.692|  -18.692|-6202.395|-6202.395|    88.70%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.604|  -18.604|-6202.290|-6202.290|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -18.533|  -18.533|-6202.275|-6202.275|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.987|  -17.987|-6198.116|-6198.116|    88.70%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.791|  -17.791|-6195.425|-6195.425|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.269|  -17.269|-6192.545|-6192.545|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -17.137|  -17.137|-6191.699|-6191.699|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.513|  -16.513|-6200.231|-6200.231|    88.69%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.380|  -16.380|-6222.336|-6222.336|    88.69%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.127|  -16.127|-6221.311|-6221.311|    88.70%|   0:00:07.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -16.015|  -16.015|-6220.449|-6220.449|    88.70%|   0:00:08.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -15.368|  -15.368|-6218.097|-6218.097|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.265|  -15.265|-6209.216|-6209.216|    88.67%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -15.164|  -15.164|-6209.143|-6209.143|    88.67%|   0:00:09.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 2]/D                                               |
| -14.981|  -14.981|-6207.936|-6207.936|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
| -14.835|  -14.835|-6203.570|-6203.570|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.766|  -14.766|-6187.566|-6187.566|    88.67%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.611|  -14.611|-6187.291|-6187.291|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[13]/D                           |
| -14.534|  -14.534|-6199.387|-6199.387|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -14.442|  -14.442|-6177.364|-6177.364|    88.65%|   0:00:05.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -14.367|  -14.367|-6170.473|-6170.473|    88.65%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.294|  -14.294|-6170.399|-6170.399|    88.65%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.248|  -14.248|-6150.425|-6150.425|    88.65%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.170|  -14.170|-6164.584|-6164.584|    88.63%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -14.088|  -14.088|-6164.771|-6164.771|    88.63%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -14.008|  -14.008|-6148.858|-6148.858|    88.63%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -13.918|  -13.918|-6125.828|-6125.828|    88.61%|   0:00:05.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.895|  -13.895|-6125.835|-6125.835|    88.62%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.813|  -13.813|-6125.692|-6125.692|    88.62%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.727|  -13.727|-6128.099|-6128.099|    88.61%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -13.656|  -13.656|-6119.962|-6119.962|    88.61%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.568|  -13.568|-6118.073|-6118.073|    88.62%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.498|  -13.498|-6117.734|-6117.734|    88.62%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 4]/D                                               |
| -13.398|  -13.398|-6121.155|-6121.155|    88.59%|   0:00:19.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -13.318|  -13.318|-6121.119|-6121.119|    88.59%|   0:00:03.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |         |         |          |            |        |              |         | 3]/D                                               |
| -13.316|  -13.316|-6116.933|-6116.933|    88.58%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
| -13.316|  -13.316|-6116.933|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
|        |         |         |         |          |            |        |              |         | ]/D                                                |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***
Active Path Group: in2reg  
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -8.496|  -13.316|-1480.910|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
|  -7.651|  -13.316|-1444.111|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
|  -6.991|  -13.316|-1405.416|-6114.625|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
|  -6.991|  -13.316|-1405.416|-6114.626|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
+--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1304.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***
** GigaOpt Optimizer WNS Slack -13.316 TNS Slack -6114.626 Density 88.58
*** Starting refinePlace (0:26:26 mem=1304.9M) ***
Total net bbox length = 3.683e+06 (1.727e+06 1.956e+06) (ext = 2.817e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
Summary Report:
Instances move: 0 (out of 14316 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.683e+06 (1.727e+06 1.956e+06) (ext = 2.817e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
*** Finished refinePlace (0:26:26 mem=1304.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1304.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1304.9M) ***
** GigaOpt Optimizer WNS Slack -13.316 TNS Slack -6113.361 Density 88.61
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 36.568%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1285.9M)
No multi-vt cells found. Aborting this optimization step

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=14574 and nets=15295 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1127.863M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=91838 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=14849  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 14806 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14806 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 111.90% H + 74.66% V. EstWL: 3.953352e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-6)          (7-13)         (14-19)         (20-26)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2    1869(12.39%)    1312( 8.69%)     257( 1.70%)      11( 0.07%)   (22.86%) 
[NR-eGR] Layer3    2816(17.22%)    2910(17.80%)     891( 5.45%)      44( 0.27%)   (40.74%) 
[NR-eGR] Layer4    1533( 9.55%)    1697(10.58%)     264( 1.65%)      51( 0.32%)   (22.09%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total     6218(11.74%)    5919(11.18%)    1412( 2.67%)     106( 0.20%)   (25.78%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 39.63% H + 22.60% V
[NR-eGR] Overflow after earlyGlobalRoute 107.40% H + 77.56% V
[NR-eGR] End Peak syMemory usage = 1176.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.46 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |        487.78 |        487.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 487.78, normalized total congestion hotspot area = 487.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   526.80   369.20  1826.80  1825.20 |      487.78   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1191.02)
Total number of fetched objects 16682
End delay calculation. (MEM=1198.11 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1198.11 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:26:30 mem=1198.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:16:18, real = 0:16:19, mem = 932.4M, totSessionCpu=0:26:30 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -13.315 | -13.315 | -6.991  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):| -6113.2 | -5445.6 | -1405.4 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|  1481   |  1023   |   911   |   N/A   |   N/A   |    0    |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     88 (88)      |   -0.461   |     89 (89)      |
|   max_tran     |    663 (1304)    |  -25.995   |    663 (1304)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.612%
Routing Overflow: 107.40% H and 77.56% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:19, real = 0:16:19, mem = 932.9M, totSessionCpu=0:26:31 **
*** Finished optDesign ***
<CMD> pan -172.053 -141.944
<CMD> pan -503.024 132.493
<CMD> pan 450.970 30.340
<CMD> pan -335.125 -24.824
<CMD> pan -39.994 -19.307
<CMD> pan 91.419 -4.678
<CMD> pan -18.847 -4.472
<CMD> pan 60.983 526.818
<CMD> pan -148.221 -37.266
<CMD> pan 17.787 -218.519
<CMD> pan -7.847 -11.770
<CMD> pan 22.893 -1.654
<CMD> pan 19.486 3.513
<CMD> pan -19.969 5.837
<CMD> pan -26.312 96.707
<CMD> pan 12.240 175.024
<CMD> pan 0.000 -70.752
<CMD> pan -5.979 -36.871
<CMD> pan -14.947 -53.811
<CMD> pan -491.663 -55.170
<CMD> pan -356.983 -100.604
<CMD> pan -64.268 65.019
<CMD> pan -91.679 -19.931
<CMD> pan -77.729 -17.938
<CMD> pan -208.688 -17.747
<CMD> pan -152.997 -14.687
<CMD> pan -87.514 -168.908
<CMD> pan -11.627 -173.804
<CMD> pan 10.404 -170.133
<CMD> pan -1.224 -179.924
<CMD> pan 1.224 -103.426
<CMD> pan 75.275 -171.357
<CMD> pan 8.568 -69.155
<CMD> pan -28.152 -247.244
<CMD> pan 54.215 -61.127
<CMD> pan 391.713 -56.550
<CMD> pan 362.749 -8.276
<CMD> pan 266.199 4.137
<CMD> pan 169.198 -15.840
<CMD> pan 167.038 1.440
<CMD> pan 107.278 12.960
<CMD> pan 192.237 203.037
<CMD> pan -34.560 143.999
<CMD> pan -111.599 190.078
<CMD> pan -696.313 -180.296
<CMD> pan -124.602 -21.407
<CMD> pan -408.955 -19.474
<CMD> pan -597.205 -16.228
<CMD> pan -95.180 -209.671
<CMD> pan -16.915 -89.083
<CMD> pan -18.794 -150.352
<CMD> pan -0.752 -102.239
<CMD> pan 115.395 42.850
<CMD> pan 91.715 95.849
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin t_op/u_decoder/fir_filter/Q_data_add_3_
buff_reg[14]/C 
Endpoint:   t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14]/D (^) checked 
with  leading edge of 'inClock'
Beginpoint: t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3]/Q  (^) triggered 
by  leading edge of 'inClock'
Path Groups: {reg2reg}
Analysis View: setup_func_max
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.977
- Arrival Time                 23.292
= Slack Time                  -13.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                                                    |            |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+---------+----------| 
     | t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3] | C ^        |         |       |   0.000 |  -13.315 | 
     | t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3] | C ^ -> Q ^ | DF3     | 1.875 |   1.876 |  -11.440 | 
     | t_op/FE_OCPC3041_u_decoder_fir_filter_Q_data_add_4 | A ^ -> Q v | CLKIN1  | 1.263 |   3.138 |  -10.177 | 
     | _buff_3                                            |            |         |       |         |          | 
     | t_op/FE_RC_6066_0                                  | B v -> Q ^ | NAND23  | 1.257 |   4.396 |   -8.920 | 
     | t_op/FE_RC_6073_0                                  | B ^ -> Q v | NAND22  | 0.685 |   5.081 |   -8.234 | 
     | t_op/FE_RC_6063_0                                  | D v -> Q ^ | OAI2112 | 0.709 |   5.790 |   -7.525 | 
     | t_op/FE_OCPC2842_u_decoder_fir_filter_add_329_carr | A ^ -> Q ^ | BUF8    | 0.742 |   6.532 |   -6.783 | 
     | y_4                                                |            |         |       |         |          | 
     | t_op/FE_RC_1930_0                                  | A ^ -> Q v | NAND28  | 0.323 |   6.855 |   -6.461 | 
     | t_op/FE_RC_1929_0                                  | A v -> Q ^ | NAND28  | 0.561 |   7.415 |   -5.900 | 
     | t_op/FE_RC_1658_0                                  | B ^ -> Q v | NAND22  | 0.311 |   7.726 |   -5.589 | 
     | t_op/FE_OCPC2868_FE_RN_1252_0                      | A v -> Q v | BUF8    | 0.789 |   8.515 |   -4.800 | 
     | t_op/FE_RC_1657_0                                  | A v -> Q ^ | NAND26  | 0.765 |   9.281 |   -4.035 | 
     | t_op/FE_RC_1345_0                                  | A ^ -> Q v | NAND24  | 0.156 |   9.437 |   -3.879 | 
     | t_op/FE_RC_1344_0                                  | A v -> Q ^ | NAND24  | 0.359 |   9.796 |   -3.520 | 
     | t_op/FE_RC_945_0                                   | A ^ -> Q v | NAND24  | 0.211 |  10.006 |   -3.309 | 
     | t_op/FE_RC_944_0                                   | A v -> Q ^ | NAND28  | 0.692 |  10.698 |   -2.617 | 
     | t_op/FE_RC_829_0                                   | A ^ -> Q v | NAND22  | 0.582 |  11.280 |   -2.035 | 
     | t_op/FE_OCPC2803_FE_RN_568_0                       | A v -> Q v | BUF12   | 0.827 |  12.108 |   -1.208 | 
     | t_op/FE_RC_828_0                                   | A v -> Q ^ | NAND28  | 0.289 |  12.397 |   -0.919 | 
     | t_op/FE_RC_6427_0                                  | A ^ -> Q v | NAND23  | 0.700 |  13.097 |   -0.219 | 
     | t_op/FE_RC_6426_0                                  | B v -> Q ^ | NAND22  | 1.893 |  14.990 |    1.674 | 
     | t_op/FE_RC_6424_0                                  | B ^ -> Q v | NOR24   | 0.434 |  15.424 |    2.108 | 
     | t_op/FE_OCPC3014_FE_RN_4987_0                      | A v -> Q ^ | INV6    | 0.332 |  15.756 |    2.441 | 
     | t_op/FE_RC_2413_0                                  | A ^ -> Q v | NAND26  | 0.201 |  15.957 |    2.642 | 
     | t_op/FE_RC_2412_0                                  | A v -> Q ^ | NAND24  | 0.576 |  16.534 |    3.219 | 
     | t_op/FE_RC_3142_0                                  | A ^ -> Q v | NAND24  | 0.338 |  16.872 |    3.557 | 
     | t_op/FE_RC_4297_0                                  | B v -> Q ^ | NAND24  | 0.528 |  17.399 |    4.084 | 
     | t_op/FE_RC_4296_0                                  | A ^ -> Q v | NAND23  | 0.171 |  17.570 |    4.255 | 
     | t_op/FE_RC_2843_0                                  | A v -> Q ^ | NAND24  | 1.198 |  18.768 |    5.453 | 
     | t_op/FE_RC_4343_0                                  | A ^ -> Q v | NAND22  | 1.371 |  20.139 |    6.823 | 
     | t_op/FE_RC_4342_0                                  | A v -> Q ^ | NAND23  | 0.623 |  20.762 |    7.447 | 
     | t_op/FE_RC_3856_0                                  | B ^ -> Q v | OAI2112 | 1.275 |  22.037 |    8.722 | 
     | t_op/FE_OFC1277_u_decoder_fir_filter_n600          | A v -> Q ^ | INV6    | 0.481 |  22.518 |    9.203 | 
     | t_op/FE_OCPC2983_n2324                             | A ^ -> Q ^ | CLKBU12 | 0.741 |  23.259 |    9.944 | 
     | t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 | D ^        | DF3     | 0.033 |  23.292 |    9.977 | 
     | ]                                                  |            |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 

<CMD> group_path -name my_path -from t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14]/D -to t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3]/Q
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
<CMD> addEndCap -prefix ENDCAP
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 421.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 421.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 434.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 434.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 447.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 447.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 460.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 460.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 473.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 473.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 486.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 486.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 499.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 499.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 512.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 512.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 525.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 525.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 538.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 538.200).
Type 'man IMPSP-5119' for more detail.
**WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
Inserted 0 post-endcap <ENDCAPL> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
<CMD> all_constraint_modes -active
setup_func_mode hold_func_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> reset_path_group -all
<CMD> reset_path_exception
<CMD> group_path -name reg2reg 	-from $regs 		-to $regs
<CMD> group_path -name in2reg 	-from  $input_ports 	-to $regs
<CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
<CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
<CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
<CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
<CMD> group_path -name my_path -from t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14]/D -to t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3]/Q
<CMD> set_interactive_constraint_modes {}
<CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2reg path_group
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2reg path_group
Effort level <high> specified for in2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2out path_group
Effort level <high> specified for reg2out path_group
<CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2out path_group
Effort level <high> specified for in2out path_group
<CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2gated path_group
Effort level <high> specified for reg2gated path_group
<CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2gated path_group
Effort level <high> specified for in2gated path_group
<CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on my_path path_group
Effort level <high> specified for my_path path_group
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -activeHoldViews { hold_func_min } -activeSetupViews { setup_func_max } -autoSetupViews { setup_func_max} -autoTDGRSetupViews { setup_func_max} -drcMargin 0 -effort high -fixCap true -fixDrc true -fixFanoutLoad false -fixTran true -optimizeFF true -setupTargetSlack 0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1818 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 206 physical insts as they were marked preplaced.
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=12794 (206 fixed + 12588 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=13121 #term=42519 #term/net=3.24, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
stdCell: 12794 single + 0 double + 0 multi
Total standard cell length = 113.8088 (mm), area = 1.4795 (mm^2)
Average module density = 0.821.
Density for the design = 0.821.
       = stdcell_area 80880 sites (1472016 um^2) / alloc_area 98571 sites (1793992 um^2).
Pin Density = 0.4296.
            = total # of pins 42519 / total area 98983.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 8.067e+04 (4.03e+04 4.03e+04)
              Est.  stn bbox = 9.577e+04 (4.71e+04 4.87e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1236.4M
Iteration  2: Total net bbox = 8.067e+04 (4.03e+04 4.03e+04)
              Est.  stn bbox = 9.577e+04 (4.71e+04 4.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.4M
Iteration  3: Total net bbox = 8.778e+04 (5.09e+04 3.68e+04)
              Est.  stn bbox = 1.168e+05 (6.64e+04 5.04e+04)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1252.4M
Iteration  4: Total net bbox = 1.995e+05 (1.09e+05 9.08e+04)
              Est.  stn bbox = 2.559e+05 (1.37e+05 1.19e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 1252.4M
Iteration  5: Total net bbox = 3.359e+05 (1.78e+05 1.58e+05)
              Est.  stn bbox = 4.306e+05 (2.25e+05 2.05e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1252.4M
Iteration  6: Total net bbox = 4.074e+05 (2.18e+05 1.89e+05)
              Est.  stn bbox = 5.189e+05 (2.76e+05 2.42e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1252.4M
Iteration  7: Total net bbox = 4.382e+05 (2.40e+05 1.98e+05)
              Est.  stn bbox = 5.500e+05 (2.99e+05 2.51e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1292.9M
Iteration  8: Total net bbox = 4.382e+05 (2.40e+05 1.98e+05)
              Est.  stn bbox = 5.500e+05 (2.99e+05 2.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1292.9M
Iteration  9: Total net bbox = 4.567e+05 (2.45e+05 2.12e+05)
              Est.  stn bbox = 5.749e+05 (3.06e+05 2.69e+05)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 1312.9M
Iteration 10: Total net bbox = 4.567e+05 (2.45e+05 2.12e+05)
              Est.  stn bbox = 5.749e+05 (3.06e+05 2.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
Iteration 11: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
              Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 1312.9M
Iteration 12: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
              Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
Iteration 13: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
              Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
Finished Global Placement (cpu=0:00:29.6, real=0:00:30.0, mem=1312.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:28:14 mem=1312.9M) ***
Total net bbox length = 5.666e+05 (2.932e+05 2.734e+05) (ext = 2.847e+04)
Move report: Detail placement moves 12588 insts, mean move: 12.82 um, max move: 201.02 um
	Max move on inst (t_op/u_inFIFO/U662): (1322.64, 433.14) --> (1405.60, 551.20)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1312.9MB
Summary Report:
Instances move: 12588 (out of 12588 movable)
Instances flipped: 0
Mean displacement: 12.82 um
Max displacement: 201.02 um (Instance: t_op/u_inFIFO/U662) (1322.64, 433.143) -> (1405.6, 551.2)
	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
Total net bbox length = 6.201e+05 (3.082e+05 3.120e+05) (ext = 2.855e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1312.9MB
*** Finished refinePlace (0:28:17 mem=1312.9M) ***
*** Finished Initial Placement (cpu=0:00:32.8, real=0:00:33.0, mem=1312.9M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83198 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13121  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13078 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13078 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.847190e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      51( 0.34%)       0( 0.00%)   ( 0.34%) 
[NR-eGR] Layer3      36( 0.22%)       0( 0.00%)   ( 0.22%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       87( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.999243e+04um, number of vias: 41340
[NR-eGR] Layer2(MET2)(V) length: 3.750497e+05um, number of vias: 26021
[NR-eGR] Layer3(MET3)(H) length: 3.294160e+05um, number of vias: 1405
[NR-eGR] Layer4(MET4)(V) length: 3.725670e+04um, number of vias: 0
[NR-eGR] Total length: 8.317148e+05um, number of vias: 68766
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.646172e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
**placeDesign ... cpu = 0: 0:34, real = 0: 0:34, mem = 1249.9M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 964.4M, totSessionCpu=0:28:20 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1255.9M)
Extraction called for design 'top_io' of instances=12846 and nets=13568 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1249.867M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1270.02)
Total number of fetched objects 14954
End delay calculation. (MEM=1311.45 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1311.45 CPU=0:00:01.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:28:22 mem=1311.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -91.750 |
|           TNS (ns):|-71609.2 |
|    Violating Paths:|  2827   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     41 (41)      |   -6.861   |     42 (42)      |
|   max_tran     |   1020 (6083)    |  -123.267  |   1475 (6538)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.053%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 999.2M, totSessionCpu=0:28:23 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1252.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -91.750  TNS Slack -71609.221 Density 82.05
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    82.05%|        -| -91.750|-71609.221|   0:00:00.0| 1456.0M|
|    82.03%|        9| -91.750|-71594.594|   0:00:01.0| 1458.3M|
|    82.03%|        0| -91.750|-71594.594|   0:00:00.0| 1458.3M|
|    81.98%|       12| -91.750|-71594.320|   0:00:01.0| 1458.3M|
|    81.98%|        0| -91.750|-71594.320|   0:00:00.0| 1458.3M|
|    80.26%|      970| -91.750|-71556.984|   0:00:03.0| 1458.3M|
|    80.12%|       73| -91.750|-71554.789|   0:00:00.0| 1458.3M|
|    80.10%|        9| -91.750|-71554.789|   0:00:00.0| 1458.3M|
|    80.10%|        1| -91.750|-71554.789|   0:00:00.0| 1458.3M|
|    80.10%|        0| -91.750|-71554.789|   0:00:00.0| 1458.3M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -91.750  TNS Slack -71554.786 Density 80.10
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:07.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1324.79M, totSessionCpu=0:28:36).
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1324.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=83097 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13105  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13062 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13062 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.963670e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      59( 0.39%)       0( 0.00%)   ( 0.39%) 
[NR-eGR] Layer3      15( 0.09%)       0( 0.00%)   ( 0.09%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       74( 0.14%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.140852e+04um, number of vias: 41201
[NR-eGR] Layer2(MET2)(V) length: 3.796491e+05um, number of vias: 25656
[NR-eGR] Layer3(MET3)(H) length: 3.349946e+05um, number of vias: 1550
[NR-eGR] Layer4(MET4)(V) length: 3.737629e+04um, number of vias: 0
[NR-eGR] Total length: 8.434285e+05um, number of vias: 68407
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.908543e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1305.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
Extraction called for design 'top_io' of instances=12830 and nets=13552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1303.324M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1323.48)
Total number of fetched objects 14938
End delay calculation. (MEM=1349.65 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1349.65 CPU=0:00:01.5 REAL=0:00:02.0)
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    80.10%|        -| -92.320|-68418.045|   0:00:00.0| 1442.0M|
|    80.10%|        -| -92.320|-68418.045|   0:00:00.0| 1442.0M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2016|  7432|  -126.00|    49|    49|    -7.83|     0|     0|     0|     0|   -92.32|-68418.04|       0|       0|       0|  80.10|          |         |
|     2|    13|    -0.49|     0|     0|     0.00|     0|     0|     0|     0|    -7.28| -4580.19|     124|       2|      64|  80.84| 0:00:03.0|  1442.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.28| -4580.19|       0|       0|       2|  80.85| 0:00:00.0|  1442.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1442.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1047.8M, totSessionCpu=0:28:47 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 441 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -7.280  TNS Slack -4580.194 
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.280|-4580.194|    80.85%|   0:00:00.0| 1458.0M|setup_func_max|  default| t_op/u_outFIFO/FIFO_reg[104][3]/D                  |
|  -6.679|-1313.644|    81.02%|   0:00:03.0| 1462.0M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -6.679| -437.234|    81.09%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -6.679| -437.234|    81.09%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -6.310| -263.581|    81.13%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.053| -397.714|    81.21%|   0:00:01.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.053| -242.567|    81.23%|   0:00:01.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.053| -242.567|    81.23%|   0:00:00.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -237.070|    81.25%|   0:00:00.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -268.614|    81.29%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -227.266|    81.34%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -227.266|    81.34%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -225.049|    81.37%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -6.006| -225.049|    81.37%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.8 real=0:00:09.0 mem=1464.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.8 real=0:00:09.0 mem=1464.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -6.006  TNS Slack -225.049 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -6.006
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -6.006  TNS Slack -225.049 Density 81.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    81.37%|        -|  -6.006|-225.049|   0:00:00.0| 1464.3M|
|    81.36%|        2|  -6.006|-225.047|   0:00:01.0| 1466.5M|
|    81.36%|        0|  -6.006|-225.047|   0:00:00.0| 1466.5M|
|    81.31%|       18|  -5.990|-224.432|   0:00:01.0| 1466.5M|
|    81.30%|        1|  -5.990|-224.430|   0:00:00.0| 1466.5M|
|    79.87%|      794|  -5.932|-219.021|   0:00:03.0| 1466.5M|
|    79.78%|       52|  -5.932|-218.872|   0:00:01.0| 1485.6M|
|    79.76%|       12|  -5.932|-218.857|   0:00:00.0| 1485.6M|
|    79.76%|        1|  -5.932|-218.857|   0:00:00.0| 1485.6M|
|    79.76%|        0|  -5.932|-218.857|   0:00:00.0| 1485.6M|
|    79.76%|        0|  -5.932|-218.857|   0:00:00.0| 1485.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.932  TNS Slack -218.857 Density 79.76
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1333.00M, totSessionCpu=0:29:10).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1333.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=84072 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13302  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13235 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13235 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.946770e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      58( 0.38%)       0( 0.00%)   ( 0.38%) 
[NR-eGR] Layer3      29( 0.18%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       87( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1376.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:29:11 mem=1376.0M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 12744 insts, mean move: 63.15 um, max move: 594.00 um
	Max move on inst (t_op/FE_OFC3058_inReset_P): (511.00, 1708.20) --> (546.00, 1149.20)
	Runtime: CPU: 0:00:59.1 REAL: 0:00:59.0 MEM: 1376.0MB
Move report: Detail placement moves 9073 insts, mean move: 12.56 um, max move: 125.80 um
	Max move on inst (t_op/u_inFIFO/U691): (1503.60, 447.20) --> (1590.40, 486.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1376.0MB
Summary Report:
Instances move: 12725 (out of 12769 movable)
Instances flipped: 5
Mean displacement: 63.94 um
Max displacement: 622.00 um (Instance: t_op/FE_OFC3058_inReset_P) (511, 1708.2) -> (574, 1149.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: CLKIN6
Runtime: CPU: 0:01:01 REAL: 0:01:01 MEM: 1376.0MB
*** Finished refinePlace (0:30:12 mem=1376.0M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=84072 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13302  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13259 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13259 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.124610e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      56( 0.37%)       0( 0.00%)   ( 0.37%) 
[NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       68( 0.13%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.128322e+04um, number of vias: 41820
[NR-eGR] Layer2(MET2)(V) length: 3.906805e+05um, number of vias: 26240
[NR-eGR] Layer3(MET3)(H) length: 3.391575e+05um, number of vias: 1521
[NR-eGR] Layer4(MET4)(V) length: 4.071599e+04um, number of vias: 0
[NR-eGR] Total length: 8.618372e+05um, number of vias: 69581
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.748512e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1319.1M)
Extraction called for design 'top_io' of instances=13027 and nets=13750 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1319.082M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:53, real = 0:01:53, mem = 1010.3M, totSessionCpu=0:30:13 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1335.1)
Total number of fetched objects 15135
End delay calculation. (MEM=1360.52 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1360.52 CPU=0:00:01.5 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|   116|    -0.91|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -236.45|       0|       0|       0|  79.76|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -235.99|       4|       6|      19|  79.83| 0:00:00.0|  1474.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -235.99|       0|       0|       0|  79.83| 0:00:00.0|  1474.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1474.2M) ***

*** Starting refinePlace (0:30:20 mem=1490.2M) ***
Total net bbox length = 6.637e+05 (3.277e+05 3.360e+05) (ext = 2.920e+04)
Move report: Detail placement moves 242 insts, mean move: 17.55 um, max move: 65.00 um
	Max move on inst (t_op/u_inFIFO/U608): (1317.40, 733.20) --> (1317.40, 668.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1490.2MB
Summary Report:
Instances move: 242 (out of 12779 movable)
Instances flipped: 0
Mean displacement: 17.55 um
Max displacement: 65.00 um (Instance: t_op/u_inFIFO/U608) (1317.4, 733.2) -> (1317.4, 668.2)
	Length: 14 sites, height: 1 rows, site name: standard, cell type: IMUX41
Total net bbox length = 6.686e+05 (3.303e+05 3.383e+05) (ext = 2.923e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1490.2MB
*** Finished refinePlace (0:30:20 mem=1490.2M) ***
*** maximum move = 65.00 um ***
*** Finished re-routing un-routed nets (1490.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1490.2M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1335.6M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.927  |
|           TNS (ns):|-235.988 |
|    Violating Paths:|   250   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.829%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 1047.5M, totSessionCpu=0:30:20 **
*** Timing NOT met, worst failing slack is -5.927
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.927 TNS Slack -235.989 Density 79.83
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.927|   -5.927|-235.989| -235.989|    79.83%|   0:00:00.0| 1469.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.731|   -5.731|-234.324| -234.324|    79.85%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.666|   -5.666|-232.782| -232.782|    79.87%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.629|   -5.629|-232.450| -232.450|    79.87%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.549|   -5.549|-234.460| -234.460|    79.90%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.518|   -5.518|-232.995| -232.995|    79.92%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.493|   -5.493|-232.508| -232.508|    79.94%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.459|   -5.459|-232.338| -232.338|    79.95%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.443|   -5.443|-231.407| -231.407|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.413|   -5.413|-231.195| -231.195|    79.96%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.423|   -5.423|-230.987| -230.987|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.413|   -5.413|-231.009| -231.009|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.423|   -5.423|-230.987| -230.987|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.400|   -5.400|-230.608| -230.608|    79.98%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.380|   -5.380|-230.442| -230.442|    79.97%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.337|   -5.337|-229.071| -229.071|    79.97%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.317|   -5.317|-228.811| -228.811|    79.98%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.292|   -5.292|-228.780| -228.780|    79.98%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.301|   -5.301|-228.239| -228.239|    80.01%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.283|   -5.283|-228.129| -228.129|    80.00%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.254|   -5.254|-227.915| -227.915|    80.01%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.246|   -5.246|-227.632| -227.632|    80.01%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.238|   -5.238|-227.315| -227.315|    80.03%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.216|   -5.216|-227.048| -227.048|    80.05%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.213|   -5.213|-226.935| -226.935|    80.06%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.213|   -5.213|-226.779| -226.779|    80.07%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.212|   -5.212|-226.254| -226.254|    80.09%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.212|   -5.212|-226.181| -226.181|    80.11%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.212|   -5.212|-226.175| -226.175|    80.11%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.212|   -5.212|-226.140| -226.140|    80.12%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.212|   -5.212|-226.140| -226.140|    80.12%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:19.0 mem=1473.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.613|   -5.212| -32.319| -226.140|    80.12%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.416|   -5.212| -25.159| -219.290|    80.13%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.340|   -5.212|-343.333| -537.788|    80.13%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.294|   -5.212|-312.192| -506.880|    80.13%|   0:00:01.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.294|   -5.212|-312.008| -506.695|    80.13%|   0:00:01.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.294|   -5.212|-311.675| -506.362|    80.14%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.294|   -5.212|-311.675| -506.361|    80.14%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1492.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.5 real=0:00:21.0 mem=1492.2M) ***
** GigaOpt Optimizer WNS Slack -5.212 TNS Slack -506.361 Density 80.14
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.212  TNS Slack -506.361 Density 80.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.14%|        -|  -5.212|-506.361|   0:00:00.0| 1492.2M|
|    80.08%|       15|  -5.188|-504.786|   0:00:00.0| 1492.2M|
|    80.08%|        0|  -5.188|-504.786|   0:00:00.0| 1492.2M|
|    79.94%|      115|  -5.174|-503.704|   0:00:01.0| 1492.2M|
|    79.93%|        1|  -5.174|-503.564|   0:00:00.0| 1492.2M|
|    79.93%|        0|  -5.174|-503.564|   0:00:01.0| 1492.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.174  TNS Slack -503.564 Density 79.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1473.17M, totSessionCpu=0:30:50).
*** Starting refinePlace (0:30:50 mem=1473.2M) ***
Total net bbox length = 6.729e+05 (3.318e+05 3.411e+05) (ext = 2.915e+04)
Move report: Detail placement moves 527 insts, mean move: 7.95 um, max move: 30.20 um
	Max move on inst (t_op/FE_RC_6604_0): (953.40, 863.20) --> (949.20, 889.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
Summary Report:
Instances move: 527 (out of 12830 movable)
Instances flipped: 0
Mean displacement: 7.95 um
Max displacement: 30.20 um (Instance: t_op/FE_RC_6604_0) (953.4, 863.2) -> (949.2, 889.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: CLKIN6
Total net bbox length = 6.757e+05 (3.332e+05 3.424e+05) (ext = 2.916e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
*** Finished refinePlace (0:30:50 mem=1473.2M) ***
*** maximum move = 30.20 um ***
*** Finished re-routing un-routed nets (1473.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1473.2M) ***
** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.564 Density 80.06
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.174|   -5.174|-503.564| -503.564|    80.06%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:09.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:09.0 mem=1473.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.287|   -5.174|-311.593| -503.218|    80.08%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.287|   -5.174|-311.593| -503.218|    80.08%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1473.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=1473.2M) ***
** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.218 Density 80.08
*** Starting refinePlace (0:31:01 mem=1473.2M) ***
Total net bbox length = 6.756e+05 (3.333e+05 3.423e+05) (ext = 2.916e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1473.2MB
Summary Report:
Instances move: 0 (out of 12834 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.756e+05 (3.333e+05 3.423e+05) (ext = 2.916e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
*** Finished refinePlace (0:31:01 mem=1473.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1473.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1473.2M) ***
** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.218 Density 80.08
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.165|   -5.165|-503.213| -503.213|    80.14%|   0:00:11.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
Analyzing useful skew in preCTS mode ...
|  -5.165|   -5.165|-503.213| -503.213|    80.14%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=1473.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.287|   -5.165|-311.593| -503.213|    80.14%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
Analyzing useful skew in preCTS mode ...
|  -3.287|   -5.165|-311.593| -503.213|    80.14%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1473.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.7 real=0:00:13.0 mem=1473.2M) ***
** GigaOpt Optimizer WNS Slack -5.165 TNS Slack -503.213 Density 80.14
*** Starting refinePlace (0:31:14 mem=1473.2M) ***
Total net bbox length = 6.761e+05 (3.336e+05 3.425e+05) (ext = 2.916e+04)
Move report: Detail placement moves 646 insts, mean move: 24.82 um, max move: 124.40 um
	Max move on inst (t_op/FE_RC_6615_0): (967.40, 824.20) --> (1052.80, 863.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1476.2MB
Summary Report:
Instances move: 646 (out of 12842 movable)
Instances flipped: 17
Mean displacement: 24.82 um
Max displacement: 124.40 um (Instance: t_op/FE_RC_6615_0) (967.4, 824.2) -> (1052.8, 863.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 6.944e+05 (3.446e+05 3.497e+05) (ext = 2.910e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1476.2MB
*** Finished refinePlace (0:31:14 mem=1476.2M) ***
*** maximum move = 124.40 um ***
*** Finished re-routing un-routed nets (1476.2M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1476.2M) ***
** GigaOpt Optimizer WNS Slack -5.371 TNS Slack -505.813 Density 80.14
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.371|   -5.371|-505.813| -505.813|    80.14%|   0:00:00.0| 1476.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.289|   -5.289|-506.005| -506.005|    80.14%|   0:00:19.0| 1476.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.4 real=0:00:19.0 mem=1476.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.287|   -5.289|-311.803| -506.005|    80.14%|   0:00:00.0| 1476.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.287|   -5.289|-311.803| -506.005|    80.14%|   0:00:13.0| 1476.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:13.0 mem=1476.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.7 real=0:00:32.0 mem=1476.2M) ***
*** Starting refinePlace (0:31:46 mem=1476.2M) ***
Total net bbox length = 6.944e+05 (3.445e+05 3.499e+05) (ext = 2.910e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1476.2MB
Summary Report:
Instances move: 0 (out of 12842 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.944e+05 (3.445e+05 3.499e+05) (ext = 2.910e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1476.2MB
*** Finished refinePlace (0:31:46 mem=1476.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1476.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1476.2M) ***
** GigaOpt Optimizer WNS Slack -5.289 TNS Slack -506.005 Density 80.14
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:20 real=0:01:20 mem=1476.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -5.289
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.289 TNS Slack -506.005 Density 80.14
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.289|   -5.289|-506.005| -506.005|    80.14%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.237|   -5.237|-504.418| -504.418|    80.13%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
|  -5.208|   -5.208|-504.187| -504.187|    80.15%|   0:00:04.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.201|   -5.201|-503.849| -503.849|    80.16%|   0:00:02.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.201|   -5.201|-503.768| -503.768|    80.15%|   0:00:02.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.201|   -5.201|-503.616| -503.616|    80.16%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
|  -5.201|   -5.201|-503.490| -503.490|    80.16%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.201|   -5.201|-503.443| -503.443|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.201|   -5.201|-503.256| -503.256|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.201|   -5.201|-503.214| -503.214|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
|  -5.201|   -5.201|-503.073| -503.073|    80.19%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
|  -5.201|   -5.201|-502.976| -502.976|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.201|   -5.201|-502.883| -502.883|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.201|   -5.201|-502.839| -502.839|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.201|   -5.201|-502.698| -502.698|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.201|   -5.201|-502.433| -502.433|    80.19%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
|  -5.201|   -5.201|-502.159| -502.159|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -5.201|   -5.201|-502.127| -502.127|    80.20%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -5.201|   -5.201|-502.081| -502.081|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
|  -5.201|   -5.201|-396.302| -396.302|    80.20%|   0:00:01.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.201|   -5.201|-347.166| -347.166|    80.21%|   0:00:00.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
|  -5.201|   -5.201|-347.100| -347.100|    80.21%|   0:00:01.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-346.954| -346.954|    80.21%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-345.163| -345.163|    80.23%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-343.813| -343.813|    80.31%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-343.269| -343.269|    80.34%|   0:00:01.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-226.717| -226.717|    80.36%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-223.205| -223.205|    80.40%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-205.116| -205.116|    80.45%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-201.531| -201.531|    80.56%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-180.865| -180.865|    80.58%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-180.553| -180.553|    80.59%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-180.371| -180.371|    80.60%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-179.643| -179.643|    80.79%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.201|   -5.201|-175.954| -175.954|    80.89%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -5.201|   -5.201|-174.660| -174.660|    81.15%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -5.201|   -5.201|-174.621| -174.621|    81.21%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -5.201|   -5.201|-174.612| -174.612|    81.28%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -5.201|   -5.201|-174.558| -174.558|    81.29%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
|  -5.201|   -5.201|-174.530| -174.530|    81.32%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
|  -5.201|   -5.201|-174.530| -174.530|    81.47%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.7 real=0:00:28.0 mem=1513.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.8 real=0:00:28.0 mem=1513.6M) ***
** GigaOpt Optimizer WNS Slack -5.201 TNS Slack -174.530 Density 81.47
*** Starting refinePlace (0:32:21 mem=1513.6M) ***
Total net bbox length = 7.047e+05 (3.502e+05 3.546e+05) (ext = 2.910e+04)
Move report: Detail placement moves 2484 insts, mean move: 17.10 um, max move: 132.00 um
	Max move on inst (t_op/FE_RC_6698_0): (1513.40, 1487.20) --> (1632.40, 1474.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1513.6MB
Summary Report:
Instances move: 2484 (out of 13161 movable)
Instances flipped: 2
Mean displacement: 17.10 um
Max displacement: 132.00 um (Instance: t_op/FE_RC_6698_0) (1513.4, 1487.2) -> (1632.4, 1474.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 7.511e+05 (3.809e+05 3.702e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1513.6MB
*** Finished refinePlace (0:32:21 mem=1513.6M) ***
*** maximum move = 132.00 um ***
*** Finished re-routing un-routed nets (1513.6M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1513.6M) ***
** GigaOpt Optimizer WNS Slack -5.418 TNS Slack -178.644 Density 81.47
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.418|   -5.418|-178.644| -178.644|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[4]/D               |
|  -5.265|   -5.265|-177.502| -177.502|    81.46%|   0:00:15.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.265|   -5.265|-177.488| -177.488|    81.47%|   0:00:21.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.264|   -5.264|-177.503| -177.503|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:36.0 mem=1513.6M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.192|   -5.264| -23.574| -177.503|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.156|   -5.264| -38.474| -192.441|    81.47%|   0:00:20.0| 1494.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.4 real=0:00:20.0 mem=1494.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:56.2 real=0:00:56.0 mem=1494.5M) ***
** GigaOpt Optimizer WNS Slack -5.264 TNS Slack -192.441 Density 81.47
*** Starting refinePlace (0:33:18 mem=1494.5M) ***
Total net bbox length = 7.509e+05 (3.809e+05 3.700e+05) (ext = 2.904e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.5MB
Summary Report:
Instances move: 0 (out of 13159 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.509e+05 (3.809e+05 3.700e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.5MB
*** Finished refinePlace (0:33:18 mem=1494.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1494.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1494.5M) ***
** GigaOpt Optimizer WNS Slack -5.280 TNS Slack -192.546 Density 81.48
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:25 real=0:01:25 mem=1494.5M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.280  TNS Slack -192.546 Density 81.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    81.48%|        -|  -5.280|-192.546|   0:00:00.0| 1473.5M|
|    81.48%|        0|  -5.280|-192.546|   0:00:00.0| 1473.5M|
|    81.21%|       71|  -5.276|-192.609|   0:00:00.0| 1475.7M|
|    81.18%|        9|  -5.276|-192.613|   0:00:00.0| 1475.7M|
|    80.13%|      544|  -5.253|-191.349|   0:00:03.0| 1475.7M|
|    80.06%|       38|  -5.253|-191.349|   0:00:00.0| 1494.8M|
|    80.06%|        4|  -5.253|-191.349|   0:00:00.0| 1494.8M|
|    80.06%|        0|  -5.253|-191.349|   0:00:00.0| 1494.8M|
|    80.06%|        0|  -5.253|-191.349|   0:00:00.0| 1494.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.253  TNS Slack -191.349 Density 80.06
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
*** Starting refinePlace (0:33:22 mem=1494.8M) ***
Total net bbox length = 7.473e+05 (3.787e+05 3.686e+05) (ext = 2.904e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.8MB
Summary Report:
Instances move: 0 (out of 13068 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.473e+05 (3.787e+05 3.686e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.8MB
*** Finished refinePlace (0:33:22 mem=1494.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1494.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1494.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1342.20M, totSessionCpu=0:33:23).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=85716 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13592  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13549 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13549 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.976890e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      81( 0.54%)       0( 0.00%)   ( 0.54%) 
[NR-eGR] Layer3      13( 0.08%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       94( 0.18%)       0( 0.00%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.129783e+04um, number of vias: 42531
[NR-eGR] Layer2(MET2)(V) length: 4.175372e+05um, number of vias: 28406
[NR-eGR] Layer3(MET3)(H) length: 3.926195e+05um, number of vias: 1806
[NR-eGR] Layer4(MET4)(V) length: 5.080659e+04um, number of vias: 0
[NR-eGR] Total length: 9.522611e+05um, number of vias: 72743
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.794953e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1323.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
Extraction called for design 'top_io' of instances=13326 and nets=14040 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1321.027M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1392.39)
Total number of fetched objects 15425
End delay calculation. (MEM=1379.66 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1379.66 CPU=0:00:01.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    35|    -0.46|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       0|  80.06|          |         |
|     1|     1|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       5|  80.07| 0:00:01.0|  1471.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       1|  80.07| 0:00:00.0|  1471.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       0|  80.07| 0:00:00.0|  1471.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1471.2M) ***

*** Starting refinePlace (0:33:28 mem=1487.2M) ***
Total net bbox length = 7.474e+05 (3.788e+05 3.686e+05) (ext = 2.904e+04)
Move report: Detail placement moves 8 insts, mean move: 16.10 um, max move: 44.60 um
	Max move on inst (t_op/FE_OFC3229_FE_DBTN0_n124): (1341.20, 551.20) --> (1335.60, 512.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.2MB
Summary Report:
Instances move: 8 (out of 13068 movable)
Instances flipped: 0
Mean displacement: 16.10 um
Max displacement: 44.60 um (Instance: t_op/FE_OFC3229_FE_DBTN0_n124) (1341.2, 551.2) -> (1335.6, 512.2)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
Total net bbox length = 7.476e+05 (3.788e+05 3.687e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.2MB
*** Finished refinePlace (0:33:28 mem=1487.2M) ***
*** maximum move = 44.60 um ***
*** Finished re-routing un-routed nets (1487.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1487.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -4.205 -> -4.604 (bump = 0.399)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.751 TNS Slack -250.702 Density 80.07
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.751|   -5.751|-250.702| -250.702|    80.07%|   0:00:00.0| 1487.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.682|   -5.682|-249.768| -249.768|    80.08%|   0:00:14.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
|  -5.639|   -5.639|-249.459| -249.459|    80.08%|   0:00:00.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.622|   -5.622|-249.522| -249.522|    80.08%|   0:00:10.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.622|   -5.622|-249.627| -249.627|    80.08%|   0:00:06.0| 1487.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.4 real=0:00:30.0 mem=1487.6M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.458|   -5.622| -62.434| -249.627|    80.08%|   0:00:00.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.328|   -5.622| -61.897| -249.348|    80.07%|   0:00:10.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -3.328|   -5.622| -61.897| -249.348|    80.07%|   0:00:02.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1487.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.1 real=0:00:42.0 mem=1487.6M) ***
** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.07
*** Starting refinePlace (0:34:14 mem=1487.6M) ***
Total net bbox length = 7.475e+05 (3.788e+05 3.688e+05) (ext = 2.904e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.6MB
Summary Report:
Instances move: 0 (out of 13070 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.475e+05 (3.788e+05 3.688e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.6MB
*** Finished refinePlace (0:34:14 mem=1487.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1487.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1487.6M) ***
** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.08
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:41.6 real=0:00:42.0 mem=1487.6M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -4.205 -> -4.475 (bump = 0.27)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -191.249 -> -249.248
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.08
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.622|   -5.622|-249.348| -249.348|    80.08%|   0:00:00.0| 1487.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
|  -5.606|   -5.606|-248.432| -248.432|    80.09%|   0:00:02.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.606|   -5.606|-248.178| -248.178|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.606|   -5.606|-248.150| -248.150|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.606|   -5.606|-248.061| -248.061|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
|  -5.606|   -5.606|-248.016| -248.016|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
|  -5.606|   -5.606|-245.882| -245.882|    80.09%|   0:00:01.0| 1487.9M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.606|   -5.606|-245.562| -245.562|    80.09%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.606|   -5.606|-206.889| -206.889|    80.13%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.606|   -5.606|-201.774| -201.774|    80.17%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.606|   -5.606|-196.868| -196.868|    80.22%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.606|   -5.606|-192.012| -192.012|    80.28%|   0:00:03.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.606|   -5.606|-190.536| -190.536|    80.31%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -5.606|   -5.606|-190.232| -190.232|    80.31%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 14]/D                                              |
|  -5.606|   -5.606|-190.012| -190.012|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 14]/D                                              |
|  -5.606|   -5.606|-189.935| -189.935|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 14]/D                                              |
|  -5.606|   -5.606|-189.935| -189.935|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=1507.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.5 real=0:00:09.0 mem=1507.0M) ***
** GigaOpt Optimizer WNS Slack -5.606 TNS Slack -189.935 Density 80.32
*** Starting refinePlace (0:34:27 mem=1507.0M) ***
Total net bbox length = 7.484e+05 (3.790e+05 3.695e+05) (ext = 2.904e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.0MB
Summary Report:
Instances move: 0 (out of 13105 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.484e+05 (3.790e+05 3.695e+05) (ext = 2.904e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.0MB
*** Finished refinePlace (0:34:27 mem=1507.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1507.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1507.0M) ***
** GigaOpt Optimizer WNS Slack -5.606 TNS Slack -189.935 Density 80.45
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=1507.0M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.218%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1487.9M)
No multi-vt cells found. Aborting this optimization step

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=13363 and nets=14077 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1328.965M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=85901 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13629  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13586 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13586 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.985600e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      75( 0.50%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3      13( 0.08%)       0( 0.00%)   ( 0.08%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       88( 0.17%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1378.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1392.12)
Total number of fetched objects 15462
End delay calculation. (MEM=1399.21 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1399.21 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:34:30 mem=1399.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:10, real = 0:06:10, mem = 1063.1M, totSessionCpu=0:34:30 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.606  | -5.606  | -3.328  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-189.932 |-186.178 | -25.255 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   48    |   47    |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.452%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:10, real = 0:06:10, mem = 1063.3M, totSessionCpu=0:34:30 **
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=1318.1M)
**place_opt_design ... cpu = 0:06:47, real = 0:06:47, mem = 1282.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
*** Message Summary: 16 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1019.8M, totSessionCpu=0:34:33 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1304.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1304.62)
Total number of fetched objects 15462
End delay calculation. (MEM=1344.05 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1344.05 CPU=0:00:01.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:34:35 mem=1344.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.606  |
|           TNS (ns):|-189.932 |
|    Violating Paths:|   48    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.452%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1016.6M, totSessionCpu=0:34:35 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1282.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1282.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.606  TNS Slack -189.932 Density 80.45
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    80.45%|        -|  -5.606|-189.932|   0:00:00.0| 1486.6M|
|    80.45%|        3|  -5.606|-189.925|   0:00:01.0| 1488.9M|
|    80.41%|       13|  -5.606|-189.486|   0:00:01.0| 1488.9M|
|    80.40%|        3|  -5.606|-189.463|   0:00:00.0| 1488.9M|
|    80.19%|      154|  -5.603|-190.177|   0:00:01.0| 1488.9M|
|    80.18%|        7|  -5.603|-190.177|   0:00:00.0| 1488.9M|
|    80.18%|        0|  -5.603|-190.177|   0:00:00.0| 1488.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.604  TNS Slack -190.177 Density 80.18
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1355.37M, totSessionCpu=0:34:47).
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1355.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=85798 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13609  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13566 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13566 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.077250e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      76( 0.50%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       88( 0.17%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.093372e+04um, number of vias: 42555
[NR-eGR] Layer2(MET2)(V) length: 4.174774e+05um, number of vias: 28208
[NR-eGR] Layer3(MET3)(H) length: 3.989207e+05um, number of vias: 2061
[NR-eGR] Layer4(MET4)(V) length: 5.443879e+04um, number of vias: 0
[NR-eGR] Total length: 9.617706e+05um, number of vias: 72824
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.025862e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1336.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
Extraction called for design 'top_io' of instances=13343 and nets=14057 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1333.809M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1355.98)
Total number of fetched objects 15442
End delay calculation. (MEM=1380.13 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1380.13 CPU=0:00:01.6 REAL=0:00:01.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.658  TNS Slack -194.115 
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.658|-194.115|    80.18%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-193.844|    80.22%|   0:00:01.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-190.579|    80.22%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-190.579|    80.22%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-190.124|    80.23%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-189.156|    80.26%|   0:00:02.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-189.156|    80.26%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-189.156|    80.26%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-188.918|    80.28%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|  -5.646|-188.918|    80.28%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1490.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1490.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -5.646  TNS Slack -188.918 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -5.646
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1353.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=85823 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13614  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13569 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13569 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.951410e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      72( 0.48%)       0( 0.00%)   ( 0.48%) 
[NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       84( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1396.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:35:00 mem=1396.2M) ***
Density distribution unevenness ratio = 4.038%
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1396.2M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1396.2M) ***
Density distribution unevenness ratio = 4.450%
Move report: Timing Driven Placement moves 12992 insts, mean move: 40.61 um, max move: 774.00 um
	Max move on inst (t_op/FE_OCPC3443_inReset_P): (505.40, 1747.20) --> (694.40, 1162.20)
	Runtime: CPU: 0:00:52.3 REAL: 0:00:52.0 MEM: 1396.2MB
Density distribution unevenness ratio = 4.296%
Move report: Detail placement moves 9476 insts, mean move: 13.00 um, max move: 161.60 um
	Max move on inst (t_op/U4360): (677.60, 1422.20) --> (683.20, 1266.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1396.2MB
Summary Report:
Instances move: 12939 (out of 13090 movable)
Instances flipped: 32
Mean displacement: 42.02 um
Max displacement: 774.00 um (Instance: t_op/FE_OCPC3443_inReset_P) (505.4, 1747.2) -> (694.4, 1162.2)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: CLKBU12
Runtime: CPU: 0:00:54.4 REAL: 0:00:54.0 MEM: 1396.2MB
*** Finished refinePlace (0:35:55 mem=1396.2M) ***
Density distribution unevenness ratio = 3.922%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=85823 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13614  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13571 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13571 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.290230e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      62( 0.41%)       0( 0.00%)       0( 0.00%)   ( 0.41%) 
[NR-eGR] Layer3       9( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       71( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.027392e+04um, number of vias: 42505
[NR-eGR] Layer2(MET2)(V) length: 3.930414e+05um, number of vias: 26593
[NR-eGR] Layer3(MET3)(H) length: 3.465293e+05um, number of vias: 1677
[NR-eGR] Layer4(MET4)(V) length: 4.674539e+04um, number of vias: 0
[NR-eGR] Total length: 8.765900e+05um, number of vias: 70775
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.758562e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1336.0M)
Extraction called for design 'top_io' of instances=13348 and nets=14062 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1336.035M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1017.7M, totSessionCpu=0:35:56 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1355.79)
Total number of fetched objects 15447
End delay calculation. (MEM=1379.2 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1379.2 CPU=0:00:01.5 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    43|    -2.37|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.81|       0|       0|       0|  80.28|          |         |
|     1|     4|    -0.39|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       1|       2|      21|  80.32| 0:00:00.0|  1490.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       0|       0|       1|  80.32| 0:00:00.0|  1490.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       0|       0|       0|  80.32| 0:00:00.0|  1490.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1490.6M) ***

*** Starting refinePlace (0:36:02 mem=1506.6M) ***
Total net bbox length = 6.778e+05 (3.348e+05 3.430e+05) (ext = 2.934e+04)
Density distribution unevenness ratio = 3.975%
Move report: Detail placement moves 352 insts, mean move: 21.32 um, max move: 89.60 um
	Max move on inst (t_op/U1821): (716.80, 1409.20) --> (806.40, 1409.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1506.6MB
Summary Report:
Instances move: 352 (out of 13093 movable)
Instances flipped: 0
Mean displacement: 21.32 um
Max displacement: 89.60 um (Instance: t_op/U1821) (716.8, 1409.2) -> (806.4, 1409.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 6.860e+05 (3.396e+05 3.464e+05) (ext = 2.934e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1506.6MB
*** Finished refinePlace (0:36:03 mem=1506.6M) ***
*** maximum move = 89.60 um ***
*** Finished re-routing un-routed nets (1506.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1506.6M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1360.3M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.368  |
|           TNS (ns):|-180.771 |
|    Violating Paths:|   68    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 1069.1M, totSessionCpu=0:36:03 **
*** Timing NOT met, worst failing slack is -5.368
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.368 TNS Slack -180.771 Density 80.32
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.368|   -5.368|-180.771| -180.771|    80.32%|   0:00:00.0| 1493.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
|  -5.275|   -5.275|-178.233| -178.233|    80.33%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
|  -5.210|   -5.210|-177.754| -177.754|    80.34%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.169|   -5.169|-176.669| -176.669|    80.33%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.148|   -5.148|-177.909| -177.909|    80.34%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.148|   -5.148|-175.721| -175.721|    80.34%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.148|   -5.148|-175.517| -175.517|    80.37%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.129|   -5.129|-175.300| -175.300|    80.39%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.129|   -5.129|-175.224| -175.224|    80.39%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.129|   -5.129|-175.253| -175.253|    80.43%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:11.0 mem=1496.1M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -2.948|   -5.129| -22.418| -175.253|    80.43%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -2.948|   -5.129| -22.288| -175.127|    80.43%|   0:00:02.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1496.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.5 real=0:00:13.0 mem=1496.1M) ***
** GigaOpt Optimizer WNS Slack -5.129 TNS Slack -175.127 Density 80.43
*** Starting refinePlace (0:36:23 mem=1496.1M) ***
Total net bbox length = 6.870e+05 (3.404e+05 3.465e+05) (ext = 2.934e+04)
Density distribution unevenness ratio = 4.054%
Move report: Detail placement moves 422 insts, mean move: 6.31 um, max move: 34.40 um
	Max move on inst (t_op/FE_RC_6508_0): (865.20, 954.20) --> (873.60, 980.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
Summary Report:
Instances move: 422 (out of 13107 movable)
Instances flipped: 0
Mean displacement: 6.31 um
Max displacement: 34.40 um (Instance: t_op/FE_RC_6508_0) (865.2, 954.2) -> (873.6, 980.2)
	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
Total net bbox length = 6.891e+05 (3.416e+05 3.475e+05) (ext = 2.933e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
*** Finished refinePlace (0:36:23 mem=1496.1M) ***
*** maximum move = 34.40 um ***
*** Finished re-routing un-routed nets (1496.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1496.1M) ***
** GigaOpt Optimizer WNS Slack -5.129 TNS Slack -175.127 Density 80.44
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.129|   -5.129|-175.127| -175.127|    80.44%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.103|   -5.103|-174.666| -174.666|    80.44%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.076|   -5.076|-174.406| -174.406|    80.45%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.075|   -5.075|-174.400| -174.400|    80.47%|   0:00:03.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
|  -5.068|   -5.068|-174.139| -174.139|    80.47%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.068|   -5.068|-173.802| -173.802|    80.48%|   0:00:03.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.068|   -5.068|-173.768| -173.768|    80.48%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.068|   -5.068|-173.757| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
|  -5.068|   -5.068|-173.757| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1496.1M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -2.948|   -5.068| -22.288| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -2.948|   -5.068| -22.288| -173.757|    80.48%|   0:00:01.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1496.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.3 real=0:00:13.0 mem=1496.1M) ***
** GigaOpt Optimizer WNS Slack -5.068 TNS Slack -173.757 Density 80.48
*** Starting refinePlace (0:36:36 mem=1496.1M) ***
Total net bbox length = 6.892e+05 (3.416e+05 3.476e+05) (ext = 2.933e+04)
Density distribution unevenness ratio = 4.017%
Move report: Detail placement moves 286 insts, mean move: 3.76 um, max move: 21.40 um
	Max move on inst (t_op/U4911): (950.60, 889.20) --> (942.20, 902.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
Summary Report:
Instances move: 286 (out of 13110 movable)
Instances flipped: 0
Mean displacement: 3.76 um
Max displacement: 21.40 um (Instance: t_op/U4911) (950.6, 889.2) -> (942.2, 902.2)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
Total net bbox length = 6.898e+05 (3.421e+05 3.477e+05) (ext = 2.933e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
*** Finished refinePlace (0:36:37 mem=1496.1M) ***
*** maximum move = 21.40 um ***
*** Finished re-routing un-routed nets (1496.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1496.1M) ***
** GigaOpt Optimizer WNS Slack -5.068 TNS Slack -173.757 Density 80.49
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.068|   -5.068|-173.757| -173.757|    80.49%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
Analyzing useful skew in preCTS mode ...
|  -5.067|   -5.067|-173.528| -173.528|    80.51%|   0:00:08.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:08.0 mem=1496.1M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -2.948|   -5.067| -22.288| -173.528|    80.51%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
Analyzing useful skew in preCTS mode ...
|  -2.948|   -5.067| -22.288| -173.528|    80.51%|   0:00:02.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1496.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.8 real=0:00:10.0 mem=1496.1M) ***
** GigaOpt Optimizer WNS Slack -5.067 TNS Slack -173.528 Density 80.51
*** Starting refinePlace (0:36:47 mem=1496.1M) ***
Total net bbox length = 6.899e+05 (3.421e+05 3.478e+05) (ext = 2.933e+04)
Density distribution unevenness ratio = 4.036%
Move report: Detail placement moves 347 insts, mean move: 21.46 um, max move: 94.60 um
	Max move on inst (t_op/FE_OCPC3455_n1155): (848.40, 902.20) --> (917.00, 876.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1499.2MB
Summary Report:
Instances move: 347 (out of 13110 movable)
Instances flipped: 34
Mean displacement: 21.46 um
Max displacement: 94.60 um (Instance: t_op/FE_OCPC3455_n1155) (848.4, 902.2) -> (917, 876.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: BUF2
Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1499.2MB
*** Finished refinePlace (0:36:47 mem=1499.2M) ***
*** maximum move = 94.60 um ***
*** Finished re-routing un-routed nets (1499.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1499.2M) ***
** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.344 Density 80.51
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.097|   -5.097|-175.344| -175.344|    80.51%|   0:00:00.0| 1499.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.097|   -5.097|-175.289| -175.289|    80.51%|   0:00:16.0| 1499.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.3 real=0:00:16.0 mem=1499.2M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -2.948|   -5.097| -22.288| -175.289|    80.51%|   0:00:00.0| 1499.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -2.948|   -5.097| -22.288| -175.289|    80.51%|   0:00:04.0| 1499.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1499.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:20.0 mem=1499.2M) ***
*** Starting refinePlace (0:37:07 mem=1499.2M) ***
Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1499.2MB
Summary Report:
Instances move: 0 (out of 13109 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1499.2MB
*** Finished refinePlace (0:37:07 mem=1499.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1499.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1499.2M) ***
** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.289 Density 80.51
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:57.3 real=0:00:57.0 mem=1499.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -5.097
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.289 Density 80.51
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.097|   -5.097|-175.289| -175.289|    80.51%|   0:00:00.0| 1496.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.076|   -5.076|-173.470| -173.470|    80.50%|   0:00:06.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.076|   -5.076|-172.678| -172.678|    80.51%|   0:00:02.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.076|   -5.076|-172.435| -172.435|    80.52%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.076|   -5.076|-172.409| -172.409|    80.51%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.076|   -5.076|-172.203| -172.203|    80.52%|   0:00:02.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[0]/D            |
|  -5.076|   -5.076|-172.063| -172.063|    80.52%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[0]/D            |
|  -5.076|   -5.076|-171.968| -171.968|    80.53%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.076|   -5.076|-171.863| -171.863|    80.54%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.076|   -5.076|-171.834| -171.834|    80.54%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
|  -5.076|   -5.076|-171.394| -171.394|    80.54%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
|  -5.076|   -5.076|-171.397| -171.397|    80.56%|   0:00:03.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-171.306| -171.306|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-170.854| -170.854|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-170.837| -170.837|    80.56%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-170.775| -170.775|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-169.326| -169.326|    80.61%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.992| -168.992|    80.66%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.782| -168.782|    80.89%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.676| -168.676|    81.13%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.587| -168.587|    81.29%|   0:00:02.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.565| -168.565|    81.43%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.559| -168.559|    81.49%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.076|   -5.076|-168.559| -168.559|    81.50%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.075|   -5.075|-168.559| -168.559|    81.65%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.6 real=0:00:24.0 mem=1558.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.6 real=0:00:24.0 mem=1558.4M) ***
** GigaOpt Optimizer WNS Slack -5.075 TNS Slack -168.559 Density 81.65
*** Starting refinePlace (0:37:37 mem=1558.4M) ***
Total net bbox length = 7.058e+05 (3.497e+05 3.561e+05) (ext = 2.934e+04)
Density distribution unevenness ratio = 4.042%
Move report: Detail placement moves 2109 insts, mean move: 16.49 um, max move: 224.20 um
	Max move on inst (t_op/FE_RC_7246_0): (1761.20, 1526.20) --> (1589.00, 1578.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1558.4MB
Summary Report:
Instances move: 2109 (out of 13399 movable)
Instances flipped: 0
Mean displacement: 16.49 um
Max displacement: 224.20 um (Instance: t_op/FE_RC_7246_0) (1761.2, 1526.2) -> (1589, 1578.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 7.446e+05 (3.708e+05 3.739e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1558.4MB
*** Finished refinePlace (0:37:37 mem=1558.4M) ***
*** maximum move = 224.20 um ***
*** Finished re-routing un-routed nets (1558.4M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1558.4M) ***
** GigaOpt Optimizer WNS Slack -5.423 TNS Slack -179.472 Density 81.66
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.423|   -5.423|-179.472| -179.472|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|  -5.353|   -5.353|-177.927| -177.927|    81.66%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|  -5.338|   -5.338|-177.495| -177.495|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|  -5.255|   -5.255|-176.417| -176.417|    81.66%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.208|   -5.208|-175.595| -175.595|    81.66%|   0:00:13.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.208|   -5.208|-175.493| -175.493|    81.66%|   0:00:07.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
|  -5.208|   -5.208|-175.493| -175.493|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:22.0 mem=1558.4M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.000|   -5.208| -22.108| -175.493|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.000|   -5.208| -22.108| -175.493|    81.66%|   0:00:04.0| 1509.9M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1509.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.1 real=0:00:26.0 mem=1509.9M) ***
** GigaOpt Optimizer WNS Slack -5.208 TNS Slack -175.493 Density 81.66
*** Starting refinePlace (0:38:04 mem=1509.9M) ***
Total net bbox length = 7.448e+05 (3.707e+05 3.741e+05) (ext = 2.935e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1509.9MB
Summary Report:
Instances move: 0 (out of 13401 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.448e+05 (3.707e+05 3.741e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1509.9MB
*** Finished refinePlace (0:38:04 mem=1509.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1509.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1509.9M) ***
** GigaOpt Optimizer WNS Slack -5.273 TNS Slack -176.996 Density 81.67
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:50.9 real=0:00:51.0 mem=1509.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.273  TNS Slack -176.996 Density 81.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    81.67%|        -|  -5.273|-176.996|   0:00:00.0| 1499.4M|
|    81.67%|        0|  -5.273|-176.996|   0:00:00.0| 1499.4M|
|    81.29%|      105|  -5.273|-176.589|   0:00:00.0| 1501.7M|
|    81.28%|        5|  -5.273|-176.213|   0:00:01.0| 1501.7M|
|    80.36%|      500|  -5.257|-175.779|   0:00:02.0| 1501.7M|
|    80.33%|       24|  -5.257|-175.779|   0:00:00.0| 1520.8M|
|    80.33%|        0|  -5.257|-175.779|   0:00:00.0| 1520.8M|
|    80.33%|        0|  -5.257|-175.779|   0:00:01.0| 1520.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -5.257  TNS Slack -175.779 Density 80.33
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:05.0) **
*** Starting refinePlace (0:38:08 mem=1520.8M) ***
Total net bbox length = 7.394e+05 (3.689e+05 3.705e+05) (ext = 2.935e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1520.8MB
Summary Report:
Instances move: 0 (out of 13271 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.394e+05 (3.689e+05 3.705e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1520.8MB
*** Finished refinePlace (0:38:09 mem=1520.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1520.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1520.8M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1368.13M, totSessionCpu=0:38:09).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=86869 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13789  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13746 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13746 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.915530e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      71( 0.47%)       0( 0.00%)       0( 0.00%)   ( 0.47%) 
[NR-eGR] Layer3      17( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       88( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.066412e+04um, number of vias: 42922
[NR-eGR] Layer2(MET2)(V) length: 4.093278e+05um, number of vias: 28316
[NR-eGR] Layer3(MET3)(H) length: 3.823018e+05um, number of vias: 1968
[NR-eGR] Layer4(MET4)(V) length: 6.108568e+04um, number of vias: 0
[NR-eGR] Total length: 9.433794e+05um, number of vias: 73206
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.773743e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1352.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
Extraction called for design 'top_io' of instances=13529 and nets=14237 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1350.730M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1422.1)
Total number of fetched objects 15622
End delay calculation. (MEM=1409.43 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1409.43 CPU=0:00:01.6 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12|   107|    -1.03|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.34|       0|       0|       0|  80.33|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.55|      11|       0|       7|  80.38| 0:00:03.0|  1501.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.55|       0|       0|       0|  80.38| 0:00:00.0|  1501.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1501.0M) ***

*** Starting refinePlace (0:38:16 mem=1517.0M) ***
Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
Move report: Detail placement moves 41 insts, mean move: 10.81 um, max move: 52.20 um
	Max move on inst (t_op/u_outFIFO/U703): (805.00, 1357.20) --> (844.20, 1344.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
Summary Report:
Instances move: 41 (out of 13282 movable)
Instances flipped: 0
Mean displacement: 10.81 um
Max displacement: 52.20 um (Instance: t_op/u_outFIFO/U703) (805, 1357.2) -> (844.2, 1344.2)
	Length: 4 sites, height: 1 rows, site name: standard, cell type: OAI212
Total net bbox length = 7.406e+05 (3.697e+05 3.709e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
*** Finished refinePlace (0:38:16 mem=1517.0M) ***
*** maximum move = 52.20 um ***
*** Finished re-routing un-routed nets (1517.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1517.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -4.132 -> -4.451 (bump = 0.319)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.674 TNS Slack -204.546 Density 80.38
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.674|   -5.674|-204.546| -204.546|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.590|   -5.590|-203.970| -203.970|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -5.553|   -5.553|-203.667| -203.667|    80.38%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.519|   -5.519|-203.382| -203.382|    80.38%|   0:00:07.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.519|   -5.519|-203.369| -203.369|    80.38%|   0:00:03.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.519|   -5.519|-203.369| -203.369|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1517.0M) ***
Active Path Group: in2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -3.228|   -5.519| -23.767| -203.369|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
|  -3.228|   -5.519| -23.767| -203.369|    80.38%|   0:00:04.0| 1517.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1517.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.7 real=0:00:15.0 mem=1517.0M) ***
** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.38
*** Starting refinePlace (0:38:35 mem=1517.0M) ***
Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
Summary Report:
Instances move: 0 (out of 13283 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
*** Finished refinePlace (0:38:35 mem=1517.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1517.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1517.0M) ***
** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.39
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:15.0 mem=1517.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -4.132 -> -4.373 (bump = 0.241)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -175.679 -> -203.269
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
Info: 43 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 43 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 442 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.39
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -5.519|   -5.519|-203.369| -203.369|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.519|   -5.519|-202.491| -202.491|    80.38%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
|  -5.519|   -5.519|-201.357| -201.357|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.519|   -5.519|-200.974| -200.974|    80.39%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
|  -5.519|   -5.519|-200.960| -200.960|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
|  -5.519|   -5.519|-197.217| -197.217|    80.40%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.519|   -5.519|-192.245| -192.245|    80.43%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.519|   -5.519|-188.364| -188.364|    80.47%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.519|   -5.519|-184.542| -184.542|    80.51%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -5.519|   -5.519|-182.317| -182.317|    80.56%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.519|   -5.519|-181.766| -181.766|    80.57%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.519|   -5.519|-181.306| -181.306|    80.57%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.519|   -5.519|-181.092| -181.092|    80.57%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -5.519|   -5.519|-181.079| -181.079|    80.58%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -5.519|   -5.519|-181.078| -181.078|    80.58%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.0 real=0:00:08.0 mem=1536.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=1536.1M) ***
** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -181.078 Density 80.58
*** Starting refinePlace (0:38:48 mem=1536.1M) ***
Total net bbox length = 7.410e+05 (3.700e+05 3.711e+05) (ext = 2.935e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.1MB
Summary Report:
Instances move: 0 (out of 13302 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.410e+05 (3.700e+05 3.711e+05) (ext = 2.935e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.1MB
*** Finished refinePlace (0:38:48 mem=1536.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1536.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1536.1M) ***
** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -181.078 Density 80.65
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.5 real=0:00:08.0 mem=1536.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.962%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1517.0M)
No multi-vt cells found. Aborting this optimization step

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=13560 and nets=14268 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1357.621M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87024 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13820  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13777 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13777 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.931000e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      75( 0.50%)       0( 0.00%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3      17( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       92( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1408.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1422.4)
Total number of fetched objects 15653
End delay calculation. (MEM=1429.56 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1429.56 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:38:51 mem=1429.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:18, real = 0:04:18, mem = 1084.1M, totSessionCpu=0:38:51 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.519  | -5.519  | -3.228  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-181.084 |-178.335 | -22.661 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   48    |   47    |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:18, real = 0:04:19, mem = 1084.2M, totSessionCpu=0:38:51 **
*** Finished optDesign ***
<CMD> pan 404.325 525.622
<CMD> pan 38.728 705.709
<CMD> pan 194.509 255.206
<CMD> pan -644.813 -229.913
<CMD> pan -89.851 -412.258
<CMD> pan -94.343 150.501
<CMD> pan -152.434 96.151
<CMD> pan 232.877 -511.318
<CMD> pan 365.769 47.334
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin t_op/u_cdr/div1/cnt_div/cnt_reg[5]/C 
Endpoint:   t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D (^) checked with  leading edge 
of 'inClock'
Beginpoint: t_op/u_cdr/div1/o_nb_P_reg[3]/QN     (^) triggered by trailing edge 
of 'inClock'
Path Groups: {reg2reg}
Analysis View: setup_func_max
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                  20.000
- Uncertainty                  10.000
= Required Time                 9.977
- Arrival Time                 15.497
= Slack Time                   -5.519
     Clock Fall Edge                 10.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       10.000
     +----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                    |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------+-------+---------+----------| 
     | t_op/u_cdr/div1/o_nb_P_reg[3]      | C ^         |        |       |  10.000 |    4.481 | 
     | t_op/u_cdr/div1/o_nb_P_reg[3]      | C ^ -> QN ^ | DF3    | 1.898 |  11.898 |    6.378 | 
     | t_op/FE_RC_6993_0                  | C ^ -> Q v  | NAND34 | 0.215 |  12.113 |    6.594 | 
     | t_op/FE_OCPC3658_n1155             | A v -> Q ^  | INV6   | 0.315 |  12.428 |    6.909 | 
     | t_op/U4900_dup1                    | A ^ -> Q v  | NAND28 | 0.207 |  12.635 |    7.116 | 
     | t_op/U4901                         | B v -> Q ^  | OAI212 | 0.575 |  13.211 |    7.691 | 
     | t_op/U16_dup                       | A ^ -> Q v  | NAND28 | 0.292 |  13.503 |    7.983 | 
     | t_op/FE_RC_311_0                   | A v -> Q ^  | NAND22 | 0.317 |  13.820 |    8.300 | 
     | t_op/FE_RC_5027_0                  | C ^ -> Q v  | OAI212 | 0.234 |  14.054 |    8.534 | 
     | t_op/FE_RC_7045_0                  | A v -> Q ^  | NAND34 | 0.362 |  14.416 |    8.897 | 
     | t_op/FE_RC_408_0                   | A ^ -> Q v  | NAND26 | 0.178 |  14.594 |    9.075 | 
     | t_op/FE_RC_6508_0                  | A v -> Q ^  | NAND28 | 0.351 |  14.945 |    9.425 | 
     | t_op/FE_RC_5047_0                  | A ^ -> Q v  | AOI222 | 0.379 |  15.323 |    9.804 | 
     | t_op/U27                           | A v -> Q ^  | CLKIN4 | 0.173 |  15.496 |    9.977 | 
     | t_op/u_cdr/div1/cnt_div/cnt_reg[5] | D ^         | DF3    | 0.000 |  15.497 |    9.977 | 
     +----------------------------------------------------------------------------------------+ 

**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> pan -187.315 -369.567
<CMD> get_visible_nets
<CMD> fit
<CMD> pan 98.333 528.188
<CMD> get_power_analysis_mode -leakage_power_view -quiet
<CMD> get_power_analysis_mode -analysis_view -quiet
<CMD> get_power_analysis_mode -state_dependent_leakage -quiet
<CMD> get_power_analysis_mode -dynamic_power_view -quiet
<CMD> get_power_analysis_mode -analysis_view -quiet
**WARN: (IMPSGN-1032):	Failed to create Instance t_op/FE_RC_5094_0.
**WARN: (IMPSGN-1032):	Failed to create Instance Q.
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_inClock is not yet supported by the schematic.
**WARN: (IMPSGN-1033):	This type of pin (HPIN) io_inClock is not yet supported by the schematic.
<CMD> pan 27.980 -56.941
<CMD> pan -1.478 -1.314
<CMD> pan -2.616 -0.386
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> verify_drc -limit 100000000
#-limit 100000000                        # int, default=100000000, user setting
 *** Starting Verify DRC (MEM: 1536.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 548.800 548.800} 1 of 16
  VERIFY DRC ...... Sub-Area : 1 complete 724 Viols.
  VERIFY DRC ...... Sub-Area: {548.800 0.000 1097.600 548.800} 2 of 16
  VERIFY DRC ...... Sub-Area : 2 complete 3207 Viols.
  VERIFY DRC ...... Sub-Area: {1097.600 0.000 1646.400 548.800} 3 of 16
  VERIFY DRC ...... Sub-Area : 3 complete 3627 Viols.
  VERIFY DRC ...... Sub-Area: {1646.400 0.000 2189.800 548.800} 4 of 16
  VERIFY DRC ...... Sub-Area : 4 complete 423 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 548.800 548.800 1097.600} 5 of 16
  VERIFY DRC ...... Sub-Area : 5 complete 3493 Viols.
  VERIFY DRC ...... Sub-Area: {548.800 548.800 1097.600 1097.600} 6 of 16
  VERIFY DRC ...... Sub-Area : 6 complete 15814 Viols.
  VERIFY DRC ...... Sub-Area: {1097.600 548.800 1646.400 1097.600} 7 of 16
  VERIFY DRC ...... Sub-Area : 7 complete 19140 Viols.
  VERIFY DRC ...... Sub-Area: {1646.400 548.800 2189.800 1097.600} 8 of 16
  VERIFY DRC ...... Sub-Area : 8 complete 3044 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1097.600 548.800 1646.400} 9 of 16
  VERIFY DRC ...... Sub-Area : 9 complete 5239 Viols.
  VERIFY DRC ...... Sub-Area: {548.800 1097.600 1097.600 1646.400} 10 of 16
  VERIFY DRC ...... Sub-Area : 10 complete 28524 Viols.
  VERIFY DRC ...... Sub-Area: {1097.600 1097.600 1646.400 1646.400} 11 of 16
  VERIFY DRC ...... Sub-Area : 11 complete 21008 Viols.
  VERIFY DRC ...... Sub-Area: {1646.400 1097.600 2189.800 1646.400} 12 of 16
  VERIFY DRC ...... Sub-Area : 12 complete 3687 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 1646.400 548.800 2181.200} 13 of 16
  VERIFY DRC ...... Sub-Area : 13 complete 633 Viols.
  VERIFY DRC ...... Sub-Area: {548.800 1646.400 1097.600 2181.200} 14 of 16
  VERIFY DRC ...... Sub-Area : 14 complete 4335 Viols.
  VERIFY DRC ...... Sub-Area: {1097.600 1646.400 1646.400 2181.200} 15 of 16
  VERIFY DRC ...... Sub-Area : 15 complete 3676 Viols.
  VERIFY DRC ...... Sub-Area: {1646.400 1646.400 2189.800 2181.200} 16 of 16
  VERIFY DRC ...... Sub-Area : 16 complete 948 Viols.

  Verification Complete : 117522 Viols.

 *** End Verify DRC (CPU: 0:00:16.7  ELAPSED TIME: 16.00  MEM: 198.9M) ***

<CMD> selectWire 422.8000 510.4000 1768.2000 514.0000 1 gnd!
<CMD> deselectAll
<CMD> selectWire 1477.4000 514.5000 1493.4000 515.1000 3 t_op/u_inFIFO/n622
<CMD> pan 10.773 0.296
<CMD> pan -2.272 -3.881
<CMD> pan -5.961 -0.729
<CMD> pan -0.614 -0.072
<CMD> pan -0.295 0.029
<CMD> pan -1.803 -0.314
<CMD> uiSetTool ruler
<CMD> pan -3.257 1.885
<CMD> pan -8.042 -0.289
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type full
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name inClock -source io_inClock/Y -no_skew_group
Extracting original clock gating for inClock...
  clock_tree inClock contains 2073 sinks and 0 clock gates.
  Extraction for inClock complete.
Extracting original clock gating for inClock done.
<CMD> set_ccopt_property clock_period -pin io_inClock/Y 20
<CMD> create_ccopt_skew_group -name inClock/setup_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/setup_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name inClock/hold_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/hold_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/14 09:27:41, mem=1432.7M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1651.6M, init mem=1651.6M)
*info: Placed = 13508          (Fixed = 206)
*info: Unplaced = 0           
Placement Density:80.65%(1446809/1793992)
Placement Density (including fixed std cells):80.73%(1454307/1801491)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1651.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode
The skew group inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1651.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87024 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13820  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13777 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13777 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.931000e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      75( 0.50%)       0( 0.00%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3      17( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total       92( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 9.078881e+04um, number of vias: 43016
[NR-eGR] Layer2(MET2)(V) length: 4.101754e+05um, number of vias: 28364
[NR-eGR] Layer3(MET3)(H) length: 3.835953e+05um, number of vias: 2001
[NR-eGR] Layer4(MET4)(V) length: 6.053708e+04um, number of vias: 0
[NR-eGR] Total length: 9.450966e+05um, number of vias: 73381
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.777953e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1621.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:00.4)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree inClock:
Non-default CCOpt properties for clock tree inClock:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=1548 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1999809.649um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group inClock/hold_func_mode:
  Sources:                     pin io_inClock/Y
  Total number of sinks:       2073
  Delay constrained sinks:     2073
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group inClock/hold_func_mode with 2073 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.0)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.400um^2
    Clock DAG library cell distribution before merging {count}:
       Invs: CLKIN3: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=91.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.000um^2
    Clock DAG library cell distribution before clustering {count}:
       Invs: CLKIN10: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree inClock...
    Clustering clock_tree inClock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=65, i=1, icg=0, nicg=0, l=0, total=66
      cell areas       : b=5915.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5969.600um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 65 
       Invs: CLKIN4: 1 
    Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:05.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (1:47:23 mem=1679.3M) ***
Total net bbox length = 7.660e+05 (3.825e+05 3.835e+05) (ext = 3.003e+04)
Density distribution unevenness ratio = 3.492%
Move report: Detail placement moves 972 insts, mean move: 13.92 um, max move: 91.40 um
	Max move on inst (t_op/FE_RC_2626_0): (1131.20, 1448.20) --> (1209.60, 1461.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1679.3MB
Summary Report:
Instances move: 972 (out of 13367 movable)
Instances flipped: 0
Mean displacement: 13.92 um
Max displacement: 91.40 um (Instance: t_op/FE_RC_2626_0) (1131.2, 1448.2) -> (1209.6, 1461.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 7.801e+05 (3.912e+05 3.888e+05) (ext = 3.004e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1679.3MB
*** Finished refinePlace (1:47:23 mem=1679.3M) ***
    Moved 111 and flipped 26 of 2139 clock instance(s) during refinement.
    The largest move was 35.4 microns for t_op/u_inFIFO/FIFO_reg[84][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [4.2,4.9)               1
    [4.9,5.6)               0
    [5.6,6.3)               0
    [6.3,7)                 0
    [7,7.7)                 0
    [7.7,8.4)               0
    [8.4,9.1)               0
    [9.1,9.8)               0
    [9.8,10.5)              3
    [10.5,11.2)             1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
        11.2         (854.000,980.200)      (865.200,980.200)      ccl_a clock buffer, uid:A939a (a lib_cell CLKBU8) at (865.200,980.200), in power domain auto-default
         9.8         (1107.400,759.200)     (1097.600,759.200)     ccl_a clock buffer, uid:A93bf (a lib_cell CLKBU8) at (1097.600,759.200), in power domain auto-default
         9.8         (814.800,1461.200)     (824.600,1461.200)     ccl_a clock buffer, uid:A93ca (a lib_cell CLKBU8) at (824.600,1461.200), in power domain auto-default
         9.8         (845.600,980.200)      (855.400,980.200)      ccl_a clock buffer, uid:A93c9 (a lib_cell CLKBU8) at (855.400,980.200), in power domain auto-default
         4.2         (1010.800,1461.200)    (1015.000,1461.200)    ccl_a clock buffer, uid:A93c4 (a lib_cell CLKBU8) at (1015.000,1461.200), in power domain auto-default
         0           (1319.750,741.400)     (1319.750,741.400)     ccl_a clock buffer, uid:A938c (a lib_cell CLKBU8) at (1317.400,733.200), in power domain auto-default
         0           (1327.650,517.000)     (1327.650,517.000)     ccl_a clock buffer, uid:A936b (a lib_cell CLKBU8) at (1323.000,512.200), in power domain auto-default
         0           (1109.750,767.400)     (1109.750,767.400)     ccl_a clock buffer, uid:A936d (a lib_cell CLKBU8) at (1107.400,759.200), in power domain auto-default
         0           (1099.950,767.400)     (1099.950,767.400)     ccl_a clock buffer, uid:A93bf (a lib_cell CLKBU8) at (1097.600,759.200), in power domain auto-default
         0           (860.050,985.000)      (860.050,985.000)      ccl_a clock buffer, uid:A93c9 (a lib_cell CLKBU8) at (855.400,980.200), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after 'Clustering':
      cell counts      : b=65, i=1, icg=0, nicg=0, l=0, total=66
      cell areas       : b=5915.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5969.600um^2
      cell capacitance : b=0.650pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.669pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.326pF, leaf=13.184pF, total=15.509pF
      wire lengths     : top=0.000um, trunk=9330.873um, leaf=47556.460um, total=56887.333um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.006ns]} avg=0.006ns sd=0.000ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=10 avg=0.991ns sd=0.172ns min=0.612ns max=1.230ns {1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=57 avg=1.242ns sd=0.087ns min=0.834ns max=1.366ns {1 <= 1.088ns, 55 <= 1.360ns} {1 <= 1.428ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 65 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.200, max=2.765, avg=2.576, sd=0.131], skew [0.565 vs 0.523*, 99.6% {2.302, 2.765}] (wid=0.099 ws=0.045) (gid=2.676 gs=0.533)
    Skew group summary after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.200, max=2.765, avg=2.576, sd=0.131], skew [0.565 vs 0.523*, 99.6% {2.302, 2.765}] (wid=0.099 ws=0.045) (gid=2.676 gs=0.533)
    Clock network insertion delays are now [2.200ns, 2.765ns] average 2.576ns std.dev 0.131ns
    Legalizer calls during this step: 1622 succeeded with DRC/Color checks: 1622 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:05.7 real=0:00:05.7)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  -----------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  -----------------------------------------------------------------------------------------------------
  Trunk        11       6.091      1         10        3.145      {3 <= 3.600, 3 <= 7.200, 5 <= 10.800}
  Leaf         57      36.368      8         47        5.473      {1 <= 23.400, 36 <= 39, 20 <= 54.600}
  -----------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  -------------------------------------------------------------------------
  Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
              Tried       Failed      Failures       Failures    Failures
  -------------------------------------------------------------------------
  Trunk          60          25            1            1            25
  Leaf          673         354            0            0           354
  -------------------------------------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=13625 and nets=14333 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1619.578M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=65, i=1, icg=0, nicg=0, l=0, total=66
    cell areas       : b=5915.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=5969.600um^2
    cell capacitance : b=0.650pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.669pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.352pF, leaf=13.395pF, total=15.747pF
    wire lengths     : top=0.000um, trunk=9330.873um, leaf=47556.460um, total=56887.333um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=4, worst=[0.032ns, 0.012ns, 0.010ns, 0.001ns]} avg=0.014ns sd=0.013ns sum=0.056ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=10 avg=0.998ns sd=0.174ns min=0.613ns max=1.241ns {1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
    Leaf  : target=1.360ns count=57 avg=1.253ns sd=0.088ns min=0.839ns max=1.392ns {1 <= 1.088ns, 52 <= 1.360ns} {4 <= 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 65 
     Invs: CLKIN4: 1 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.780, avg=2.593, sd=0.136], skew [0.561 vs 0.523*, 99.6% {2.319, 2.780}] (wid=0.101 ws=0.047) (gid=2.690 gs=0.529)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.780, avg=2.593, sd=0.136], skew [0.561 vs 0.523*, 99.6% {2.319, 2.780}] (wid=0.101 ws=0.047) (gid=2.690 gs=0.529)
  Clock network insertion delays are now [2.219ns, 2.780ns] average 2.593ns std.dev 0.136ns
  Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Clustering done. (took cpu=0:00:06.1 real=0:00:06.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.428pF, leaf=13.405pF, total=15.833pF
      wire lengths     : top=0.000um, trunk=9644.272um, leaf=47638.759um, total=57283.031um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=12 avg=0.892ns sd=0.308ns min=0.317ns max=1.241ns {2 <= 0.544ns, 1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.215ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Clock network insertion delays are now [2.219ns, 2.869ns] average 2.604ns std.dev 0.142ns
    Legalizer calls during this step: 162 succeeded with DRC/Color checks: 155 succeeded without DRC/Color checks: 7
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.428pF, leaf=13.405pF, total=15.833pF
      wire lengths     : top=0.000um, trunk=9644.272um, leaf=47638.759um, total=57283.031um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=12 avg=0.892ns sd=0.308ns min=0.317ns max=1.241ns {2 <= 0.544ns, 1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.215ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Clock network insertion delays are now [2.219ns, 2.869ns] average 2.604ns std.dev 0.142ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.428pF, leaf=13.405pF, total=15.833pF
      wire lengths     : top=0.000um, trunk=9644.272um, leaf=47638.759um, total=57283.031um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=12 avg=0.892ns sd=0.308ns min=0.317ns max=1.241ns {2 <= 0.544ns, 1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.215ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Clock network insertion delays are now [2.219ns, 2.869ns] average 2.604ns std.dev 0.142ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.428pF, leaf=13.405pF, total=15.833pF
      wire lengths     : top=0.000um, trunk=9644.272um, leaf=47638.759um, total=57283.031um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=12 avg=0.892ns sd=0.308ns min=0.317ns max=1.241ns {2 <= 0.544ns, 1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.215ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Clock network insertion delays are now [2.219ns, 2.869ns] average 2.604ns std.dev 0.142ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.428pF, leaf=13.405pF, total=15.833pF
      wire lengths     : top=0.000um, trunk=9644.272um, leaf=47638.759um, total=57283.031um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=12 avg=0.892ns sd=0.308ns min=0.317ns max=1.241ns {2 <= 0.544ns, 1 <= 0.816ns, 6 <= 1.088ns, 3 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.215ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=2.219, max=2.869, avg=2.604, sd=0.142], skew [0.650 vs 0.523*, 98.6% {2.346, 2.869}] (wid=0.101 ws=0.047) (gid=2.780 gs=0.619)
    Clock network insertion delays are now [2.219ns, 2.869ns] average 2.604ns std.dev 0.142ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.695pF, leaf=13.405pF, total=16.100pF
      wire lengths     : top=0.000um, trunk=10551.471um, leaf=47638.759um, total=58190.230um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=11 avg=1.027ns sd=0.393ns min=0.320ns max=1.360ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.218ns sd=0.144ns min=0.748ns max=1.355ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.611, max=2.762, avg=2.331, sd=0.276], skew [1.151 vs 0.523*, 63.3% {2.046, 2.569}] (wid=0.160 ws=0.077) (gid=2.667 gs=1.153)
    Skew group summary after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.611, max=2.762, avg=2.331, sd=0.276], skew [1.151 vs 0.523*, 63.3% {2.046, 2.569}] (wid=0.160 ws=0.077) (gid=2.667 gs=1.153)
    Clock network insertion delays are now [1.611ns, 2.762ns] average 2.331ns std.dev 0.276ns
    Legalizer calls during this step: 149 succeeded with DRC/Color checks: 149 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.631pF, leaf=13.403pF, total=16.033pF
      wire lengths     : top=0.000um, trunk=10455.270um, leaf=47630.859um, total=58086.129um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=11 avg=1.009ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.218ns sd=0.143ns min=0.748ns max=1.349ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.155 ws=0.081) (gid=2.575 gs=1.065)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.155 ws=0.081) (gid=2.575 gs=1.065)
    Clock network insertion delays are now [1.602ns, 2.657ns] average 2.293ns std.dev 0.240ns
    Legalizer calls during this step: 212 succeeded with DRC/Color checks: 212 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:04.2 real=0:00:04.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.5 real=0:00:06.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:13.2 real=0:00:13.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.627pF, leaf=13.403pF, total=16.029pF
      wire lengths     : top=0.000um, trunk=10439.671um, leaf=47630.859um, total=58070.530um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=11 avg=1.008ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.218ns sd=0.143ns min=0.748ns max=1.349ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.154 ws=0.081) (gid=2.575 gs=1.065)
    Skew group summary after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.154 ws=0.081) (gid=2.575 gs=1.065)
    Clock network insertion delays are now [1.602ns, 2.657ns] average 2.293ns std.dev 0.240ns
    Legalizer calls during this step: 41 succeeded with DRC/Color checks: 41 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.627pF, leaf=13.403pF, total=16.029pF
      wire lengths     : top=0.000um, trunk=10439.671um, leaf=47630.859um, total=58070.530um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=11 avg=1.008ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.218ns sd=0.143ns min=0.748ns max=1.349ns {3 <= 0.816ns, 2 <= 1.088ns, 54 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.154 ws=0.081) (gid=2.575 gs=1.065)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.602, max=2.657, avg=2.293, sd=0.240], skew [1.055 vs 0.523*, 74% {2.026, 2.550}] (wid=0.154 ws=0.081) (gid=2.575 gs=1.065)
    Clock network insertion delays are now [1.602ns, 2.657ns] average 2.293ns std.dev 0.240ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.625pF, leaf=13.493pF, total=16.118pF
      wire lengths     : top=0.000um, trunk=10426.071um, leaf=48047.259um, total=58473.330um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=11 avg=1.007ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.357ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.855, max=2.653, avg=2.291, sd=0.236], skew [0.797 vs 0.523*, 75.3% {2.047, 2.570}] (wid=0.151 ws=0.079) (gid=2.572 gs=0.849)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.855, max=2.653, avg=2.291, sd=0.236], skew [0.797 vs 0.523*, 75.3% {2.047, 2.570}] (wid=0.151 ws=0.079) (gid=2.572 gs=0.849)
    Clock network insertion delays are now [1.855ns, 2.653ns] average 2.291ns std.dev 0.236ns
    Legalizer calls during this step: 101 succeeded with DRC/Color checks: 100 succeeded without DRC/Color checks: 1
  Reducing clock tree power 2 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Reducing Power done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 5 fraglets and 7 vertices; 45 variables and 136 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.529ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 71 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
          cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
          cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.625pF, leaf=13.493pF, total=16.118pF
          wire lengths     : top=0.000um, trunk=10426.071um, leaf=48047.259um, total=58473.330um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=11 avg=1.007ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.357ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 68 
           Invs: CLKIN4: 1 
        Clock network insertion delays are now [1.855ns, 2.653ns] average 2.291ns std.dev 0.236ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
          cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
          cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.625pF, leaf=13.493pF, total=16.118pF
          wire lengths     : top=0.000um, trunk=10426.071um, leaf=48047.259um, total=58473.330um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=11 avg=1.007ns sd=0.393ns min=0.320ns max=1.359ns {2 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.357ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 68 
           Invs: CLKIN4: 1 
        Clock network insertion delays are now [1.855ns, 2.653ns] average 2.291ns std.dev 0.236ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
          cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
          cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
          wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 72 
           Invs: CLKIN4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
          cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
          cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
          wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBU8: 72 
           Invs: CLKIN4: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.0 real=0:00:01.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
      cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
      cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
      wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 72 
       Invs: CLKIN4: 1 
    Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
    Legalizer calls during this step: 74 succeeded with DRC/Color checks: 74 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.3 real=0:00:01.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
    cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
    cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
    wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
    Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 72 
     Invs: CLKIN4: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
  Skew group summary after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
  Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
      cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
      cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
      wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 72 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Skew group summary after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 26551.2 -> 26552}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 5 fraglets and 7 vertices; 45 variables and 136 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
          cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
          cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
          wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 72 
           Invs: CLKIN4: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
      cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
      cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
      wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 72 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Skew group summary after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {inClock/hold_func_mode,WC: 26551.2 -> 26580.2}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
      cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
      cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
      wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 72 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Skew group summary after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
      cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
      cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.719pF, leaf=13.493pF, total=16.212pF
      wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.326ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.748ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 72 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Skew group summary after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.191, max=2.655, avg=2.512, sd=0.077], skew [0.464 vs 0.523, 100% {2.191, 2.655}] (wid=0.156 ws=0.083) (gid=2.574 gs=0.518)
    Clock network insertion delays are now [2.191ns, 2.655ns] average 2.512ns std.dev 0.077ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=13632 and nets=14340 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1622.633M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=72, i=1, icg=0, nicg=0, l=0, total=73
    cell areas       : b=6552.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6606.600um^2
    cell capacitance : b=0.720pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.739pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.721pF, leaf=13.499pF, total=16.220pF
    wire lengths     : top=0.000um, trunk=10748.371um, leaf=48047.259um, total=58795.630um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=15 avg=0.810ns sd=0.462ns min=0.243ns max=1.327ns {3 <= 0.272ns, 3 <= 0.544ns, 1 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
    Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.749ns max=1.354ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 72 
     Invs: CLKIN4: 1 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.192, max=2.656, avg=2.513, sd=0.077], skew [0.465 vs 0.523, 100% {2.192, 2.656}] (wid=0.156 ws=0.083) (gid=2.575 gs=0.519)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.192, max=2.656, avg=2.513, sd=0.077], skew [0.465 vs 0.523, 100% {2.192, 2.656}] (wid=0.156 ws=0.083) (gid=2.575 gs=0.519)
  Clock network insertion delays are now [2.192ns, 2.656ns] average 2.513ns std.dev 0.077ns
  Merging balancing drivers for power...
    Tried: 73 Succeeded: 1
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.790pF, leaf=13.499pF, total=16.289pF
      wire lengths     : top=0.000um, trunk=11073.771um, leaf=48047.259um, total=59121.030um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=13 avg=0.919ns sd=0.380ns min=0.319ns max=1.340ns {3 <= 0.544ns, 2 <= 0.816ns, 3 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.749ns max=1.356ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Clock network insertion delays are now [2.408ns, 2.930ns] average 2.615ns std.dev 0.141ns
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 26580.2 -> 29303}Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.790pF, leaf=13.499pF, total=16.289pF
      wire lengths     : top=0.000um, trunk=11073.771um, leaf=48047.259um, total=59121.030um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=13 avg=0.919ns sd=0.380ns min=0.319ns max=1.340ns {3 <= 0.544ns, 2 <= 0.816ns, 3 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.749ns max=1.356ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Skew group summary after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Clock network insertion delays are now [2.408ns, 2.930ns] average 2.615ns std.dev 0.141ns
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 26580.2 -> 29303}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.011pF fall=9.011pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.790pF, leaf=13.499pF, total=16.289pF
      wire lengths     : top=0.000um, trunk=11073.771um, leaf=48047.259um, total=59121.030um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=13 avg=0.919ns sd=0.380ns min=0.319ns max=1.340ns {3 <= 0.544ns, 2 <= 0.816ns, 3 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.749ns max=1.356ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Clock network insertion delays are now [2.408ns, 2.930ns] average 2.615ns std.dev 0.141ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 26580.2 -> 29303}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.790pF, leaf=13.499pF, total=16.289pF
      wire lengths     : top=0.000um, trunk=11073.771um, leaf=48047.259um, total=59121.030um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=13 avg=0.919ns sd=0.380ns min=0.319ns max=1.340ns {3 <= 0.544ns, 2 <= 0.816ns, 3 <= 1.088ns, 5 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.226ns sd=0.137ns min=0.749ns max=1.356ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Skew group summary after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.408, max=2.930, avg=2.615, sd=0.141], skew [0.523 vs 0.523, 100% {2.408, 2.930}] (wid=0.127 ws=0.073) (gid=2.815 gs=0.498)
    Clock network insertion delays are now [2.408ns, 2.930ns] average 2.615ns std.dev 0.141ns
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {inClock/hold_func_mode,WC: 26580.2 -> 29303}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=25.300pF fall=25.300pF), of which (rise=16.289pF fall=16.289pF) is wire, and (rise=9.011pF fall=9.011pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:47:35 mem=1679.9M) ***
Total net bbox length = 7.824e+05 (3.923e+05 3.901e+05) (ext = 2.985e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1679.9MB
Summary Report:
Instances move: 0 (out of 13372 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.824e+05 (3.923e+05 3.901e+05) (ext = 2.985e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1679.9MB
*** Finished refinePlace (1:47:35 mem=1679.9M) ***
  Moved 0 and flipped 0 of 2144 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:04.5 real=0:00:04.5)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        72 (unrouted=72, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=690, trialRouted=13775, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 72 for routing of which 72 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87374 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13890  numIgnoredNets=13877
[NR-eGR] There are 13 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 13 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.107600e+04um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.548000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.497511e+04um, number of vias: 40949
[NR-eGR] Layer2(MET2)(V) length: 3.878476e+05um, number of vias: 26600
[NR-eGR] Layer3(MET3)(H) length: 3.708184e+05um, number of vias: 2004
[NR-eGR] Layer4(MET4)(V) length: 6.477014e+04um, number of vias: 0
[NR-eGR] Total length: 9.084113e+05um, number of vias: 69553
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.109423e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.100000e+01um, number of vias: 85
[NR-eGR] Layer2(MET2)(V) length: 7.462750e+02um, number of vias: 83
[NR-eGR] Layer3(MET3)(H) length: 5.689600e+03um, number of vias: 65
[NR-eGR] Layer4(MET4)(V) length: 4.637350e+03um, number of vias: 0
[NR-eGR] Total length: 1.109423e+04um, number of vias: 233
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.109423e+04um, number of vias: 233
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1619.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1619.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87374 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 13  numPreroutedWires = 322
[NR-eGR] Read numTotalNets=13890  numIgnoredNets=13831
[NR-eGR] There are 59 clock nets ( 59 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 59 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.631900e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       4( 0.03%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.728741e+04um, number of vias: 42926
[NR-eGR] Layer2(MET2)(V) length: 4.048256e+05um, number of vias: 28327
[NR-eGR] Layer3(MET3)(H) length: 3.920751e+05um, number of vias: 2616
[NR-eGR] Layer4(MET4)(V) length: 7.275734e+04um, number of vias: 0
[NR-eGR] Total length: 9.569455e+05um, number of vias: 73869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.853420e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.312300e+03um, number of vias: 1977
[NR-eGR] Layer2(MET2)(V) length: 1.697800e+04um, number of vias: 1727
[NR-eGR] Layer3(MET3)(H) length: 2.125670e+04um, number of vias: 612
[NR-eGR] Layer4(MET4)(V) length: 7.987201e+03um, number of vias: 0
[NR-eGR] Total length: 4.853420e+04um, number of vias: 4316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.853420e+04um, number of vias: 4316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1619.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.7 real=0:00:00.7)
Set FIXED routing status on 72 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=72, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=690, trialRouted=13775, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.8 real=0:00:00.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=13630 and nets=14537 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1619.578M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
          cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
          cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.755pF, leaf=11.847pF, total=14.602pF
          wire lengths     : top=0.000um, trunk=11094.225um, leaf=48534.202um, total=59628.427um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=13 avg=0.911ns sd=0.377ns min=0.310ns max=1.339ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.148ns sd=0.129ns min=0.684ns max=1.313ns {4 <= 0.816ns, 6 <= 1.088ns, 49 <= 1.360ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 70 
           Invs: CLKIN4: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Skew group summary eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Clock network insertion delays are now [2.364ns, 2.906ns] average 2.579ns std.dev 0.142ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
          cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
          cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.755pF, leaf=11.847pF, total=14.602pF
          wire lengths     : top=0.000um, trunk=11094.225um, leaf=48534.202um, total=59628.427um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=13 avg=0.911ns sd=0.377ns min=0.310ns max=1.339ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.148ns sd=0.129ns min=0.684ns max=1.313ns {4 <= 0.816ns, 6 <= 1.088ns, 49 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 70 
           Invs: CLKIN4: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Skew group summary eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Clock network insertion delays are now [2.364ns, 2.906ns] average 2.579ns std.dev 0.142ns
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 57 variables and 176 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 373 long paths. The largest offset applied was 0.186ns
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          inClock/hold_func_mode    2073       373       17.993%      0.186ns       2.906ns         2.720ns
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.000        0.020       243
            0.020        0.040        39
            0.040        0.060         0
            0.060        0.080         0
            0.080        0.100         0
            0.100        0.120         0
            0.120        0.140         0
            0.140        0.160        45
            0.160        0.180         5
            0.180      and above      41
          -------------------------------
          
          Mean=0.050ns Median=0.014ns Std.Dev=0.069ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 21, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 51, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 21, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 20, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
          cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
          cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.755pF, leaf=11.847pF, total=14.602pF
          wire lengths     : top=0.000um, trunk=11094.225um, leaf=48534.202um, total=59628.427um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=13 avg=0.911ns sd=0.377ns min=0.310ns max=1.339ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.148ns sd=0.129ns min=0.684ns max=1.313ns {4 <= 0.816ns, 6 <= 1.088ns, 49 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 70 
           Invs: CLKIN4: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Skew group summary eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Clock network insertion delays are now [2.364ns, 2.906ns] average 2.579ns std.dev 0.142ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 72, tested: 72, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
          cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
          cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.755pF, leaf=11.847pF, total=14.602pF
          wire lengths     : top=0.000um, trunk=11094.225um, leaf=48534.202um, total=59628.427um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=13 avg=0.911ns sd=0.377ns min=0.310ns max=1.339ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
          Leaf  : target=1.360ns count=59 avg=1.148ns sd=0.129ns min=0.684ns max=1.313ns {4 <= 0.816ns, 6 <= 1.088ns, 49 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 70 
           Invs: CLKIN4: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Skew group summary eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
        Clock network insertion delays are now [2.364ns, 2.906ns] average 2.579ns std.dev 0.142ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 25 insts, 50 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:47:37 mem=1676.8M) ***
Total net bbox length = 7.824e+05 (3.923e+05 3.901e+05) (ext = 2.985e+04)
Density distribution unevenness ratio = 3.881%
Move report: Detail placement moves 123 insts, mean move: 16.69 um, max move: 74.80 um
	Max move on inst (t_op/U4215): (714.00, 1461.20) --> (723.80, 1526.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1676.8MB
Summary Report:
Instances move: 123 (out of 13372 movable)
Instances flipped: 0
Mean displacement: 16.69 um
Max displacement: 74.80 um (Instance: t_op/U4215) (714, 1461.2) -> (723.8, 1526.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 7.840e+05 (3.929e+05 3.911e+05) (ext = 2.985e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1676.8MB
*** Finished refinePlace (1:47:37 mem=1676.8M) ***
  Moved 0 and flipped 0 of 2144 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
    cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
    cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.755pF, leaf=11.847pF, total=14.602pF
    wire lengths     : top=0.000um, trunk=11094.225um, leaf=48534.202um, total=59628.427um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=13 avg=0.911ns sd=0.377ns min=0.310ns max=1.339ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
    Leaf  : target=1.360ns count=59 avg=1.148ns sd=0.129ns min=0.684ns max=1.313ns {4 <= 0.816ns, 6 <= 1.088ns, 49 <= 1.360ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 70 
     Invs: CLKIN4: 1 
  Primary reporting skew group before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
  Skew group summary before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.364, max=2.906, avg=2.579, sd=0.142], skew [0.542 vs 0.523*, 97.8% {2.364, 2.887}] (wid=0.131 ws=0.078) (gid=2.786 gs=0.511)
  Clock network insertion delays are now [2.364ns, 2.906ns] average 2.579ns std.dev 0.142ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=72, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=690, trialRouted=13775, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 72 for routing of which 72 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87374 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=13890  numIgnoredNets=13877
[NR-eGR] There are 13 clock nets ( 13 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 13 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 13 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.107600e+04um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.548000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.497511e+04um, number of vias: 40949
[NR-eGR] Layer2(MET2)(V) length: 3.878476e+05um, number of vias: 26600
[NR-eGR] Layer3(MET3)(H) length: 3.708184e+05um, number of vias: 2004
[NR-eGR] Layer4(MET4)(V) length: 6.477014e+04um, number of vias: 0
[NR-eGR] Total length: 9.084113e+05um, number of vias: 69553
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.109423e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.100000e+01um, number of vias: 85
[NR-eGR] Layer2(MET2)(V) length: 7.462750e+02um, number of vias: 83
[NR-eGR] Layer3(MET3)(H) length: 5.689600e+03um, number of vias: 65
[NR-eGR] Layer4(MET4)(V) length: 4.637350e+03um, number of vias: 0
[NR-eGR] Total length: 1.109423e+04um, number of vias: 233
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.109423e+04um, number of vias: 233
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1619.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1619.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87374 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 13  numPreroutedWires = 322
[NR-eGR] Read numTotalNets=13890  numIgnoredNets=13831
[NR-eGR] There are 59 clock nets ( 59 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 59 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.631900e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       4( 0.03%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.728741e+04um, number of vias: 42926
[NR-eGR] Layer2(MET2)(V) length: 4.048256e+05um, number of vias: 28327
[NR-eGR] Layer3(MET3)(H) length: 3.920751e+05um, number of vias: 2616
[NR-eGR] Layer4(MET4)(V) length: 7.275734e+04um, number of vias: 0
[NR-eGR] Total length: 9.569455e+05um, number of vias: 73869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.853420e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.312300e+03um, number of vias: 1977
[NR-eGR] Layer2(MET2)(V) length: 1.697800e+04um, number of vias: 1727
[NR-eGR] Layer3(MET3)(H) length: 2.125670e+04um, number of vias: 612
[NR-eGR] Layer4(MET4)(V) length: 7.987201e+03um, number of vias: 0
[NR-eGR] Total length: 4.853420e+04um, number of vias: 4316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.853420e+04um, number of vias: 4316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1619.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31934_cimeld105_xph2app102_nxy21g/.rgfKmhJRa
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.7 real=0:00:00.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 72 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 72 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/14 09:28:03, mem=1286.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 14 09:28:03 2022
#
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jun 14 09:28:03 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 14534 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1293.29 (MB), peak = 1449.11 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Tue Jun 14 09:28:05 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.77 (MB)
#Total memory = 1293.39 (MB)
#Peak memory = 1449.11 (MB)
#
#
#Start global routing on Tue Jun 14 09:28:05 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jun 14 09:28:05 2022
#
#Start routing resource analysis on Tue Jun 14 09:28:05 2022
#
#Routing resource analysis is done on Tue Jun 14 09:28:06 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         822         855       10816    82.27%
#  MET2           V         755         809       10816    45.86%
#  MET3           H         956         721       10816    44.08%
#  MET4           V         811         753       10816    44.76%
#  --------------------------------------------------------------
#  Total                   3345      48.45%       43264    54.24%
#
#  72 nets (0.50%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jun 14 09:28:06 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.81 (MB), peak = 1449.11 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.89 (MB), peak = 1449.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.87 (MB), peak = 1449.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.95 (MB), peak = 1449.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.95 (MB), peak = 1449.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 690 (skipped).
#Total number of selected nets for routing = 72.
#Total number of unselected nets (but routable) for routing = 13775 (skipped).
#Total number of nets in the design = 14537.
#
#13775 skipped nets do not have any wires.
#72 routable nets have only global wires.
#72 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 72               0  
#------------------------------------------------
#        Total                 72               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 72           13775  
#------------------------------------------------
#        Total                 72           13775  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          1(0.04%)   (0.04%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 72
#Total wire length = 56721 um.
#Total half perimeter of net bounding box = 30719 um.
#Total wire length on LAYER MET1 = 945 um.
#Total wire length on LAYER MET2 = 16695 um.
#Total wire length on LAYER MET3 = 26523 um.
#Total wire length on LAYER MET4 = 12558 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
# MET1             2194
# MET2             1386
# MET3              526
#-----------------------
#                  4106 
#
#Total number of involved priority nets 72
#Maximum src to sink distance for priority net 1517.8
#Average of max src_to_sink distance for priority net 356.6
#Average of ave src_to_sink distance for priority net 210.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.04 (MB)
#Total memory = 1301.44 (MB)
#Peak memory = 1449.11 (MB)
#
#Finished global routing on Tue Jun 14 09:28:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1294.52 (MB), peak = 1449.11 (MB)
#Start Track Assignment.
#Done with 999 horizontal wires in 1 hboxes and 1181 vertical wires in 1 hboxes.
#Done with 15 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 72
#Total wire length = 62548 um.
#Total half perimeter of net bounding box = 30719 um.
#Total wire length on LAYER MET1 = 6031 um.
#Total wire length on LAYER MET2 = 16455 um.
#Total wire length on LAYER MET3 = 26999 um.
#Total wire length on LAYER MET4 = 13064 um.
#Total number of vias = 4106
#Up-Via Summary (total 4106):
#           
#-----------------------
# MET1             2194
# MET2             1386
# MET3              526
#-----------------------
#                  4106 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.91 (MB), peak = 1449.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.33 (MB)
#Total memory = 1295.92 (MB)
#Peak memory = 1449.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.1% of the total area was rechecked for DRC, and 42.9% required routing.
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1341.07 (MB), peak = 1449.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.14 (MB), peak = 1449.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.14 (MB), peak = 1449.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 72
#Total wire length = 61239 um.
#Total half perimeter of net bounding box = 30719 um.
#Total wire length on LAYER MET1 = 20 um.
#Total wire length on LAYER MET2 = 2420 um.
#Total wire length on LAYER MET3 = 32664 um.
#Total wire length on LAYER MET4 = 26136 um.
#Total number of vias = 6543
#Up-Via Summary (total 6543):
#           
#-----------------------
# MET1             2214
# MET2             2207
# MET3             2122
#-----------------------
#                  6543 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 8.98 (MB)
#Total memory = 1304.91 (MB)
#Peak memory = 1449.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 9.00 (MB)
#Total memory = 1304.91 (MB)
#Peak memory = 1449.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 22.43 (MB)
#Total memory = 1308.95 (MB)
#Peak memory = 1449.11 (MB)
#Number of warnings = 55
#Total number of warnings = 59
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 14 09:28:38 2022
#
% End globalDetailRoute (date=06/14 09:28:38, total cpu=0:00:35.4, real=0:00:35.0, peak res=1340.9M, current mem=1309.0M)
        NanoRoute done. (took cpu=0:00:35.4 real=0:00:35.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 72 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000           8
       200.000      400.000          54
       400.000      600.000           2
       600.000      800.000           3
       800.000     1000.000           4
      1000.000     1200.000           0
      1200.000     1400.000           0
      1400.000     1600.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          32
        0.000     10.000          30
       10.000     20.000           5
       20.000     30.000           3
       30.000     40.000           1
       40.000     50.000           0
       50.000     60.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net t_op/CTS_274 (33 terminals)
    Guided length:  max path =   313.400um, total =   748.798um
    Routed length:  max path =   351.300um, total =   880.900um
    Deviation:      max path =    12.093%,  total =    17.642%

    Net t_op/CTS_262 (40 terminals)
    Guided length:  max path =   288.800um, total =   956.497um
    Routed length:  max path =   309.900um, total =  1083.100um
    Deviation:      max path =     7.306%,  total =    13.236%

    Net t_op/CTS_226 (44 terminals)
    Guided length:  max path =   295.100um, total =   828.300um
    Routed length:  max path =   287.100um, total =   914.000um
    Deviation:      max path =    -2.711%,  total =    10.346%

    Net t_op/CTS_213 (37 terminals)
    Guided length:  max path =   333.200um, total =   870.700um
    Routed length:  max path =   330.600um, total =   952.100um
    Deviation:      max path =    -0.780%,  total =     9.349%

    Net t_op/CTS_238 (32 terminals)
    Guided length:  max path =   283.800um, total =   862.000um
    Routed length:  max path =   295.200um, total =   934.250um
    Deviation:      max path =     4.017%,  total =     8.382%

    Net t_op/CTS_270 (36 terminals)
    Guided length:  max path =   352.000um, total =   789.800um
    Routed length:  max path =   347.900um, total =   849.200um
    Deviation:      max path =    -1.165%,  total =     7.521%

    Net t_op/CTS_210 (34 terminals)
    Guided length:  max path =   303.600um, total =   927.499um
    Routed length:  max path =   326.300um, total =   946.150um
    Deviation:      max path =     7.477%,  total =     2.011%

    Net t_op/CTS_252 (41 terminals)
    Guided length:  max path =   336.300um, total =   757.700um
    Routed length:  max path =   333.700um, total =   812.800um
    Deviation:      max path =    -0.773%,  total =     7.272%

    Net t_op/CTS_271 (40 terminals)
    Guided length:  max path =   336.400um, total =   870.000um
    Routed length:  max path =   333.800um, total =   933.000um
    Deviation:      max path =    -0.773%,  total =     7.241%

    Net t_op/CTS_209 (38 terminals)
    Guided length:  max path =   328.600um, total =   942.600um
    Routed length:  max path =   326.000um, total =  1006.000um
    Deviation:      max path =    -0.791%,  total =     6.726%

Set FIXED routing status on 72 net(s)
Set FIXED placed status on 71 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=72, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=14465, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=87374 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 72  numPreroutedWires = 8607
[NR-eGR] Read numTotalNets=13890  numIgnoredNets=72
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 13775 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13775 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.43% H + 0.00% V. EstWL: 8.660600e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      74( 0.49%)       1( 0.01%)       0( 0.00%)   ( 0.50%) 
[NR-eGR] Layer3      46( 0.28%)       0( 0.00%)       0( 0.00%)   ( 0.28%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      120( 0.23%)       1( 0.00%)       0( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 8.201371e+04um, number of vias: 43093
[NR-eGR] Layer2(MET2)(V) length: 3.923602e+05um, number of vias: 29499
[NR-eGR] Layer3(MET3)(H) length: 4.094818e+05um, number of vias: 4214
[NR-eGR] Layer4(MET4)(V) length: 9.259299e+04um, number of vias: 0
[NR-eGR] Total length: 9.764487e+05um, number of vias: 76806
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        72 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=72, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=690, trialRouted=13775, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:36.7 real=0:00:36.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=13630 and nets=14537 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1653.145M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
    cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
    cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.860pF, leaf=13.874pF, total=16.735pF
    wire lengths     : top=0.000um, trunk=11209.875um, leaf=50029.100um, total=61238.975um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=6, worst=[0.052ns, 0.048ns, 0.047ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.038ns sd=0.014ns sum=0.229ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=13 avg=0.935ns sd=0.387ns min=0.324ns max=1.358ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
    Leaf  : target=1.360ns count=59 avg=1.244ns sd=0.144ns min=0.737ns max=1.412ns {4 <= 0.816ns, 49 <= 1.360ns} {6 <= 1.428ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 70 
     Invs: CLKIN4: 1 
  Primary reporting skew group after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
  Skew group summary after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
  Clock network insertion delays are now [2.428ns, 2.974ns] average 2.654ns std.dev 0.145ns
  CCOpt::Phase::Routing done. (took cpu=0:00:37.1 real=0:00:37.1)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 72, tested: 72, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf               6 (100.0%)           0           0            0                    0                  6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              6 (100%)      -           -            -                           0 (100%)           6 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.860pF, leaf=13.874pF, total=16.735pF
      wire lengths     : top=0.000um, trunk=11209.875um, leaf=50029.100um, total=61238.975um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=6, worst=[0.052ns, 0.048ns, 0.047ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.038ns sd=0.014ns sum=0.229ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=13 avg=0.935ns sd=0.387ns min=0.324ns max=1.358ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.244ns sd=0.144ns min=0.737ns max=1.412ns {4 <= 0.816ns, 49 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
    Clock network insertion delays are now [2.428ns, 2.974ns] average 2.654ns std.dev 0.145ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 55 variables and 168 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 72, tested: 72, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf               6 (100.0%)           0           0            0                    0                  6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              6 (100%)      -           -            -                           0 (100%)           6 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.860pF, leaf=13.874pF, total=16.735pF
      wire lengths     : top=0.000um, trunk=11209.875um, leaf=50029.100um, total=61238.975um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=6, worst=[0.052ns, 0.048ns, 0.047ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.038ns sd=0.014ns sum=0.229ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=13 avg=0.935ns sd=0.387ns min=0.324ns max=1.358ns {3 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.244ns sd=0.144ns min=0.737ns max=1.412ns {4 <= 0.816ns, 49 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
    Skew group summary PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=2.974, avg=2.654, sd=0.145], skew [0.546 vs 0.523*, 96.7% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.844 gs=0.511)
    Clock network insertion delays are now [2.428ns, 2.974ns] average 2.654ns std.dev 0.145ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 3 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 72, nets tested: 72, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 4, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=73, i=1, icg=0, nicg=0, l=0, total=74
      cell areas       : b=6643.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6679.400um^2
      cell capacitance : b=0.730pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.740pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.889pF, leaf=13.865pF, total=16.754pF
      wire lengths     : top=0.000um, trunk=11271.775um, leaf=49967.200um, total=61238.975um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=4, worst=[0.048ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.033ns sd=0.014ns sum=0.130ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=15 avg=0.863ns sd=0.402ns min=0.316ns max=1.358ns {5 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=60 avg=1.215ns sd=0.176ns min=0.632ns max=1.408ns {6 <= 0.816ns, 1 <= 1.088ns, 49 <= 1.360ns} {4 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 73 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.002, avg=2.656, sd=0.149], skew [0.574 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.871 gs=0.538)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.002, avg=2.656, sd=0.149], skew [0.574 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.871 gs=0.538)
    Clock network insertion delays are now [2.428ns, 3.002ns] average 2.656ns std.dev 0.149ns
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -----------------------------------------------------------------------------------------------------------------
    top                0                   0           0            0                    0                  0 (0.0%)
    trunk              5 (71.4%)           0           0            0                    0                  5 (71.4%)
    leaf               2 (28.6%)           0           0            0                    0                  2 (28.6%)
    -----------------------------------------------------------------------------------------------------------------
    Total              7 (100%)     -           -            -                           0 (100%)           7 (100%)
    -----------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=73, i=1, icg=0, nicg=0, l=0, total=74
      cell areas       : b=6643.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6679.400um^2
      cell capacitance : b=0.730pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.740pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.889pF, leaf=13.865pF, total=16.754pF
      wire lengths     : top=0.000um, trunk=11271.775um, leaf=49967.200um, total=61238.975um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=4, worst=[0.048ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.033ns sd=0.014ns sum=0.130ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=1.360ns count=15 avg=0.863ns sd=0.402ns min=0.316ns max=1.358ns {5 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
      Leaf  : target=1.360ns count=60 avg=1.215ns sd=0.176ns min=0.632ns max=1.408ns {6 <= 0.816ns, 1 <= 1.088ns, 49 <= 1.360ns} {4 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBU8: 73 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.002, avg=2.656, sd=0.149], skew [0.574 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.871 gs=0.538)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.002, avg=2.656, sd=0.149], skew [0.574 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.871 gs=0.538)
    Clock network insertion delays are now [2.428ns, 3.002ns] average 2.656ns std.dev 0.149ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:48:15 mem=1713.4M) ***
Total net bbox length = 7.842e+05 (3.930e+05 3.912e+05) (ext = 2.985e+04)
Density distribution unevenness ratio = 3.879%
Move report: Detail placement moves 70 insts, mean move: 12.49 um, max move: 56.40 um
	Max move on inst (t_op/FE_RC_5281_0): (704.20, 668.20) --> (747.60, 681.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1713.4MB
Summary Report:
Instances move: 70 (out of 13375 movable)
Instances flipped: 0
Mean displacement: 12.49 um
Max displacement: 56.40 um (Instance: t_op/FE_RC_5281_0) (704.2, 668.2) -> (747.6, 681.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 7.851e+05 (3.937e+05 3.914e+05) (ext = 2.985e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1713.4MB
*** Finished refinePlace (1:48:15 mem=1713.4M) ***
    Moved 0 and flipped 0 of 2147 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Set dirty flag on 88 insts, 36 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=13633 and nets=14540 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1653.145M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        75 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=75, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 14465 (unrouted=690, trialRouted=13775, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=647, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        73      6643.000       0.730
  Inverters                       1        36.400       0.010
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            74      6679.400       0.740
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     11306.900
  Leaf      49992.950
  Total     61299.850
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.740     2.891     3.631
  Leaf     8.292    13.866    22.158
  Total    9.032    16.757    25.789
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2073     8.292     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         4       0.033       0.014      0.130    [0.048, 0.041, 0.025, 0.017]
  -------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       1.360      15       0.864       0.402      0.320    1.358    {5 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}          -
  Leaf        1.360      60       1.215       0.176      0.634    1.408    {6 <= 0.816ns, 1 <= 1.088ns, 49 <= 1.360ns}                 {4 <= 1.428ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBU8    buffer       73       6643.000
  CLKIN2    inverter      1         36.400
  -----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.428     3.005     0.577    0.523*           0.076           0.021           2.656        0.149     95.6% {2.428, 2.951}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.428     3.005     0.577    0.523*           0.076           0.021           2.656        0.149     95.6% {2.428, 2.951}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    Min        2.428    t_op/u_decoder/iq_demod/o_Q_prefilter_reg[4]/C
  corner_max:setup.late    inClock/hold_func_mode    Max        3.005    t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[4]/C
  ---------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [2.428ns, 3.005ns] average 2.656ns std.dev 0.149ns
  
  Found a total of 172 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
  -----------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[64][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[65][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[68][0]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[69][0]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[69][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[71][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[72][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[73][1]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[75][0]/C
  corner_max:setup.late    0.048    1.360    1.408    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[75][1]/C
  -----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1741.91)
Total number of fetched objects 15726
Total number of fetched objects 15726
End delay calculation. (MEM=1780.88 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1780.88 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.6556
	 Executing: set_clock_latency -source -early -max -rise -2.6556 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.6556
	 Executing: set_clock_latency -source -late -max -rise -2.6556 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.68887
	 Executing: set_clock_latency -source -early -max -fall -2.68887 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.68887
	 Executing: set_clock_latency -source -late -max -fall -2.68887 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.640163
	 Executing: set_clock_latency -source -early -min -rise -0.640163 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.640163
	 Executing: set_clock_latency -source -late -min -rise -0.640163 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.663274
	 Executing: set_clock_latency -source -early -min -fall -0.663274 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.663274
	 Executing: set_clock_latency -source -late -min -fall -0.663274 [get_pins io_inClock/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=73, i=1, icg=0, nicg=0, l=0, total=74
  cell areas       : b=6643.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6679.400um^2
  cell capacitance : b=0.730pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.740pF
  sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=2.891pF, leaf=13.866pF, total=16.757pF
  wire lengths     : top=0.000um, trunk=11306.900um, leaf=49992.950um, total=61299.850um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=4, worst=[0.048ns, 0.041ns, 0.025ns, 0.017ns]} avg=0.033ns sd=0.014ns sum=0.130ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=15 avg=0.864ns sd=0.402ns min=0.320ns max=1.358ns {5 <= 0.544ns, 2 <= 0.816ns, 2 <= 1.088ns, 6 <= 1.360ns}
  Leaf  : target=1.360ns count=60 avg=1.215ns sd=0.176ns min=0.634ns max=1.408ns {6 <= 0.816ns, 1 <= 1.088ns, 49 <= 1.360ns} {4 <= 1.428ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 73 
   Invs: CLKIN2: 1 
Primary reporting skew group after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.005, avg=2.656, sd=0.149], skew [0.577 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.874 gs=0.541)
Skew group summary after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.428, max=3.005, avg=2.656, sd=0.149], skew [0.577 vs 0.523*, 95.6% {2.428, 2.951}] (wid=0.141 ws=0.076) (gid=2.874 gs=0.541)
Clock network insertion delays are now [2.428ns, 3.005ns] average 2.656ns std.dev 0.149ns
Logging CTS constraint violations...
  Clock tree inClock has 4 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 42 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_24 (a lib_cell CLKBU8) at (709.800,1409.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[75][1]/C with a slew time target of 1.360ns. Achieved a slew time of 1.408ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 42 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_29 (a lib_cell CLKBU8) at (1125.600,1461.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_29/Q with a slew time target of 1.360ns. Achieved a slew time of 1.401ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 44 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_35 (a lib_cell CLKBU8) at (1107.400,759.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/my_rotation/present_angle_reg[1][1]/C with a slew time target of 1.360ns. Achieved a slew time of 1.385ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 44 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_17 (a lib_cell CLKBU8) at (687.400,1617.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[32][3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.376ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.523ns for skew group inClock/hold_func_mode in half corner corner_max:setup.late. Achieved skew of 0.577ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.6 real=0:00:01.6)
Copying last skew targets (including wire skew targets) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:01:01 real=0:01:01)
Runtime Summary
===============
Clock Runtime:  (32%) Core CTS          19.81 (Init 0.65, Construction 12.70, Implementation 4.25, eGRPC 0.83, PostConditioning 0.71, Other 0.67)
Clock Runtime:  (65%) CTS services      39.98 (RefinePlace 1.27, EarlyGlobalClock 1.34, NanoRoute 35.44, ExtractRC 0.30, TimingAnalysis 1.63)
Clock Runtime:   (1%) Other CTS          0.92 (Init 0.48, CongRepair 0.44)
Clock Runtime: (100%) Total             60.70

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 11 warning(s), 0 error(s)

#% End ccopt_design (date=06/14 09:28:42, total cpu=0:01:01, real=0:01:01, peak res=1449.1M, current mem=1341.3M)
<CMD> pan -489.716 -27.676
<CMD> pan 54.239 470.499
<CMD> pan 36.594 187.546
<CMD> pan 23.414 111.158
<CMD> uiSetTool select
<CMD> pan 15.251 231.574
<CMD> pan -44.186 -1084.038
<CMD> fit
<CMD> pan -783.530 375.526
<CMD> pan -44.878 99.728
<CMD> pan -44.901 164.635

*** Memory Usage v#1 (Current mem = 1625.129M, initial mem = 184.402M) ***
*** Message Summary: 2458 warning(s), 22 error(s)

--- Ending "Innovus" (totcpu=1:50:39, real=15:56:45, mem=1625.1M) ---
