{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700083697852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700083697852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:58:17 2023 " "Processing started: Thu Nov 16 00:58:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700083697852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700083697852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700083697852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700083698274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/waveform.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/waveform.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveform " "Found entity 1: waveform" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/wave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinwave " "Found entity 1: sinwave" {  } { { "../LAB3/sinwave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/sinwave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../LAB3/pwm.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux82.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux82.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux82 " "Found entity 1: mux82" {  } { { "../LAB3/mux82.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux82.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../LAB3/mux8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "../LAB3/mux6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DDS.v(17) " "Verilog HDL Expression warning at DDS.v(17): truncated literal to match 7 bits" {  } { { "../LAB3/DDS.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../LAB3/DDS.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/couter6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/couter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "../LAB3/couter6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/couter6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter9 " "Found entity 1: counter9" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "../LAB3/counter8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../LAB3/controller.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/amp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/amp.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp " "Found entity 1: amp" {  } { { "../LAB3/amp.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/amp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 l3 " "Found entity 1: l3" {  } { { "l3.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083698383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083698383 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wave.v(12) " "Verilog HDL Instantiation warning at wave.v(12): instance has no name" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1700083698383 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wave.v(13) " "Verilog HDL Instantiation warning at wave.v(13): instance has no name" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1700083698383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l3 " "Elaborating entity \"l3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1700083698430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst5 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst5\"" {  } { { "l3.bdf" "inst5" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 304 848 984 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 PWM:inst5\|counter8:cnt " "Elaborating entity \"counter8\" for hierarchy \"PWM:inst5\|counter8:cnt\"" {  } { { "../LAB3/pwm.v" "cnt" { Text "C:/Users/DLD lab 7/Desktop/LAB3/pwm.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter8.v(6) " "Verilog HDL assignment warning at counter8.v(6): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/counter8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter8.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700083698430 "|l3|wave:inst3|waveform:comb_3|counter8:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp amp:inst " "Elaborating entity \"amp\" for hierarchy \"amp:inst\"" {  } { { "l3.bdf" "inst" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 16 616 776 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:inst3 " "Elaborating entity \"wave\" for hierarchy \"wave:inst3\"" {  } { { "l3.bdf" "inst3" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 96 360 520 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform wave:inst3\|waveform:comb_3 " "Elaborating entity \"waveform\" for hierarchy \"wave:inst3\|waveform:comb_3\"" {  } { { "../LAB3/wave.v" "comb_3" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform.v(10) " "Verilog HDL assignment warning at waveform.v(10): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700083698445 "|l3|wave:inst3|waveform:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform.v(11) " "Verilog HDL assignment warning at waveform.v(11): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700083698445 "|l3|wave:inst3|waveform:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinwave wave:inst3\|sinwave:comb_4 " "Elaborating entity \"sinwave\" for hierarchy \"wave:inst3\|sinwave:comb_4\"" {  } { { "../LAB3/wave.v" "comb_4" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS wave:inst3\|sinwave:comb_4\|DDS:dds " "Elaborating entity \"DDS\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\"" {  } { { "../LAB3/sinwave.v" "dds" { Text "C:/Users/DLD lab 7/Desktop/LAB3/sinwave.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 wave:inst3\|sinwave:comb_4\|DDS:dds\|counter6:cnt " "Elaborating entity \"counter6\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|counter6:cnt\"" {  } { { "../LAB3/DDS.v" "cnt" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 couter6.v(7) " "Verilog HDL assignment warning at couter6.v(7): truncated value with size 32 to match size of target (6)" {  } { { "../LAB3/couter6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/couter6.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700083698445 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wave:inst3\|sinwave:comb_4\|DDS:dds\|controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|controller:ctrl\"" {  } { { "../LAB3/DDS.v" "ctrl" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 wave:inst3\|sinwave:comb_4\|DDS:dds\|mux6:mux6b " "Elaborating entity \"mux6\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|mux6:mux6b\"" {  } { { "../LAB3/DDS.v" "mux6b" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom\"" {  } { { "../LAB3/DDS.v" "rom" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698461 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "datastore.data_a 0 ROM.v(4) " "Net \"datastore.data_a\" at ROM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1700083698461 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "datastore.waddr_a 0 ROM.v(4) " "Net \"datastore.waddr_a\" at ROM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1700083698461 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "datastore.we_a 0 ROM.v(4) " "Net \"datastore.we_a\" at ROM.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1700083698461 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 wave:inst3\|sinwave:comb_4\|DDS:dds\|mux8:mux8b " "Elaborating entity \"mux8\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|mux8:mux8b\"" {  } { { "../LAB3/DDS.v" "mux8b" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux82 wave:inst3\|mux82:mux " "Elaborating entity \"mux82\" for hierarchy \"wave:inst3\|mux82:mux\"" {  } { { "../LAB3/wave.v" "mux" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9 counter9:inst2 " "Elaborating entity \"counter9\" for hierarchy \"counter9:inst2\"" {  } { { "l3.bdf" "inst2" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 272 152 296 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700083698492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter9.v(9) " "Verilog HDL assignment warning at counter9.v(9): truncated value with size 32 to match size of target (9)" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700083698492 "|l3|counter9:inst2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom\|datastore " "RAM logic \"wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom\|datastore\" is uninferred due to inappropriate RAM size" {  } { { "../LAB3/ROM.v" "datastore" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1700083698742 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1700083698742 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wave:inst3\|waveform:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wave:inst3\|waveform:comb_3\|Div0\"" {  } { { "../LAB3/waveform.v" "Div0" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1700083699007 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1700083699007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:inst3\|waveform:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wave:inst3\|waveform:comb_3\|lpm_divide:Div0\"" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1700083699069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:inst3\|waveform:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"wave:inst3\|waveform:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700083699069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700083699069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700083699069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700083699069 ""}  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1700083699069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083699147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083699147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083699147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083699147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083699178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083699178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083699256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083699256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700083699319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700083699319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1700083700941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1700083701113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1700083701113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1700083701175 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1700083701175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1700083701175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1700083701175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700083701206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:58:21 2023 " "Processing ended: Thu Nov 16 00:58:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700083701206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700083701206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700083701206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083701206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700083702392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700083702392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:58:22 2023 " "Processing started: Thu Nov 16 00:58:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700083702392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700083702392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off l3 -c l3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700083702392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700083702548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "l3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"l3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1700083702548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700083702610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700083702610 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1700083702798 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1700083702813 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700083703219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700083703219 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1700083703219 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1700083703219 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700083703219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700083703219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1700083703219 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1700083703219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "l3.sdc " "Synopsys Design Constraints File file not found: 'l3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1700083703344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1700083703344 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1700083703344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~8 " "Destination node counter9:inst2\|count~8" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~7 " "Destination node counter9:inst2\|count~7" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~6 " "Destination node counter9:inst2\|count~6" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~5 " "Destination node counter9:inst2\|count~5" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~4 " "Destination node counter9:inst2\|count~4" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~3 " "Destination node counter9:inst2\|count~3" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~2 " "Destination node counter9:inst2\|count~2" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~1 " "Destination node counter9:inst2\|count~1" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1700083703375 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "l3.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 584 288 456 600 "clk50" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1700083703375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter9:inst2\|Equal0  " "Automatically promoted node counter9:inst2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1700083703375 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter9:inst2\|count~20 " "Destination node counter9:inst2\|count~20" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 6 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|count~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 505 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1700083703375 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1700083703375 ""}  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 11 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter9:inst2|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1700083703375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1700083703468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1700083703468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1700083703468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1700083703468 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700083703484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1700083705231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700083705356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1700083705356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1700083705964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700083705964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1700083706386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/DLD lab 7/Desktop/New folder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1700083707415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1700083707415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700083707977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1700083707977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1700083707977 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1700083708008 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO 0 " "Pin \"GPIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1700083708008 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1700083708008 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1700083708180 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1700083708211 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1700083708398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1700083708710 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1700083708741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 7/Desktop/New folder/output_files/l3.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 7/Desktop/New folder/output_files/l3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1700083708866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700083709038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:58:29 2023 " "Processing ended: Thu Nov 16 00:58:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700083709038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700083709038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700083709038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083709038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700083710286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700083710286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:58:30 2023 " "Processing started: Thu Nov 16 00:58:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700083710286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700083710286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off l3 -c l3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700083710286 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1700083711487 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1700083711534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700083712173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:58:32 2023 " "Processing ended: Thu Nov 16 00:58:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700083712173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700083712173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700083712173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083712173 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1700083712828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700083713515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700083713515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:58:33 2023 " "Processing started: Thu Nov 16 00:58:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700083713515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700083713515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta l3 -c l3 " "Command: quartus_sta l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700083713515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1700083713593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700083713764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700083713811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1700083713811 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "l3.sdc " "Synopsys Design Constraints File file not found: 'l3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1700083713952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1700083713952 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1700083713952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter9:inst2\|count~0 counter9:inst2\|count~0 " "create_clock -period 1.000 -name counter9:inst2\|count~0 counter9:inst2\|count~0" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1700083713952 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1700083713952 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1700083713952 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1700083713967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1700083713983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.324 " "Worst-case setup slack is -2.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324       -26.936 clk50  " "   -2.324       -26.936 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642       -13.388 counter9:inst2\|count~0  " "   -1.642       -13.388 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083713983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.507 " "Worst-case hold slack is -2.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507        -2.507 clk50  " "   -2.507        -2.507 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616         0.000 counter9:inst2\|count~0  " "    0.616         0.000 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083713983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1700083713983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1700083713983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -22.405 clk50  " "   -1.631       -22.405 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -14.664 counter9:inst2\|count~0  " "   -0.611       -14.664 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083713998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083713998 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1700083714045 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1700083714045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1700083714076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.325 " "Worst-case setup slack is -0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325        -2.600 clk50  " "   -0.325        -2.600 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.420 counter9:inst2\|count~0  " "   -0.105        -0.420 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083714076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.689 " "Worst-case hold slack is -1.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689        -3.641 clk50  " "   -1.689        -3.641 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 counter9:inst2\|count~0  " "    0.238         0.000 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083714092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1700083714092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1700083714092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 clk50  " "   -1.380       -18.380 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 counter9:inst2\|count~0  " "   -0.500       -12.000 counter9:inst2\|count~0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1700083714092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1700083714092 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1700083714170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1700083714201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1700083714201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700083714279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:58:34 2023 " "Processing ended: Thu Nov 16 00:58:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700083714279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700083714279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700083714279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083714279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700083715512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700083715512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:58:35 2023 " "Processing started: Thu Nov 16 00:58:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700083715512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700083715512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off l3 -c l3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700083715512 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "l3.vo\", \"l3_fast.vo l3_v.sdo l3_v_fast.sdo C:/Users/DLD lab 7/Desktop/New folder/simulation/modelsim/ simulation " "Generated files \"l3.vo\", \"l3_fast.vo\", \"l3_v.sdo\" and \"l3_v_fast.sdo\" in directory \"C:/Users/DLD lab 7/Desktop/New folder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1700083716120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700083716167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:58:36 2023 " "Processing ended: Thu Nov 16 00:58:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700083716167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700083716167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700083716167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083716167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700083716822 ""}
