Classic Timing Analyzer report for Processador-Infra-Hardware
Mon Apr 09 00:59:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                    ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.677 ns                                       ; Address[1]                                                                                                              ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.394 ns                                       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; Dataout[18]                                                                                                               ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.879 ns                                      ; Datain[26]                                                                                                              ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2             ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]                            ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                         ;                                                                                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                    ; To                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6          ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]          ; Clock      ; Clock    ; None                        ; None                      ; 3.267 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                         ;                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.677 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.528 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 8.495 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 8.441 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.331 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.294 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 8.292 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 8.261 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 8.259 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 8.228 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 8.218 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 8.182 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 8.180 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 8.149 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 8.141 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 8.125 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 8.094 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.058 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 8.057 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.055 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A   ; None         ; 8.027 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.982 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 7.956 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 7.948 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 7.945 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 7.945 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.915 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.912 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 7.906 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 7.890 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.873 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 7.872 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 7.860 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.857 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 7.795 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 7.792 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.787 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A   ; None         ; 7.721 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 7.716 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 7.711 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 7.707 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 7.671 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 7.622 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 7.602 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.560 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.558 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.553 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 7.547 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.505 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.449 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.409 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.407 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.380 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.378 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 7.370 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.347 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A   ; None         ; 7.338 ns   ; Address[7] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A   ; None         ; 7.331 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A   ; None         ; 7.320 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 7.284 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 7.282 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 7.257 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.225 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A   ; None         ; 7.221 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 7.200 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A   ; None         ; 7.156 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.154 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 7.150 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A   ; None         ; 7.137 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 7.079 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 7.070 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 7.002 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 6.997 ns   ; Address[7] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.984 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 6.978 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.976 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.963 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 6.962 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.926 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 6.824 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.819 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 6.817 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 6.787 ns   ; Address[6] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 6.777 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A   ; None         ; 6.735 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 6.707 ns   ; Wr         ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg         ; Clock    ;
; N/A   ; None         ; 6.665 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 6.665 ns   ; Wr         ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 6.599 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 6.581 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 6.568 ns   ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 6.514 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 6.509 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Clock    ;
; N/A   ; None         ; 6.444 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A   ; None         ; 6.440 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A   ; None         ; 6.380 ns   ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 6.356 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A   ; None         ; 6.317 ns   ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A   ; None         ; 6.316 ns   ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 6.289 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A   ; None         ; 6.017 ns   ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A   ; None         ; 5.946 ns   ; Address[7] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A   ; None         ; 5.536 ns   ; Address[0] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Clock    ;
; N/A   ; None         ; 4.901 ns   ; Wr         ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                  ; Clock    ;
; N/A   ; None         ; 4.640 ns   ; Wr         ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg         ; Clock    ;
; N/A   ; None         ; 4.607 ns   ; Address[1] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Clock    ;
; N/A   ; None         ; 4.565 ns   ; Address[3] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Clock    ;
; N/A   ; None         ; 4.471 ns   ; Address[7] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Clock    ;
; N/A   ; None         ; 4.278 ns   ; Address[5] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Clock    ;
; N/A   ; None         ; 4.223 ns   ; Address[2] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Clock    ;
; N/A   ; None         ; 4.148 ns   ; Address[4] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Clock    ;
; N/A   ; None         ; 4.113 ns   ; Datain[12] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Clock    ;
; N/A   ; None         ; 4.106 ns   ; Datain[20] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Clock    ;
; N/A   ; None         ; 4.076 ns   ; Datain[2]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 4.041 ns   ; Datain[6]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 4.034 ns   ; Datain[7]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 3.976 ns   ; Datain[19] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Clock    ;
; N/A   ; None         ; 3.903 ns   ; Address[6] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Clock    ;
; N/A   ; None         ; 3.893 ns   ; Address[0] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Clock    ;
; N/A   ; None         ; 3.852 ns   ; Datain[9]  ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Clock    ;
; N/A   ; None         ; 3.822 ns   ; Datain[8]  ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Clock    ;
; N/A   ; None         ; 3.814 ns   ; Datain[11] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Clock    ;
; N/A   ; None         ; 3.804 ns   ; Datain[31] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7             ; Clock    ;
; N/A   ; None         ; 3.796 ns   ; Datain[10] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Clock    ;
; N/A   ; None         ; 3.764 ns   ; Datain[0]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 3.757 ns   ; Datain[27] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3             ; Clock    ;
; N/A   ; None         ; 3.661 ns   ; Datain[16] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Clock    ;
; N/A   ; None         ; 3.654 ns   ; Datain[23] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Clock    ;
; N/A   ; None         ; 3.628 ns   ; Datain[22] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Clock    ;
; N/A   ; None         ; 3.622 ns   ; Datain[21] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Clock    ;
; N/A   ; None         ; 3.597 ns   ; Datain[18] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Clock    ;
; N/A   ; None         ; 3.584 ns   ; Datain[17] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Clock    ;
; N/A   ; None         ; 3.549 ns   ; Datain[13] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Clock    ;
; N/A   ; None         ; 3.546 ns   ; Datain[15] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Clock    ;
; N/A   ; None         ; 3.545 ns   ; Datain[14] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Clock    ;
; N/A   ; None         ; 3.526 ns   ; Datain[1]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; Datain[30] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6             ; Clock    ;
; N/A   ; None         ; 3.520 ns   ; Datain[3]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 3.518 ns   ; Datain[4]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 3.505 ns   ; Datain[29] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5             ; Clock    ;
; N/A   ; None         ; 3.504 ns   ; Datain[25] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1             ; Clock    ;
; N/A   ; None         ; 3.502 ns   ; Datain[5]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 3.476 ns   ; Datain[28] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4             ; Clock    ;
; N/A   ; None         ; 3.474 ns   ; Datain[24] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0             ; Clock    ;
; N/A   ; None         ; 3.169 ns   ; Datain[26] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2             ; Clock    ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.394 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; Dataout[18] ; Clock      ;
; N/A   ; None         ; 8.252 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; Dataout[23] ; Clock      ;
; N/A   ; None         ; 8.234 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; Dataout[17] ; Clock      ;
; N/A   ; None         ; 8.230 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; Dataout[21] ; Clock      ;
; N/A   ; None         ; 8.225 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; Dataout[19] ; Clock      ;
; N/A   ; None         ; 8.216 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; Dataout[22] ; Clock      ;
; N/A   ; None         ; 8.189 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; Dataout[20] ; Clock      ;
; N/A   ; None         ; 8.102 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; Dataout[9]  ; Clock      ;
; N/A   ; None         ; 8.082 ns   ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; Dataout[16] ; Clock      ;
; N/A   ; None         ; 8.044 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; Dataout[11] ; Clock      ;
; N/A   ; None         ; 8.037 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; Dataout[6]  ; Clock      ;
; N/A   ; None         ; 8.010 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0] ; Dataout[0]  ; Clock      ;
; N/A   ; None         ; 7.961 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1] ; Dataout[1]  ; Clock      ;
; N/A   ; None         ; 7.956 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; Dataout[3]  ; Clock      ;
; N/A   ; None         ; 7.955 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; Dataout[5]  ; Clock      ;
; N/A   ; None         ; 7.829 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; Dataout[10] ; Clock      ;
; N/A   ; None         ; 7.818 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; Dataout[26] ; Clock      ;
; N/A   ; None         ; 7.677 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; Dataout[30] ; Clock      ;
; N/A   ; None         ; 7.544 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; Dataout[14] ; Clock      ;
; N/A   ; None         ; 7.482 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; Dataout[13] ; Clock      ;
; N/A   ; None         ; 7.482 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; Dataout[12] ; Clock      ;
; N/A   ; None         ; 7.420 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; Dataout[28] ; Clock      ;
; N/A   ; None         ; 7.404 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; Dataout[31] ; Clock      ;
; N/A   ; None         ; 7.401 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; Dataout[25] ; Clock      ;
; N/A   ; None         ; 7.399 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; Dataout[4]  ; Clock      ;
; N/A   ; None         ; 7.383 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; Dataout[29] ; Clock      ;
; N/A   ; None         ; 7.376 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2] ; Dataout[2]  ; Clock      ;
; N/A   ; None         ; 7.369 ns   ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; Dataout[7]  ; Clock      ;
; N/A   ; None         ; 7.186 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; Dataout[15] ; Clock      ;
; N/A   ; None         ; 7.181 ns   ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; Dataout[8]  ; Clock      ;
; N/A   ; None         ; 7.125 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; Dataout[24] ; Clock      ;
; N/A   ; None         ; 7.102 ns   ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; Dataout[27] ; Clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.879 ns ; Datain[26] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2             ; Clock    ;
; N/A           ; None        ; -3.184 ns ; Datain[24] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0             ; Clock    ;
; N/A           ; None        ; -3.186 ns ; Datain[28] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4             ; Clock    ;
; N/A           ; None        ; -3.212 ns ; Datain[5]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -3.214 ns ; Datain[25] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1             ; Clock    ;
; N/A           ; None        ; -3.215 ns ; Datain[29] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5             ; Clock    ;
; N/A           ; None        ; -3.228 ns ; Datain[4]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -3.230 ns ; Datain[3]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -3.234 ns ; Datain[30] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6             ; Clock    ;
; N/A           ; None        ; -3.236 ns ; Datain[1]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -3.255 ns ; Datain[14] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Clock    ;
; N/A           ; None        ; -3.256 ns ; Datain[15] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Clock    ;
; N/A           ; None        ; -3.259 ns ; Datain[13] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Clock    ;
; N/A           ; None        ; -3.294 ns ; Datain[17] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Clock    ;
; N/A           ; None        ; -3.307 ns ; Datain[18] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Clock    ;
; N/A           ; None        ; -3.332 ns ; Datain[21] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Clock    ;
; N/A           ; None        ; -3.338 ns ; Datain[22] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Clock    ;
; N/A           ; None        ; -3.364 ns ; Datain[23] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Clock    ;
; N/A           ; None        ; -3.371 ns ; Datain[16] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Clock    ;
; N/A           ; None        ; -3.467 ns ; Datain[27] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3             ; Clock    ;
; N/A           ; None        ; -3.474 ns ; Datain[0]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -3.506 ns ; Datain[10] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Clock    ;
; N/A           ; None        ; -3.514 ns ; Datain[31] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7             ; Clock    ;
; N/A           ; None        ; -3.524 ns ; Datain[11] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Clock    ;
; N/A           ; None        ; -3.532 ns ; Datain[8]  ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Clock    ;
; N/A           ; None        ; -3.562 ns ; Datain[9]  ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Clock    ;
; N/A           ; None        ; -3.603 ns ; Address[0] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Clock    ;
; N/A           ; None        ; -3.613 ns ; Address[6] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Clock    ;
; N/A           ; None        ; -3.686 ns ; Datain[19] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Clock    ;
; N/A           ; None        ; -3.744 ns ; Datain[7]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -3.751 ns ; Datain[6]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -3.786 ns ; Datain[2]  ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -3.816 ns ; Datain[20] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Clock    ;
; N/A           ; None        ; -3.823 ns ; Datain[12] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Clock    ;
; N/A           ; None        ; -3.858 ns ; Address[4] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Clock    ;
; N/A           ; None        ; -3.933 ns ; Address[2] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Clock    ;
; N/A           ; None        ; -3.988 ns ; Address[5] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Clock    ;
; N/A           ; None        ; -4.181 ns ; Address[7] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Clock    ;
; N/A           ; None        ; -4.275 ns ; Address[3] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Clock    ;
; N/A           ; None        ; -4.317 ns ; Address[1] ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Clock    ;
; N/A           ; None        ; -4.350 ns ; Wr         ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg         ; Clock    ;
; N/A           ; None        ; -4.611 ns ; Wr         ; lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg                  ; Clock    ;
; N/A           ; None        ; -5.246 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Clock    ;
; N/A           ; None        ; -5.656 ns ; Address[7] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -5.727 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A           ; None        ; -5.999 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -6.026 ns ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -6.027 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A           ; None        ; -6.066 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.090 ns ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.150 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.154 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A           ; None        ; -6.219 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Clock    ;
; N/A           ; None        ; -6.224 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -6.278 ns ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.291 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.309 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.375 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.375 ns ; Wr         ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -6.417 ns ; Wr         ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_we_reg         ; Clock    ;
; N/A           ; None        ; -6.445 ns ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.487 ns ; Address[1] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.497 ns ; Address[6] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.527 ns ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.529 ns ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.534 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.636 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -6.672 ns ; Address[6] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.673 ns ; Address[6] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.686 ns ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.688 ns ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.694 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.707 ns ; Address[7] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.712 ns ; Address[2] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.780 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -6.789 ns ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -6.847 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -6.860 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A           ; None        ; -6.864 ns ; Address[4] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.866 ns ; Address[3] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.910 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A           ; None        ; -6.931 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -6.935 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A           ; None        ; -6.967 ns ; Address[5] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -6.992 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -6.994 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -7.030 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -7.041 ns ; Address[6] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.048 ns ; Address[7] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -7.057 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Clock    ;
; N/A           ; None        ; -7.080 ns ; Address[6] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.088 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -7.090 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.117 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -7.119 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -7.159 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -7.215 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.257 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.263 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -7.268 ns ; Address[0] ; lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.270 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.312 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.332 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -7.381 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -7.417 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -7.421 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -7.426 ns ; Address[6] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -7.431 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -7.497 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Clock    ;
; N/A           ; None        ; -7.502 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -7.505 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -7.567 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Clock    ;
; N/A           ; None        ; -7.570 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.582 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -7.583 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.600 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.616 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -7.622 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.625 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.655 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -7.655 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.658 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -7.666 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Clock    ;
; N/A           ; None        ; -7.692 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -7.737 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Clock    ;
; N/A           ; None        ; -7.765 ns ; Address[4] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -7.767 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -7.768 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -7.804 ns ; Address[3] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -7.835 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Clock    ;
; N/A           ; None        ; -7.851 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -7.859 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.890 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Clock    ;
; N/A           ; None        ; -7.892 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -7.928 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -7.938 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.969 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -7.971 ns ; Address[5] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -8.002 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -8.004 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -8.041 ns ; Address[0] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -8.151 ns ; Address[2] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
; N/A           ; None        ; -8.205 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock    ;
; N/A           ; None        ; -8.238 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock    ;
; N/A           ; None        ; -8.387 ns ; Address[1] ; lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 09 00:59:28 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 195.01 MHz between source memory "lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5" and destination memory "lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.267 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y47; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
            Info: 2: + IC(0.000 ns) + CELL(3.267 ns) = 3.267 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]'
            Info: Total cell delay = 3.267 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.023 ns
            Info: + Shortest clock path from clock "Clock" to destination memory is 3.128 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(1.254 ns) + CELL(0.724 ns) = 3.128 ns; Loc. = M4K_X55_Y47; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]'
                Info: Total cell delay = 1.750 ns ( 55.95 % )
                Info: Total interconnect delay = 1.378 ns ( 44.05 % )
            Info: - Longest clock path from clock "Clock" to source memory is 3.151 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(1.254 ns) + CELL(0.747 ns) = 3.151 ns; Loc. = M4K_X55_Y47; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
                Info: Total cell delay = 1.773 ns ( 56.27 % )
                Info: Total interconnect delay = 1.378 ns ( 43.73 % )
        Info: + Micro clock to output delay of source is 0.234 ns
        Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for memory "lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5" (data pin = "Address[1]", clock pin = "Clock") is 8.677 ns
    Info: + Longest pin to memory delay is 11.795 ns
        Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_AJ9; Fanout = 7; PIN Node = 'Address[1]'
        Info: 2: + IC(7.971 ns) + CELL(0.495 ns) = 9.349 ns; Loc. = LCCOMB_X54_Y47_N18; Fanout = 2; COMB Node = 'Add6~3'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 9.429 ns; Loc. = LCCOMB_X54_Y47_N20; Fanout = 2; COMB Node = 'Add6~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.509 ns; Loc. = LCCOMB_X54_Y47_N22; Fanout = 2; COMB Node = 'Add6~7'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.589 ns; Loc. = LCCOMB_X54_Y47_N24; Fanout = 2; COMB Node = 'Add6~9'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 10.047 ns; Loc. = LCCOMB_X54_Y47_N26; Fanout = 1; COMB Node = 'Add6~10'
        Info: 7: + IC(1.589 ns) + CELL(0.159 ns) = 11.795 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
        Info: Total cell delay = 2.235 ns ( 18.95 % )
        Info: Total interconnect delay = 9.560 ns ( 81.05 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "Clock" to destination memory is 3.158 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.261 ns) + CELL(0.747 ns) = 3.158 ns; Loc. = M4K_X55_Y50; Fanout = 8; MEM Node = 'lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
        Info: Total cell delay = 1.773 ns ( 56.14 % )
        Info: Total interconnect delay = 1.385 ns ( 43.86 % )
Info: tco from clock "Clock" to destination pin "Dataout[18]" through memory "lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]" is 8.394 ns
    Info: + Longest clock path from clock "Clock" to source memory is 3.115 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.241 ns) + CELL(0.724 ns) = 3.115 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]'
        Info: Total cell delay = 1.750 ns ( 56.18 % )
        Info: Total interconnect delay = 1.365 ns ( 43.82 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 5.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]'
        Info: 2: + IC(2.117 ns) + CELL(2.830 ns) = 5.045 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Dataout[18]'
        Info: Total cell delay = 2.928 ns ( 58.04 % )
        Info: Total interconnect delay = 2.117 ns ( 41.96 % )
Info: th for memory "lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2" (data pin = "Datain[26]", clock pin = "Clock") is -2.879 ns
    Info: + Longest clock path from clock "Clock" to destination memory is 3.159 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 132; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.263 ns) + CELL(0.746 ns) = 3.159 ns; Loc. = M4K_X55_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.772 ns ( 56.09 % )
        Info: Total interconnect delay = 1.387 ns ( 43.91 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 6.288 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_AD16; Fanout = 1; PIN Node = 'Datain[26]'
        Info: 2: + IC(5.338 ns) + CELL(0.117 ns) = 6.288 ns; Loc. = M4K_X55_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 0.950 ns ( 15.11 % )
        Info: Total interconnect delay = 5.338 ns ( 84.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Mon Apr 09 00:59:29 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


