INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/phild/Downloads/MemDonneesWideDual.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonneesWideDual'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/new/alu_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_v'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.gen/sources_1/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/new/registres_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registres_v'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sources_1/new/simd_core_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simd_core_v'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/S4_APP3/S4_APP3/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
