// Seed: 3076475266
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    inout tri id_0
    , id_12,
    input wor id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  module_0(
      id_12, id_12, id_12
  );
endmodule
