GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v'
Analyzing included file 'shift_reg_name.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":2)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":2)
Analyzing included file 'shift_reg_define.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":3)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":3)
Analyzing included file 'shift_reg_parameter.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":25)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":25)
Analyzing Verilog file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v'
Analyzing included file 'shift_reg_define.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Analyzing included file 'shift_reg_name.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Analyzing included file 'shift_reg_parameter.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Back to file '/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":144)
Compiling module 'RAM_based_shift'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v":6)
Compiling module '**'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":0)
Extracting RAM for identifier '**'("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":0)
WARN  (EX2932) : Unknown system task '**' ignored for synthesis("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/home/tvl/Gowin/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v":0)
NOTE  (EX0101) : Current top module is "RAM_based_shift"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/tvl/Gowin/Projects/reciever/src/RAM_based_shift_reg_top/temp/RAM_Based_Shift_Register/RAM_based_shift.vg" completed
Generate template file "/home/tvl/Gowin/Projects/reciever/src/RAM_based_shift_reg_top/temp/RAM_Based_Shift_Register/RAM_based_shift_tmp.v" completed
[100%] Generate report file "/home/tvl/Gowin/Projects/reciever/src/RAM_based_shift_reg_top/temp/RAM_Based_Shift_Register/RAM_based_shift_syn.rpt.html" completed
GowinSynthesis finish
