// Seed: 3641976426
module module_0 ();
  supply1 id_2;
  assign id_1 = id_1;
  tri id_3;
  id_4 :
  assert property (@(id_2) -1'b0) id_3 = 1'b0;
  wor id_5;
  assign module_1.id_7 = 0;
  supply1 id_6 = id_5;
  assign id_3 = id_5;
  string id_7, id_8;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(id_9),
      .id_1(id_9),
      .id_2(id_2),
      .id_3(1'b0),
      .id_4(-1'b0),
      .id_5(id_3),
      .id_6(),
      .id_7(id_8),
      .id_8(1)
  );
  wire id_12;
  assign id_8 = "";
  wire id_13, id_14;
  wire id_15;
  wire id_16;
  integer id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_5 = id_5; 1'd0; id_3 = -1) wor id_6;
  module_0 modCall_1 ();
  wire id_7;
  assign id_2 = 1;
  assign id_3 = id_6;
  assign id_3 = 1;
  always id_5 <= id_4;
  assign id_6 = id_7;
  assign id_3 = 1;
  wire id_8;
endmodule
