// Seed: 1414587612
module module_0 (
    output tri1 id_0#(
        .id_2({1, 1, -1}),
        .id_3(1)
    )
);
  wire id_4;
  assign id_0 = -1 * (id_4);
  logic id_5, id_6;
  wire [-1  -  -1 : 1] id_7;
  assign module_1.id_6 = 0;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_3 = 32'd19,
    parameter id_6 = 32'd36
) (
    input tri id_0,
    input tri id_1,
    output supply0 _id_2,
    input uwire _id_3,
    input uwire id_4,
    output wor id_5,
    input wor _id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12
);
  wire [-1 : {  -1  ,  id_6  }] id_14;
  logic [id_3 : id_2] id_15 = -1;
  module_0 modCall_1 (id_8);
endmodule
