;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: SPIS_1.inc
;;   Version: 2.70, Updated on 2013/5/19 at 10:44:36
;;  Generated by PSoC Designer 5.4.2946
;;
;;  DESCRIPTION: Assembler declarations for the SPIS user module interface.
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"

;--------------------------------------------------
; Constants for SPIS_1 API's.
;--------------------------------------------------
;mask value for global int reg bit for TX instance
SPIS_1_bINT_MASK:                      equ 04h
;SPIS interrupt address
SPIS_1_INT_REG:                        equ 0e1h
SPIS_1_SW_SS_Feature:                  equ  1

; Old equate, will be removed in future release, Do not use.
bSPIS_1_INT_MASK:             equ 04h

;-------------------------------
; SPI Configuration definitions
;-------------------------------
SPIS_1_SPIS_MODE_0:             equ   00h      ;MODE 0 - Leading edge latches data - pos clock
SPIS_1_SPIS_MODE_1:             equ   02h      ;MODE 1 - Leading edge latches data - neg clock
SPIS_1_SPIS_MODE_2:             equ   04h      ;MODE 2 - Trailing edge latches data - pos clock
SPIS_1_SPIS_MODE_3:             equ   06h      ;MODE 3 - Trailing edge latches data - neg clock
SPIS_1_SPIS_LSB_FIRST:          equ   80h      ;LSB bit transmitted/received first
SPIS_1_SPIS_MSB_FIRST:          equ   00h      ;MSB bit transmitted/received first
SPIS_1_SPIS_SLAVE_SELECT:       equ   08h  ; SS Control bit

;---------------------------
; SPI Status register masks
;---------------------------
SPIS_1_SPIS_RX_OVERRUN_ERROR:   equ   40h      ;Overrun error in received data
SPIS_1_SPIS_TX_BUFFER_EMPTY:    equ   10h      ;TX Buffer register is ready for next data byte
SPIS_1_SPIS_RX_BUFFER_FULL:     equ   08h      ;RX Buffer register has received current data
SPIS_1_SPIS_SPI_COMPLETE:       equ   20h      ;SPI Tx/Rx cycle has completed

;--------------------------------------------------
; Register Address Constants for SPIS_1
;--------------------------------------------------
SPIS_1_CONTROL_REG: equ 2bh                      ;Control register
SPIS_1_SHIFT_REG:   equ 28h                      ;TX Shift Register register
SPIS_1_TX_BUFFER_REG:   equ 29h                  ;TX Buffer Register
SPIS_1_RX_BUFFER_REG:   equ 2ah                  ;RX Buffer Register
SPIS_1_FUNCTION_REG:    equ 28h                  ;Function register
SPIS_1_INPUT_REG:   equ 29h                      ;Input register
SPIS_1_OUTPUT_REG:  equ 2ah                      ;Output register

; end of file SPIS_1.inc
