;redcode
;assert 1
	SPL -9, -12
	ADD 210, 60
	ADD 210, 60
	SUB 336, 7
	SUB 336, 7
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-29
	MOV -7, <-20
	SUB @0, @2
	SUB 0, 0
	ADD 101, 350
	MOV 1, <-20
	SUB @0, @2
	DAT #127, #106
	SPL 0, <-742
	SUB @0, @2
	DJN -1, @-29
	SUB 6, @50
	SUB #72, @205
	ADD #109, 109
	SUB 336, 7
	SUB 336, 7
	MOV 1, <-26
	MOV -9, <-20
	SUB #76, 40
	SPL 0, <-742
	DAT #210, #60
	MOV 121, 106
	MOV -9, <-20
	DAT #6, <-0
	DAT #6, <-0
	SUB @621, 403
	MOV -1, <-86
	SPL 433, @0
	JMN -1, @20
	ADD 910, 60
	JMN 1, @20
	DAT #536, #7
	MOV -1, <-86
	MOV 1, <-26
	MOV -1, <-86
	SPL -9, -12
	SUB 336, 7
	CMP 90, 90
	ADD 210, 60
	SPL -9, -12
	DJN -1, @20
	SUB 0, 0
	SLT 0, -0
