<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo3c00f.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt02/Blatt02.lpf(28): Semantic error in &quot;IOBUF PORT &quot;i_sw_n[3]&quot; PULLMODE=UP IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>i_sw_n[3]</Dynamic>
            <Navigation>C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt02/Blatt02.lpf</Navigation>
            <Navigation>28</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt02/Blatt02.lpf(31): Semantic error in &quot;IOBUF PORT &quot;i_sw_n[2]&quot; PULLMODE=UP IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>i_sw_n[2]</Dynamic>
            <Navigation>C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt02/Blatt02.lpf</Navigation>
            <Navigation>31</Navigation>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_reset_n_c</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_sw_n[3:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>i_sw_n[3:0](2)</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_sw_n[2]</Dynamic>
            <Navigation>i_sw_n[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_sw_n[3]</Dynamic>
            <Navigation>i_sw_n[3]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>2</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL190 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd&quot;:30:1:30:2|Pruning register bits 30 to 24 of counter(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_debouncer.vhd</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Pruning register bits 30 to 24 of counter(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_top.vhd&quot;:12:4:12:9|Input port bits 3 to 2 of i_sw_n(3 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Flori\iCloudDrive\Uni\sose24\fpga\sheets\blatt02\impl1\source\ex02_top.vhd</Navigation>
            <Navigation>12</Navigation>
            <Navigation>4</Navigation>
            <Navigation>12</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Input port bits 3 to 2 of i_sw_n(3 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\flori\iclouddrive\uni\sose24\fpga\sheets\blatt02\impl1\source\edge_detector.vhd&quot;:23:1:23:2|Found inferred clock ex02_top|i_clk which controls 28 sequential elements including e_edge_detector.last_d. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\flori\iclouddrive\uni\sose24\fpga\sheets\blatt02\impl1\source\edge_detector.vhd</Navigation>
            <Navigation>23</Navigation>
            <Navigation>1</Navigation>
            <Navigation>23</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock ex02_top|i_clk which controls 28 sequential elements including e_edge_detector.last_d. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock ex02_top|i_clk with period 10.00ns. Please declare a user-defined clock on port i_clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock ex02_top|i_clk with period 10.00ns. Please declare a user-defined clock on port i_clk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>