---
title: Validation Engineering & Semiconductor Design Intern
company: Microchip Technology Inc.
location: Montreal, QC
startDate: 2024-09-02
endDate: 2024-12-19
description: Collaborated with engineers in validating hardware for 800G Ethernet PHYs with 112G PAM4 SerDes used for high-speed data centers.
technologies:
  - SystemVerilog
  - Pytest
  - Linux
  - Git
  - CI/CD
  - Jenkins
type: internship
image: /images/uploads/20241220_165225.jpg
coverImage: /images/uploads/20241004_100549.jpg
galleryImages:
  - /images/uploads/20241213_074714.jpg
  - /images/uploads/20241220_151604.jpg
featured: true
---
## Key Responsibilities

### Hardware Validation

- Validated 800G Ethernet PHYs with 112G PAM4 SerDes for high-speed data centers
- Designed test scenarios using Pytest to ensure IEEE standards compliance
- Deep knowledge gained in Error Detection, Ethernet Frames, and OSI model
- Focus on MAC & PHY layers, particularly PCS (Physical Coding Sublayer)

### NASA HPSC Training

- Received training on NASA's High-Performance Spaceflight Computing (HPSC) project
- SystemVerilog for hardware verification
- Fault-tolerant systems to mitigate SEUs (Single-Event Upsets)

### Skills Gained

- Large-scale project management
- Hardware design and fault injection
- Regression testing methodologies
- Git with Bitbucket and CI/CD on Jenkins
- Extensive Linux experience for deployment, testing, and system management
