Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mips_vhdl' remains a black box since it has no binding entity [C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/new/Testbench.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
