// Seed: 4222566371
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  tri id_3;
  assign id_1 = 1'h0;
  assign id_3 = id_2;
  always begin
    id_3[1] = id_3;
  end
  logic id_4;
  type_7(
      1
  );
endmodule
module module_1 (
    input logic id_0
);
  logic id_4;
  logic id_5;
  assign id_5 = id_3;
  assign id_2 = id_4;
  logic id_7;
  assign id_4 = id_7;
  defparam id_8.id_9 = id_0;
endmodule
`define pp_4 0
