$date
	Sun Jan  5 20:29:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU $end
$var wire 4 ! ex_aluop_i [3:0] $end
$var wire 32 " ex_datars1_i [31:0] $end
$var wire 32 # ex_datars2_i [31:0] $end
$var wire 1 $ ex_zerof_o $end
$var wire 32 % add_result_o [31:0] $end
$var wire 1 & add_cout_o $end
$var parameter 32 ' ALUOP $end
$var parameter 32 ( WORD $end
$var reg 32 ) ex_data_o [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 (
b100 '
$end
#0
$dumpvars
b0 )
0&
b101110 %
1$
b11111 #
b1111 "
b1110 !
$end
#1000
b10011110 %
0$
b11111111111111111111111111110100 )
b1010101 #
b1001001 "
b1 !
#2000
b10010110 %
1$
b0 )
b1001100 #
b1001010 "
b1110 !
#3000
b1111100 %
0$
b1 )
b1011111 #
b11101 "
b1001 !
#4000
b111110 %
b1110110001 )
b11011 #
b100011 "
b10 !
#5000
b101001 %
b100111 )
b111 #
b100010 "
b110 !
#6000
b1001010 %
b1101000 )
b110000 #
b11010 "
b111 !
#7000
b1000011 %
b1000011 )
b100011 #
b100000 "
b1000 !
#8000
b1010 %
b1 )
b1000 #
b10 "
b1001 !
#9000
b1101011 %
1$
b0 )
b1000111 #
b100100 "
b1101 !
#10001
