;redcode
;assert 1
	SPL 0, <-52
	SUB @0, 2
	SUB @107, 105
	ADD 270, <60
	MOV -507, <-27
	SPL 188, #72
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMN <-6, @-120
	SUB -7, <-120
	ADD #270, <1
	CMP <400, <642
	SUB -7, <-120
	SUB -7, <-120
	ADD #270, <1
	SUB @107, 105
	SUB @107, 105
	SUB @-126, 128
	SUB #0, @2
	ADD #10, <20
	ADD #10, <20
	ADD 70, 50
	MOV <20, @-12
	SLT @109, 108
	SUB @127, 106
	JMP -7, -20
	SLT 20, @12
	SUB @20, @12
	ADD #280, 0
	ADD #280, 0
	SUB @-128, 100
	SLT 20, @12
	ADD #280, 0
	SUB 100, 90
	MOV -7, <-20
	MOV -7, <-20
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	ADD #270, <701
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SPL 188, #72
	ADD #280, 0
	SPL 188, #72
	SPL 188, #72
