{
  "name": "@runiq/export-verilog",
  "version": "0.1.0",
  "description": "Verilog exporter for Runiq digital circuits",
  "type": "module",
  "main": "./dist/index.js",
  "types": "./dist/index.d.ts",
  "exports": {
    ".": {
      "types": "./dist/index.d.ts",
      "import": "./dist/index.js"
    }
  },
  "files": [
    "dist"
  ],
  "scripts": {
    "build": "tsup",
    "test": "vitest run",
    "test:watch": "vitest",
    "test:coverage": "vitest run --coverage"
  },
  "keywords": [
    "verilog",
    "hdl",
    "digital",
    "circuit",
    "export"
  ],
  "author": "",
  "license": "MIT",
  "dependencies": {
    "@runiq/core": "workspace:*"
  },
  "devDependencies": {
    "@types/node": "^20.11.5",
    "tsup": "^8.0.1",
    "typescript": "^5.3.3",
    "vitest": "^1.1.3"
  }
}
