xrun(64): 20.09-s010: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s010: Started on Jan 25, 2024 at 01:41:06 PKT
xrun
	-clean
	-f ./rtl/file_list/core.f
		-uvmhome /opt/cadence/installs/XCELIUM2009/tools/methodology/UVM/CDNS-1.2
		-incdir ./UVM
		./UVM/test1_pkg.sv
		./UVM/interface.sv
		./rtl/src/alu.sv
		./rtl/src/branchalu.sv
		./rtl/src/channel_a.sv
		./rtl/src/channel_d.sv
		./rtl/src/cu.sv
		./rtl/src/i_mem.sv
		./rtl/src/d_mem.sv
		./rtl/src/data_mem_adapter.sv
		./rtl/src/immgen.sv
		./rtl/src/inst_mem_adapter.sv
		./rtl/src/reg_file.sv
		./rtl/src/top.sv
		./rtl/src/top_main.sv
		./UVM/tb_top.sv
	-svseed random
	+UVM_TESTNAME=test1
	+UVM_VERBOSITY=UVM_LOW
	+define+UVM_REPORT_DISABLE_FILE_LINE
	+UVM_OBJECTION_TRACE

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW
	+UVM_OBJECTION_TRACE

xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/cadence/installs/XCELIUM2009/tools/methodology/UVM/CDNS-1.2
file: ./UVM/test1_pkg.sv
            item.randomize();
                         |
xmvlog: *W,FUNTSK (./UVM/sequence.sv,13|25): function called as a task without void'().
(`include file: ./UVM/sequence.sv line 13, file: ./UVM/test1_pkg.sv line 8)
        seq.randomize();
                    |
xmvlog: *W,FUNTSK (./UVM/test1.sv,22|20): function called as a task without void'().
(`include file: ./UVM/test1.sv line 22, file: ./UVM/test1_pkg.sv line 14)
package test1_pkg ;
                |
xmvlog: *W,TSNSPK (./UVM/test1_pkg.sv,1|16): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.test1_pkg:sv
		errors: 0, warnings: 3
file: ./UVM/interface.sv
	interface worklib.vir_int:sv
		errors: 0, warnings: 0
file: ./rtl/src/alu.sv
	module worklib.alu:sv
		errors: 0, warnings: 0
file: ./rtl/src/branchalu.sv
	module worklib.branchalu:sv
		errors: 0, warnings: 0
file: ./rtl/src/channel_a.sv
	module worklib.channel_a:sv
		errors: 0, warnings: 0
file: ./rtl/src/channel_d.sv
	module worklib.channel_d:sv
		errors: 0, warnings: 0
file: ./rtl/src/cu.sv
	module worklib.cu:sv
		errors: 0, warnings: 0
file: ./rtl/src/i_mem.sv
	module worklib.i_mem:sv
		errors: 0, warnings: 0
file: ./rtl/src/d_mem.sv
	module worklib.d_mem:sv
		errors: 0, warnings: 0
file: ./rtl/src/data_mem_adapter.sv
	module worklib.data_mem_adapter:sv
		errors: 0, warnings: 0
file: ./rtl/src/immgen.sv
	module worklib.immgen:sv
		errors: 0, warnings: 0
file: ./rtl/src/inst_mem_adapter.sv
	module worklib.inst_mem_adapter:sv
		errors: 0, warnings: 0
file: ./rtl/src/reg_file.sv
	module worklib.reg_file:sv
		errors: 0, warnings: 0
file: ./rtl/src/top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
file: ./rtl/src/top_main.sv
	module worklib.top_main:sv
		errors: 0, warnings: 0
file: ./UVM/tb_top.sv
	module worklib.tb_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test1_pkg
		tb_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.channel_a:sv <0x1625958e>
			streams:   5, words:  1888
		worklib.channel_d:sv <0x44d7603c>
			streams:   3, words:  1018
		worklib.d_mem:sv <0x4286025f>
			streams:   3, words:  1165
		worklib.data_mem_adapter:sv <0x1efe006a>
			streams:   4, words:  1653
		worklib.i_mem:sv <0x5f84b271>
			streams:   4, words:  1587
		worklib.inst_mem_adapter:sv <0x6b0862c5>
			streams:   8, words:  2386
		worklib.branchalu:sv <0x7522c44a>
			streams:   1, words:  1378
		worklib.reg_file:sv <0x47beaae6>
			streams:   7, words:  3047
		worklib.alu:sv <0x78aa195e>
			streams:   1, words:  1163
		worklib.immgen:sv <0x27c5df84>
			streams:   2, words:  3403
		worklib.cu:sv <0x6d7acd28>
			streams:   2, words: 14534
		worklib.top:sv <0x7e607ea7>
			streams:  51, words: 15511
		worklib.top_main:sv <0x595604d8>
			streams:  69, words: 14547
		worklib.uvm_pkg:sv <0x3f27a1f7>
			streams:   6, words:  3460
		worklib.uvm_pkg:sv <0x5139261e>
			streams:   6, words:  3120
		worklib.uvm_pkg:sv <0x5275e665>
			streams:   5, words:  2530
		worklib.uvm_pkg:sv <0x3de54e3f>
			streams:  25, words: 17704
		worklib.uvm_pkg:sv <0x5ef2569d>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x3b57e2e9>
			streams:  21, words: 50332
		worklib.uvm_pkg:sv <0x6815feb5>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x25e66c06>
			streams:  24, words: 21122
		worklib.uvm_pkg:sv <0x3ce0b272>
			streams:  24, words: 20136
		worklib.uvm_pkg:sv <0x53ae628c>
			streams:  20, words: 19871
		worklib.uvm_pkg:sv <0x292ecd61>
			streams:  11, words:  4048
		worklib.uvm_pkg:sv <0x6ddadf1d>
			streams:  23, words: 28901
		worklib.uvm_pkg:sv <0x03188e31>
			streams:   7, words:  2431
		worklib.uvm_pkg:sv <0x686a30b8>
			streams:  12, words: 14761
		worklib.uvm_pkg:sv <0x39146a9c>
			streams:  23, words: 25350
		worklib.uvm_pkg:sv <0x1ca105ac>
			streams:  22, words: 51906
		worklib.uvm_pkg:sv <0x7c704754>
			streams:  25, words: 33596
		worklib.uvm_pkg:sv <0x0e1c662f>
			streams:  24, words: 47436
		worklib.uvm_pkg:sv <0x623e6070>
			streams:  25, words: 36373
		worklib.uvm_pkg:sv <0x636584c3>
			streams:  23, words: 54084
		worklib.uvm_pkg:sv <0x1a7c2214>
			streams:  25, words: 38444
		worklib.uvm_pkg:sv <0x6f0f32a3>
			streams:  23, words: 58985
		worklib.uvm_pkg:sv <0x2c681abd>
			streams:  25, words: 42989
		worklib.uvm_pkg:sv <0x55514330>
			streams:  23, words: 52144
		worklib.uvm_pkg:sv <0x16bd9a23>
			streams:  23, words: 55093
		worklib.uvm_pkg:sv <0x0630815d>
			streams:  25, words: 35663
		worklib.uvm_pkg:sv <0x0c929932>
			streams:  23, words: 51531
		worklib.uvm_pkg:sv <0x7c921207>
			streams:  25, words: 76926
		worklib.uvm_pkg:sv <0x2259c26c>
			streams:  54, words: 78667
		worklib.cdns_uvm_pkg:sv <0x7df0e885>
			streams:   9, words:  4414
		worklib.cdns_uvm_pkg:sv <0x612b9cf5>
			streams:  10, words:  8596
		worklib.uvm_pkg:sv <0x0e6e7b44>
			streams:  22, words: 29620
		worklib.uvm_pkg:sv <0x05ecd8f5>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x1e7a8e1d>
			streams:  22, words: 23381
		worklib.uvm_pkg:sv <0x7ea24ce2>
			streams:  65, words: 70335
		worklib.uvm_pkg:sv <0x0a192a20>
			streams:  17, words: 15901
		worklib.uvm_pkg:sv <0x0c218c57>
			streams: 100, words: 127083
		worklib.uvm_pkg:sv <0x1aee01d3>
			streams:  23, words: 28366
		worklib.uvm_pkg:sv <0x78f0509e>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x30c85da2>
			streams:  29, words: 25887
		worklib.uvm_pkg:sv <0x01538dbf>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x6d62fd40>
			streams: 177, words: 198409
		worklib.uvm_pkg:sv <0x31b8870b>
			streams:  23, words: 22918
		worklib.tb_top:sv <0x3c21ae6c>
			streams:  61, words: 82113
		worklib.vir_int:sv <0x3ee41cb9>
			streams:   4, words:  1634
		worklib.test1_pkg:sv <0x20a274f2>
			streams:   0, words:     0
		worklib.cdns_uvm_pkg:sv <0x098e7782>
			streams: 218, words: 358296
		worklib.cdns_uvmapi:svp <0x6de51e04>
			streams:  27, words: 30379
		worklib.cdns_assert2uvm_pkg:sv <0x35215381>
			streams:   3, words:  2194
		worklib.uvm_pkg:sv <0x10c52da9>
			streams: 4665, words: 7270773
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      16      14
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 16284   11751
		Scalar wires:                 62       -
		Vectored wires:              160       -
		Named events:                  4      12
		Always blocks:                 9       9
		Initial blocks:              328     168
		Clocking blocks:               1       1
		Clocking items:                2       2
		Parallel blocks:              27      28
		Cont. assignments:            46      43
		Pseudo assignments:          105     105
		Assertions:                    3       3
		SV Class declarations:       231     347
		SV Class specializations:    439     439
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
SVSEED set randomly from command line: 397328507
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
UVM_INFO @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
CDNS-UVM-1.2 (20.09-s010)
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

xmsim: *W,RMEMNOF: $readmem error: open failed on file "/home/zrafique/Desktop/Nameers_work/RV32I-Microprocessor/fpga integrated/fpga tested.srcs/sources_1/imports/inst.mem".
            File: ./rtl/src/i_mem.sv, line = 20, pos = 137
           Scope: tb_top.dut_core.inst_mem_adapter.inst_mem
            Time: 0 FS + 0

UVM_INFO @ 0: reporter [RNTST] Running test test1...
UVM_INFO @ 0: uvm_test_top [test1::] ____In the build phase____
UVM_INFO @ 0: uvm_test_top.env [Environment::] ____In the build phase____
UVM_INFO @ 0: uvm_test_top.env.agnt [Agent::] ____In the build phase____
UVM_INFO @ 0: uvm_test_top.env.agnt.driv [Driver::] ____In the build phase____
UVM_INFO @ 0: uvm_test_top.env.agnt.mon [Monitor::] ____In the build phase____
UVM_INFO @ 0: uvm_test_top.env.scrb [Scoreboard::] ___In the build phase___
UVM_INFO @ 0: uvm_test_top.env.agnt [Agent::] ____In connection phase____
UVM_INFO @ 0: uvm_test_top.env [Environment::] ____In the connect phase____
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               test1                   -     @1876
  env                      test_env                -     @1917
    agnt                   test_agent              -     @1942
      driv                 test_driv               -     @2724
        rsp_port           uvm_analysis_port       -     @2824
        seq_item_port      uvm_seq_item_pull_port  -     @2774
      mon                  test_monitor            -     @2855
        mon_port           uvm_analysis_port       -     @2914
      my_seqr              uvm_sequencer           -     @2002
        rsp_export         uvm_analysis_export     -     @2129
        seq_item_export    uvm_seq_item_pull_imp   -     @2691
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
    scrb                   test_score              -     @2032
      score                uvm_analysis_imp        -     @2987
--------------------------------------------------------------

UVM_INFO @ 0: uvm_test_top [test1] [INFO MESSAGE] Test message with verbosity LOW
UVM_INFO @ 0: uvm_test_top [test1] [INFO MESSAGE] Test message with verbosity NONE
UVM_INFO @ 0: uvm_test_top [test1::] ____In the run phase____
UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_test_top raised 1 objection(s) (Start SEQ): count=1  total=1
UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top, Start SEQ): count=0  total=1
SDI/Verilog Transaction Recording Facility Version 20.09-s010
UVM_INFO @ 0: uvm_test_top.env.agnt.mon [Monitor::] ____In the run phase____
UVM_INFO @ 0: uvm_test_top.env.agnt.driv [Driver::] ____In the run phase____
UVM_INFO @ 0: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 0: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 20: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 20: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 60: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 60: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 100: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 100: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 140: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 140: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 180: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 180: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 220: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 220: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 260: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 260: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 300: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 300: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 340: uvm_test_top.env.agnt.driv [Driver::] Waiting for item from sequencer
UVM_INFO @ 340: uvm_test_top.env.agnt.my_seqr@@seq [Sequencer::] Generate new items:  reset : 1 , led : 0
UVM_INFO @ 1380: run [OBJTN_TRC] Object uvm_test_top dropped 1 objection(s) (End SEQ): count=0  total=0
UVM_INFO @ 1380: run [OBJTN_TRC] Object uvm_test_top all_dropped 1 objection(s) (End SEQ): count=0  total=0
UVM_INFO @ 1380: run [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top, End SEQ): count=0  total=0
UVM_INFO @ 1380: run [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top, End SEQ): count=0  total=0
UVM_INFO @ 1380: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO @ 1380: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO @ 1380: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   44
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[Agent::]     2
[Driver::]    12
[Environment::]     2
[Monitor::]     2
[OBJTN_TRC]     6
[RNTST]     1
[Scoreboard::]     1
[Sequencer::]    10
[TEST_DONE]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVMTOP]     1
[test1]     2
[test1::]     2

Simulation complete via $finish(1) at time 1380 NS + 59
/opt/cadence/installs/XCELIUM2009/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh:543     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s010: Exiting on Jan 25, 2024 at 01:41:12 PKT  (total: 00:00:06)
