//#define DEBUG 
// #define DEBUG2
#include <os>
#include <pit.hpp>
#include <irq_manager.hpp>
#include <hw/cpu_freq_sampling.hpp>

// Bit 0-3: Mode 0 - "Interrupt on terminal count"
// Bit 4-5: Both set, access mode "Lobyte / Hibyte"
const uint8_t PIT_mode_register = 0x43;
const uint8_t  PIT_chan0 = 0x40;

// PIT state
PIT::Mode PIT::current_mode_ = NONE;
PIT::Mode PIT::temp_mode_ = NONE;
uint16_t PIT::current_freq_divider_ = 0;
uint16_t PIT::temp_freq_divider_ = 0;

uint64_t PIT::IRQ_counter_ = 0;

// Used for cpu frequency sampling
extern "C" double _CPUFreq_;
extern "C" uint16_t _cpu_sampling_freq_divider_;
extern "C" void irq_timer_entry();

// Time keeping
uint64_t PIT::millisec_counter = 0;

// The default recurring timer condition
std::function<bool()> PIT::forever = []{ return true; };

// Timer ID's
uint32_t PIT::Timer::timers_count_ = 0;

using namespace std::chrono;



PIT::Timer::Timer(Type t, timeout_handler handler, std::chrono::milliseconds ms, repeat_condition cond)
  : type_{t}, id_{++timers_count_}, handler_{handler}, interval_{ms}, cond_{cond} {};


void PIT::disable_regular_interrupts()
{   
  oneshot(1);
}

PIT::~PIT(){}

PIT::PIT(){
  debug("<PIT> Instantiating. \n");
  
  auto handler(IRQ_manager::irq_delegate::from<PIT,&PIT::irq_handler>(this));
  
  IRQ_manager::subscribe(0, handler);
}


void PIT::estimateCPUFrequency(){

  debug("<PIT EstimateCPUFreq> Saving state: curr_freq_div %i \n",current_freq_divider_);
  // Save PIT-state
  temp_mode_ = current_mode_;
  temp_freq_divider_ = current_freq_divider_;
  
  auto prev_irq_handler = IRQ_manager::get_handler(32);

  debug("<PIT EstimateCPUFreq> Sampling\n");
  IRQ_manager::set_handler(32, cpu_sampling_irq_entry);

  // GO!
  set_mode(RATE_GEN);  
  set_freq_divider(_cpu_sampling_freq_divider_);    

  // BLOCKING call to external measurment. 
  calculate_cpu_frequency();
    
  debug("<PIT EstimateCPUFreq> Done. Result: %f \n", _CPUFreq_);
  
  set_mode(temp_mode_);
  set_freq_divider(temp_freq_divider_);

  IRQ_manager::set_handler(32, prev_irq_handler);
}

MHz PIT::CPUFrequency(){
  if (! _CPUFreq_)
    estimateCPUFrequency();
  
  return MHz(_CPUFreq_);
}


void PIT::start_timer(Timer t, std::chrono::milliseconds in_msecs){
  if (in_msecs < 1ms) panic("Can't wait less than 1 ms. ");
  
  if (current_mode_ != RATE_GEN)
    set_mode(RATE_GEN);
  
  if (current_freq_divider_ != millisec_interval)
    set_freq_divider(millisec_interval);
  
  auto cycles_pr_millisec = KHz(CPUFrequency());
  debug("<PIT start_timer> CPU KHz: %f Cycles to wait: %f \n",cycles_pr_millisec.count(), cycles_pr_millisec.count() * in_msecs);
  
  auto ticks = in_msecs / KHz(current_frequency()).count();
  debug("<PIT start_timer> PIT KHz: %f * %i = %f ms. \n",
	KHz(current_frequency()).count(), (uint32_t)ticks.count(), ((uint32_t)ticks.count() * KHz(current_frequency()).count()));
  
  t.setStart(OS::cycles_since_boot());
  t.setEnd(t.start() + uint64_t(cycles_pr_millisec.count() * in_msecs.count()));
  
  
  auto key = millisec_counter + ticks.count();  
  
  // We could emplace, but the timer exists allready, and might be a reused one
  timers_.insert(std::make_pair(key, t));
  
  debug("<PIT start_timer> Key: %i id: %i, t.cond()(): %s There are %i timers. \n", 
	(uint32_t)key, t.id(), t.cond()() ? "true" : "false", timers_.size());


}

void PIT::onRepeatedTimeout(std::chrono::milliseconds ms, timeout_handler handler, repeat_condition cond){
  debug("<PIT repeated> setting a %i ms. repeating timer \n", (uint32_t)ms.count());
  
  Timer t(Timer::REPEAT_WHILE, handler, ms, cond);
  start_timer(t, ms);  
};


void PIT::onTimeout(std::chrono::milliseconds msec, timeout_handler handler){        
  Timer t(Timer::ONE_SHOT, handler, msec);
  
  debug("<PIT timeout> setting a %i ms. one-shot timer. Id: %i \n", 
	(uint32_t)msec.count(), t.id());
  
  start_timer(t, msec);

};


uint8_t PIT::read_back(uint8_t){
  const uint8_t READ_BACK_CMD = 0xc2;
  
  OS::outb(PIT_mode_register, READ_BACK_CMD );
  
  auto res = OS::inb(PIT_chan0);
  
  debug("STATUS: %#x \n", res);
  
  return res;
  
}

void PIT::irq_handler(){

  IRQ_counter_ ++;
  
  if (current_freq_divider_ == millisec_interval)
    millisec_counter++;
  
  #ifdef DEBUG
  if (millisec_counter % 100 == 0) 
    OS::rsprint(".");   
  #endif
  
  // Iterate over expired timers (we break on the first non-expired)
  for (auto it = timers_.begin(); it != timers_.end(); it++) {
      
    // Map-keys are sorted. If this timer isn't expired, neither are the rest
    if (it->first > millisec_counter)
      break; 
    
    debug2 ("\n**** Timer type %i, id: %i expired. Running handler **** \n", 
	    it->second.type(), it->second.id());

    // Execute the handler
    it->second.handler()(); 

    // Re-queue repeating timers
    if (it->second.type() == Timer::REPEAT) {
      debug2 ("<Timer IRQ> REPEAT: Requeuing the timer \n");
      start_timer(it->second, it->second.interval());
      
    }else if (it->second.type() == Timer::REPEAT_WHILE and it->second.cond()()) {
      debug2 ("<Timer IRQ> REPEAT_WHILE: Requeuing the timer COND \n");
      start_timer(it->second, it->second.interval());
    }
    
    debug2 ("Timer done. Erasing.  \n");    
    
    // Escape iterator death
    auto remove = it;
    it++;
    
    // Erase the timer
    timers_.erase(remove);
    
    // If this was the last timer, we can turn off the clock
    if (timers_.empty()){	
      // Disable the PIT
      oneshot(1);	
      
      debug2 ("Timers done. PIT disabled for now. \n");
      // Escape iterator death
      break;
    }    
    
    debug2 ("Timers left: %i \n", timers_.size());
    
    #ifdef DEBUG2
    for (auto t : timers_)
      debug2("Key: %i , id: %i, Type: %i", (uint32_t)t.first, t.second.id(), t.second.type());        
    #endif    
    
    debug2("\n---------------------------\n\n");
  }    
  
  // All IRQ-handlers has to send EOI
  IRQ_manager::eoi(0);

}

void PIT::init(){
  debug("<PIT> Initializing @ frequency: %16.16f MHz. Assigning myself to all timer interrupts.\n ", frequency());  
  PIT::disable_regular_interrupts();
  //IRQ_manager::enable_irq(32);
}

void PIT::set_mode(Mode mode){
  // Channel is the last two bits in the PIT mode register
  // ...we always use channel 0
  auto channel = 0x00;  
  uint8_t config = mode | LO_HI | channel;
  debug("<PIT::set_mode> Setting mode %#x, config: %#x \n", mode, config);
  
  OS::outb(PIT_mode_register, config);
  current_mode_ = mode;

}

void PIT::set_freq_divider(uint16_t freq_divider){    
  union{
    uint16_t whole;
    uint8_t part[2];
  }data{freq_divider};  

  // Send frequency hi/lo to PIT
  OS::outb(PIT_chan0, data.part[0]);
  OS::outb(PIT_chan0, data.part[1]);

  current_freq_divider_ = freq_divider;

}

void PIT::oneshot(uint16_t t){
    
  // Enable 1-shot mode
  set_mode(ONE_SHOT);  
  
  // Set a frequency for shot
  set_freq_divider(t);
}

