read -sv run_verilog_mid/adder_32b_18_64_f1827609c94c7cf5b993753f7196f22c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_64_f1827609c94c7cf5b993753f7196f22c_yosys.v
