/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:01 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_OL_CPU_DMA_2_H__
#define BCHP_HEVD_OL_CPU_DMA_2_H__

/***************************************************************************
 *HEVD_OL_CPU_DMA_2
 ***************************************************************************/
#define BCHP_HEVD_OL_CPU_DMA_2_CH0_SD_ADDR       0x00200400 /* [RW] DMA 0 SDRAM address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH0_LCL_ADDR      0x00200404 /* [RW] DMA 0 Local Memory Address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH0_LEN           0x00200408 /* [RW] DMA 0 Length */
#define BCHP_HEVD_OL_CPU_DMA_2_CH1_SD_ADDR       0x00200410 /* [RW] DMA 1 SDRAM address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH1_LCL_ADDR      0x00200414 /* [RW] DMA 1 Local Memory Address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH1_LEN           0x00200418 /* [RW] DMA 1 Length */
#define BCHP_HEVD_OL_CPU_DMA_2_CH2_SD_ADDR       0x00200420 /* [RW] DMA 2 SDRAM address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH2_LCL_ADDR      0x00200424 /* [RW] DMA 2 Local Memory Address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH2_LEN           0x00200428 /* [RW] DMA 2 Length */
#define BCHP_HEVD_OL_CPU_DMA_2_CH3_SD_ADDR       0x00200430 /* [RW] DMA 3 SDRAM address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH3_LCL_ADDR      0x00200434 /* [RW] DMA 3 Local Memory Address */
#define BCHP_HEVD_OL_CPU_DMA_2_CH3_LEN           0x00200438 /* [RW] DMA 3 Length */
#define BCHP_HEVD_OL_CPU_DMA_2_STATUS            0x00200440 /* [RO] REG_DMA_STATUS */

#endif /* #ifndef BCHP_HEVD_OL_CPU_DMA_2_H__ */

/* End of File */
