<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_to_mem_split_intf</a></h1>
<div class="docblock">
<p>AXI4+ATOP interface wrapper for <code>axi_to_mem_split</code></p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band">AXI_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP ID width</p>
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP address width</p>
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP data width</p>
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>AXI4+ATOP user width</p>
</div><h3 id="parameter.MEM_DATA_WIDTH" class="impl"><code class="in-band">MEM_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Memory data width, must evenly divide <code>DataWidth</code>.</p>
</div><h3 id="parameter.BUF_DEPTH" class="impl"><code class="in-band">BUF_DEPTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem</code>, parameter <code>BufDepth</code>.</p>
</div><h3 id="parameter.HIDE_STRB" class="impl"><code class="in-band">HIDE_STRB<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Hide write requests if the strb == '0</p>
</div><h3 id="parameter.OUT_FIFO_DEPTH" class="impl"><code class="in-band">OUT_FIFO_DEPTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Depth of output fifo/fall_through_register. Increase for asymmetric backpressure (contention) on banks.</p>
</div><h3 id="parameter.NUM_MEM_PORTS" class="impl"><code class="in-band">NUM_MEM_PORTS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Dependent parameters, do not override. Number of memory ports.</p>
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band">addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override. See <code>axi_to_mem</code>, parameter <code>addr_t</code>.</p>
</div><h3 id="parameter.mem_data_t" class="impl"><code class="in-band">mem_data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override. See <code>axi_to_mem</code>, parameter <code>mem_data_t</code>.</p>
</div><h3 id="parameter.mem_strb_t" class="impl"><code class="in-band">mem_strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, do not override. See <code>axi_to_mem</code>, parameter <code>mem_strb_t</code>.</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock input.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low.</p>
</div><h3 id="port.busy_o" class="impl"><code class="in-band">busy_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>busy_o</code>.</p>
</div><h3 id="port.axi_bus" class="impl"><code class="in-band">axi_bus<span class="type-annotation">: AXI_BUS.Subordinate</span></code></h3><div class="docblock"
><p>AXI4+ATOP subordinate interface port.</p>
</div><h3 id="port.mem_req_o" class="impl"><code class="in-band">mem_req_o<span class="type-annotation">: output logic           [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_req_o</code>.</p>
</div><h3 id="port.mem_gnt_i" class="impl"><code class="in-band">mem_gnt_i<span class="type-annotation">: input  logic           [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_gnt_i</code>.</p>
</div><h3 id="port.mem_addr_o" class="impl"><code class="in-band">mem_addr_o<span class="type-annotation">: output addr_t          [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_addr_o</code>.</p>
</div><h3 id="port.mem_wdata_o" class="impl"><code class="in-band">mem_wdata_o<span class="type-annotation">: output mem_data_t      [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_wdata_o</code>.</p>
</div><h3 id="port.mem_strb_o" class="impl"><code class="in-band">mem_strb_o<span class="type-annotation">: output mem_strb_t      [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_strb_o</code>.</p>
</div><h3 id="port.mem_atop_o" class="impl"><code class="in-band">mem_atop_o<span class="type-annotation">: output axi_pkg::atop_t [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_atop_o</code>.</p>
</div><h3 id="port.mem_we_o" class="impl"><code class="in-band">mem_we_o<span class="type-annotation">: output logic           [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_we_o</code>.</p>
</div><h3 id="port.mem_rvalid_i" class="impl"><code class="in-band">mem_rvalid_i<span class="type-annotation">: input  logic           [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_rvalid_i</code>.</p>
</div><h3 id="port.mem_rdata_i" class="impl"><code class="in-band">mem_rdata_i<span class="type-annotation">: input  mem_data_t      [NUM_MEM_PORTS-1:0]</span></code></h3><div class="docblock"
><p>See <code>axi_to_mem_split</code>, port <code>mem_rdata_i</code>.</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_aw_chan_t.html">axi_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_w_chan_t.html">axi_w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_b_chan_t.html">axi_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_ar_chan_t.html">axi_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_r_chan_t.html">axi_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_rsp_t.html">axi_rsp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_req" class="impl"><code class="in-band">axi_req<span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_rsp" class="impl"><code class="in-band">axi_rsp<span class="type-annotation">: axi_rsp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
