[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~self|RISCVCPUv2",
    "duplicate":"~self|self/cpu1:RISCVCPUv2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~self|RISCVCPUv2_1",
    "duplicate":"~self|self/cpu2:RISCVCPUv2",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"self_build"
  }
]