TimeQuest Timing Analyzer report for GSensor
Mon Apr 13 17:36:59 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 64. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 65. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  40.0%      ;
;     Processor 4            ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz    ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz    ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
; vga:u_vga|v_sync                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { vga:u_vga|v_sync }                                     ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 68.29 MHz  ; 68.29 MHz       ; CLOCK_50                                             ;      ;
; 95.34 MHz  ; 95.34 MHz       ; vga:u_vga|v_sync                                     ;      ;
; 235.18 MHz ; 235.18 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -9.489 ; -136.967      ;
; CLOCK_50                                             ; -4.576 ; -1187.529     ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.851 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.799 ; -1.524        ;
; CLOCK_50                                             ; 0.207  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.357  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.481 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.279 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.487   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.748 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                       ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -9.489 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.420     ;
; -9.479 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.410     ;
; -9.455 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.386     ;
; -9.445 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.376     ;
; -9.419 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.350     ;
; -9.396 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.327     ;
; -9.386 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.317     ;
; -9.385 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.316     ;
; -9.341 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.272     ;
; -9.331 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.262     ;
; -9.326 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.257     ;
; -9.271 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 10.202     ;
; -9.022 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.953      ;
; -9.012 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.943      ;
; -8.952 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.883      ;
; -8.938 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.869      ;
; -8.928 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.859      ;
; -8.896 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.827      ;
; -8.868 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.799      ;
; -8.862 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.793      ;
; -8.803 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.734      ;
; -8.748 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.679      ;
; -8.669 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.600      ;
; -8.659 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.590      ;
; -8.599 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.530      ;
; -8.429 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.360      ;
; -8.345 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.276      ;
; -8.322 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.253      ;
; -8.280 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.211      ;
; -8.229 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.160      ;
; -8.174 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.105      ;
; -8.076 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 9.007      ;
; -7.998 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.929      ;
; -7.988 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.919      ;
; -7.928 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.859      ;
; -7.855 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.786      ;
; -7.763 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.694      ;
; -7.737 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.763     ;
; -7.703 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.729     ;
; -7.644 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.670     ;
; -7.642 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.668     ;
; -7.627 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.653     ;
; -7.608 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.634     ;
; -7.604 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.535      ;
; -7.594 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.525      ;
; -7.593 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.619     ;
; -7.589 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.615     ;
; -7.549 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.575     ;
; -7.534 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.560     ;
; -7.534 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.465      ;
; -7.513 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.444      ;
; -7.494 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.520     ;
; -7.494 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.425      ;
; -7.492 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.423      ;
; -7.480 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.411      ;
; -7.479 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.505     ;
; -7.461 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.392      ;
; -7.458 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.484     ;
; -7.424 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.450     ;
; -7.405 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.336      ;
; -7.387 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.318      ;
; -7.386 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.317      ;
; -7.365 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.391     ;
; -7.335 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.266      ;
; -7.334 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.265      ;
; -7.310 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.336     ;
; -7.270 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.296     ;
; -7.193 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.124      ;
; -7.186 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.212     ;
; -7.175 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.201     ;
; -7.160 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.186     ;
; -7.160 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.091      ;
; -7.091 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.117     ;
; -7.084 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.015      ;
; -7.076 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.102     ;
; -7.074 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 8.005      ;
; -7.067 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.998      ;
; -7.066 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.997      ;
; -7.014 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.945      ;
; -7.012 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.943      ;
; -7.011 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.942      ;
; -6.996 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.927      ;
; -6.991 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 10.017     ;
; -6.960 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.891      ;
; -6.944 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.875      ;
; -6.924 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.950      ;
; -6.917 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.943      ;
; -6.907 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.933      ;
; -6.900 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.926      ;
; -6.870 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.801      ;
; -6.837 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.768      ;
; -6.831 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.857      ;
; -6.831 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.762      ;
; -6.822 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.848      ;
; -6.807 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.833      ;
; -6.776 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.611      ; 9.802      ;
; -6.744 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.675      ;
; -6.743 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.674      ;
; -6.727 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.658      ;
; -6.692 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.064     ; 7.623      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; -4.576 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.536      ;
; -4.576 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.536      ;
; -4.576 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.536      ;
; -4.552 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.512      ;
; -4.552 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.512      ;
; -4.552 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.512      ;
; -4.534 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.494      ;
; -4.534 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.494      ;
; -4.534 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.494      ;
; -4.530 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.490      ;
; -4.530 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.490      ;
; -4.530 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.490      ;
; -4.472 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.432      ;
; -4.472 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.432      ;
; -4.472 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.432      ;
; -4.446 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.406      ;
; -4.446 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.406      ;
; -4.446 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.406      ;
; -4.405 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.365      ;
; -4.405 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.365      ;
; -4.405 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.365      ;
; -4.235 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.194      ;
; -4.235 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.194      ;
; -4.235 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.194      ;
; -4.217 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.177      ;
; -4.217 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.177      ;
; -4.217 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.177      ;
; -4.120 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.079      ;
; -4.120 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.079      ;
; -4.120 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 4.079      ;
; -4.088 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.048      ;
; -4.088 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.048      ;
; -4.088 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 4.048      ;
; -4.036 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.995      ;
; -4.036 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.995      ;
; -4.036 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.995      ;
; -4.005 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.964      ;
; -4.005 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.964      ;
; -4.005 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.964      ;
; -3.924 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.883      ;
; -3.924 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.883      ;
; -3.924 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.883      ;
; -3.887 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.846      ;
; -3.887 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.846      ;
; -3.887 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.846      ;
; -3.810 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.769      ;
; -3.810 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.769      ;
; -3.810 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.769      ;
; -3.774 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.733      ;
; -3.774 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.733      ;
; -3.774 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.733      ;
; -3.691 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.650      ;
; -3.691 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.650      ;
; -3.691 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.650      ;
; -3.427 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 3.387      ;
; -3.427 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 3.387      ;
; -3.427 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.525     ; 3.387      ;
; -3.236 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.195      ;
; -3.236 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.195      ;
; -3.236 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.526     ; 3.195      ;
; -0.863 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.075      ; 3.622      ;
; -0.791 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.071      ; 3.546      ;
; -0.776 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.071      ; 3.531      ;
; -0.766 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.069      ; 3.519      ;
; -0.760 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.510      ;
; -0.758 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.072      ; 3.514      ;
; -0.753 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.094      ; 3.531      ;
; -0.744 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.494      ;
; -0.723 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.073      ; 3.480      ;
; -0.710 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.487      ;
; -0.709 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.459      ;
; -0.701 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.478      ;
; -0.696 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.446      ;
; -0.690 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[51][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.440      ;
; -0.690 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.060      ; 3.434      ;
; -0.689 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.439      ;
; -0.686 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.071      ; 3.441      ;
; -0.685 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][34] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.455      ;
; -0.685 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.462      ;
; -0.684 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.461      ;
; -0.684 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.442      ;
; -0.683 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.460      ;
; -0.683 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[37][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.060      ; 3.427      ;
; -0.680 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][34] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.071      ; 3.435      ;
; -0.679 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.437      ;
; -0.678 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.448      ;
; -0.677 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][23] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.454      ;
; -0.676 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.076      ; 3.436      ;
; -0.676 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.093      ; 3.453      ;
; -0.676 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[50][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.426      ;
; -0.676 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.426      ;
; -0.672 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[50][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.422      ;
; -0.670 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[44][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.420      ;
; -0.670 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][40] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.083      ; 3.437      ;
; -0.667 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.064      ; 3.415      ;
; -0.667 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.071      ; 3.422      ;
; -0.666 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.076      ; 3.426      ;
; -0.665 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[56][36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.064      ; 3.413      ;
; -0.664 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.083      ; 3.431      ;
; -0.663 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.064      ; 3.411      ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 13.851  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 3.759      ;
; 14.047  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.014     ; 3.884      ;
; 14.047  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.014     ; 3.884      ;
; 14.047  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.014     ; 3.884      ;
; 14.047  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.014     ; 3.884      ;
; 14.047  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.014     ; 3.884      ;
; 14.596  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.009      ;
; 14.596  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.009      ;
; 14.596  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.009      ;
; 15.150  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.457      ;
; 15.150  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.457      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.196  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.411      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.203  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 2.402      ;
; 15.263  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.344      ;
; 15.263  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.344      ;
; 15.263  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.344      ;
; 15.263  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.344      ;
; 15.591  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.015      ;
; 15.987  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.619      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.748 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.188      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.753 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.183      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.905 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.031      ;
; 495.944 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.313      ;
; 495.944 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.313      ;
; 495.944 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.313      ;
; 495.944 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.313      ;
; 495.944 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.313      ;
; 495.949 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.308      ;
; 495.949 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.308      ;
; 495.949 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.308      ;
; 495.949 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.308      ;
; 495.949 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.308      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.036 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.900      ;
; 496.101 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.156      ;
; 496.101 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.156      ;
; 496.101 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.156      ;
; 496.101 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.156      ;
; 496.101 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.156      ;
; 496.232 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.025      ;
; 496.232 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.025      ;
; 496.232 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.025      ;
; 496.232 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.262      ; 4.025      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.799 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.081      ;
; -0.725 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.155      ;
; -0.719 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.161      ;
; -0.634 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.246      ;
; -0.616 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.264      ;
; -0.455 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.425      ;
; -0.436 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.444      ;
; -0.299 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.581      ;
; -0.192 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 2.688      ;
; 1.160  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.397      ;
; 1.161  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.398      ;
; 1.163  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.400      ;
; 1.196  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.433      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.241  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.120      ;
; 1.334  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.213      ;
; 1.340  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.560      ;
; 1.345  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.225      ;
; 1.392  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.629      ;
; 1.410  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.289      ;
; 1.415  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.652      ;
; 1.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.299      ;
; 1.438  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.318      ;
; 1.442  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.322      ;
; 1.444  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.323      ;
; 1.447  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.326      ;
; 1.464  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.344      ;
; 1.487  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.366      ;
; 1.489  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.368      ;
; 1.494  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.373      ;
; 1.500  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.380      ;
; 1.504  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.384      ;
; 1.512  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.392      ;
; 1.516  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.396      ;
; 1.517  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.397      ;
; 1.520  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.399      ;
; 1.523  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.403      ;
; 1.527  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.406      ;
; 1.531  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.411      ;
; 1.532  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.411      ;
; 1.536  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.416      ;
; 1.541  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.420      ;
; 1.545  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.424      ;
; 1.551  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.431      ;
; 1.557  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.794      ;
; 1.558  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.437      ;
; 1.560  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.439      ;
; 1.562  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.441      ;
; 1.562  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.441      ;
; 1.570  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.449      ;
; 1.580  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.459      ;
; 1.581  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.801      ;
; 1.584  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.463      ;
; 1.587  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.467      ;
; 1.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.467      ;
; 1.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.468      ;
; 1.593  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.473      ;
; 1.600  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.480      ;
; 1.602  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.481      ;
; 1.603  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.483      ;
; 1.607  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.486      ;
; 1.607  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.486      ;
; 1.608  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.487      ;
; 1.609  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.489      ;
; 1.609  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.846      ;
; 1.611  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.491      ;
; 1.612  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.492      ;
; 1.613  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.850      ;
; 1.615  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.495      ;
; 1.621  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.501      ;
; 1.621  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.500      ;
; 1.628  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.507      ;
; 1.630  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.510      ;
; 1.631  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.510      ;
; 1.634  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.513      ;
; 1.638  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.517      ;
; 1.641  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.520      ;
; 1.644  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.523      ;
; 1.644  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.523      ;
; 1.645  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.524      ;
; 1.648  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.528      ;
; 1.648  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.527      ;
; 1.649  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.528      ;
; 1.650  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.529      ;
; 1.658  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.537      ;
; 1.663  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.543      ;
; 1.664  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.544      ;
; 1.664  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.152      ; 4.543      ;
; 1.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.545      ;
; 1.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.153      ; 4.545      ;
; 1.667  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.887      ;
; 1.667  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.080      ; 1.904      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                           ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; 0.207 ; vga:u_vga|v_sync ; vga:u_vga|cnt_slow[0]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.750      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.224 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.778      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.791      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][1]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.777      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[54][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[54][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][18]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.241 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][18]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.793      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[38][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.161      ; 2.792      ;
; 0.249 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.161      ; 2.796      ;
; 0.251 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][2]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.788      ;
; 0.259 ; vga:u_vga|v_sync ; vga:u_vga|cnt_slow[3]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.802      ;
; 0.261 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.805      ;
; 0.261 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.805      ;
; 0.263 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.807      ;
; 0.263 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.807      ;
; 0.265 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][42]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.808      ;
; 0.269 ; vga:u_vga|v_sync ; vga:u_vga|rockets[50][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.152      ; 2.807      ;
; 0.270 ; vga:u_vga|v_sync ; vga:u_vga|rockets[55][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.152      ; 2.808      ;
; 0.270 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.822      ;
; 0.270 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.166      ; 2.822      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[51][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.817      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][25]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.167      ; 2.826      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][25]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.167      ; 2.826      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][17]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.167      ; 2.826      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][17]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.167      ; 2.826      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][14]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.810      ;
; 0.273 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][15]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.810      ;
; 0.275 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.810      ;
; 0.275 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.810      ;
; 0.275 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.810      ;
; 0.275 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.810      ;
; 0.278 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.829      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|shooter[2]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.164      ; 2.829      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.279 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.814      ;
; 0.283 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][1] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.834      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][27]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.831      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][2] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][5] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][3] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][4] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][6] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][9] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][7] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.285 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][8] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.841      ;
; 0.286 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][2]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.144      ; 2.816      ;
; 0.288 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][22]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.839      ;
; 0.288 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.839      ;
; 0.289 ; vga:u_vga|v_sync ; vga:u_vga|rockets[55][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.139      ; 2.814      ;
; 0.290 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.169      ; 2.845      ;
; 0.293 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.838      ;
; 0.293 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.838      ;
; 0.293 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.838      ;
; 0.293 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.838      ;
; 0.293 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.838      ;
; 0.294 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.153      ; 2.833      ;
; 0.294 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][8]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.153      ; 2.833      ;
; 0.294 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.153      ; 2.833      ;
; 0.295 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.839      ;
; 0.295 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.153      ; 2.834      ;
; 0.295 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.838      ;
; 0.295 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][43]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.838      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][24]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.160      ; 2.842      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.296 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.168      ; 2.850      ;
; 0.299 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.843      ;
; 0.300 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][23]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.851      ;
; 0.300 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][5]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.837      ;
; 0.300 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][1]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.837      ;
; 0.300 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][13]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.153      ; 2.839      ;
; 0.300 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.151      ; 2.837      ;
; 0.301 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.169      ; 2.856      ;
; 0.301 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.169      ; 2.856      ;
; 0.301 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][28]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.169      ; 2.856      ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.415 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.635      ;
; 0.425 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.644      ;
; 0.427 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.528 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.589 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.811      ;
; 0.592 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.597 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.819      ;
; 0.600 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.820      ;
; 0.600 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.820      ;
; 0.607 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.827      ;
; 0.610 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.623 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.843      ;
; 0.628 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.848      ;
; 0.649 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.869      ;
; 0.656 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.876      ;
; 0.657 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.877      ;
; 0.709 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.929      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.932      ;
; 0.727 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.946      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.974      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.974      ;
; 0.781 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.000      ;
; 0.782 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.001      ;
; 0.783 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.002      ;
; 0.785 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.004      ;
; 0.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.013      ;
; 0.795 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.795 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.796 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.015      ;
; 0.797 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.797 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.797 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.798 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.017      ;
; 0.801 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.020      ;
; 0.805 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.024      ;
; 0.805 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.024      ;
; 0.807 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.026      ;
; 0.808 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.028      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.034      ;
; 0.821 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.041      ;
; 0.822 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.041      ;
; 0.823 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.834 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.054      ;
; 0.836 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 0.735      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.481 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.125      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.514 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.092      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.682 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.924      ;
; 15.767 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.840      ;
; 15.767 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.840      ;
; 15.767 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.840      ;
; 15.767 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 1.840      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.279 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.685      ;
; 3.279 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.685      ;
; 3.279 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.685      ;
; 3.279 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.685      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.358 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.851     ; 1.764      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.524 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.929      ;
; 3.564 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.969      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.236  ; 0.452        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[0]|clk ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[1]|clk ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[2]|clk ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][14]                                                                                  ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                      ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                     ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                       ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|init                                                                                             ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][47]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][39]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][43]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][47]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[37][47]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[38][47]                                                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[39][47]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][0]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][40]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][8]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][9]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][13]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][32]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][36]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][38]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][39]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][40]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][47]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][4]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][8]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][9]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][13]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][2]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][32]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][34]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][35]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][36]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][38]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][39]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][40]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][4]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][8]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][9]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][12]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][14]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][21]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][22]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][23]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][34]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][35]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][3]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][40]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][42]                                                                                  ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][4]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][8]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[37][2]                                                                                   ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[37][3]                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][0]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][2]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][4]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][6]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][0]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][2]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][4]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][6]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][39]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][0]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][2]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][4]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][6]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][20]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[32][23]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][14]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][14]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][10]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][2]                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][0]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][2]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][4]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][6]                                                                                    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[40][20]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[40][22]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[40][26]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[41][18]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[41][20]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[41][22]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[41][26]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[41][30]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][18]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][20]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][22]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][23]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][24]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][26]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][28]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][30]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[42][31]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[43][22]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[43][30]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][16]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][16]                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.752 ; 249.968      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.847 ; 250.031      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.699 ; -193.259 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.532 ; -194.956 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 194.842 ; 194.382 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.236 ; 195.674 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.812   ; 5.779   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.259   ; 6.230   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.705   ; 5.667   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.660   ; 6.626   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.371   ; 5.303   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.735 ; 205.743 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.748 ; 205.659 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.613 ; 207.670 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.692 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.666 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.618   ; 5.582   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.047   ; 6.015   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.515   ; 5.475   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.431   ; 6.395   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.194   ; 5.126   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.142 ; 205.153 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.095 ; 205.008 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.005 ; 204.981 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.183 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.156 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.414 ; 206.292 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.591 ; 205.469 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.277   ; 206.399   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.459   ; 205.581   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 76.3 MHz   ; 76.3 MHz        ; CLOCK_50                                             ;      ;
; 106.29 MHz ; 106.29 MHz      ; vga:u_vga|v_sync                                     ;      ;
; 264.13 MHz ; 264.13 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -8.408 ; -119.489      ;
; CLOCK_50                                             ; -4.027 ; -1021.784     ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.463 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.580 ; -1.068        ;
; CLOCK_50                                             ; 0.194  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.310  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.989 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.911 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.489   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.738 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -8.408 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 9.349      ;
; -8.404 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.344      ;
; -8.356 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 9.297      ;
; -8.352 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.292      ;
; -8.349 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.289      ;
; -8.319 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 9.260      ;
; -8.315 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.255      ;
; -8.297 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.237      ;
; -8.268 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 9.209      ;
; -8.264 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.204      ;
; -8.260 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.200      ;
; -8.209 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 9.149      ;
; -7.989 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 8.930      ;
; -7.985 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.925      ;
; -7.930 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.870      ;
; -7.893 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.833      ;
; -7.841 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.781      ;
; -7.826 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 8.767      ;
; -7.822 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.762      ;
; -7.804 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.744      ;
; -7.767 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.707      ;
; -7.753 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.693      ;
; -7.600 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 8.541      ;
; -7.596 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.536      ;
; -7.541 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.481      ;
; -7.474 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.414      ;
; -7.408 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.348      ;
; -7.356 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.296      ;
; -7.319 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.259      ;
; -7.311 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.251      ;
; -7.268 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.208      ;
; -7.106 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 8.047      ;
; -7.102 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.042      ;
; -7.085 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 8.025      ;
; -7.047 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.987      ;
; -6.989 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.929      ;
; -6.972 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.657      ;
; -6.920 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.605      ;
; -6.883 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.568      ;
; -6.882 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.567      ;
; -6.867 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.552      ;
; -6.832 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.517      ;
; -6.830 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.515      ;
; -6.826 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.766      ;
; -6.815 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.500      ;
; -6.793 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.478      ;
; -6.778 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.463      ;
; -6.742 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.427      ;
; -6.727 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.412      ;
; -6.712 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.397      ;
; -6.660 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.345      ;
; -6.656 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 7.597      ;
; -6.652 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.592      ;
; -6.623 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.308      ;
; -6.600 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.540      ;
; -6.598 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.538      ;
; -6.597 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.537      ;
; -6.591 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.531      ;
; -6.572 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.257      ;
; -6.563 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.503      ;
; -6.558 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.498      ;
; -6.553 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.238      ;
; -6.519 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.459      ;
; -6.463 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.148      ;
; -6.449 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.389      ;
; -6.448 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.133      ;
; -6.444 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.384      ;
; -6.430 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.370      ;
; -6.425 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.365      ;
; -6.390 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 9.075      ;
; -6.310 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.250      ;
; -6.300 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.985      ;
; -6.293 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.978      ;
; -6.285 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.970      ;
; -6.270 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.955      ;
; -6.266 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.206      ;
; -6.218 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.903      ;
; -6.216 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.054     ; 7.157      ;
; -6.212 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.152      ;
; -6.196 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.136      ;
; -6.181 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.866      ;
; -6.177 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.117      ;
; -6.164 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.849      ;
; -6.157 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.097      ;
; -6.141 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.081      ;
; -6.130 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.815      ;
; -6.130 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.815      ;
; -6.106 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.046      ;
; -6.100 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.040      ;
; -6.095 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.035      ;
; -6.093 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.033      ;
; -6.088 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 7.028      ;
; -6.074 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.759      ;
; -6.059 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.744      ;
; -6.027 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 6.967      ;
; -5.983 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 6.923      ;
; -5.966 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.651      ;
; -5.914 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.599      ;
; -5.913 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.055     ; 6.853      ;
; -5.904 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.270      ; 8.589      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; -4.027 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.072      ;
; -4.027 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.072      ;
; -4.027 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.072      ;
; -4.011 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.056      ;
; -4.011 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.056      ;
; -4.011 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.056      ;
; -4.007 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.052      ;
; -4.007 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.052      ;
; -4.007 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.052      ;
; -3.982 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.027      ;
; -3.982 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.027      ;
; -3.982 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 4.027      ;
; -3.935 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.980      ;
; -3.935 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.980      ;
; -3.935 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.980      ;
; -3.923 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.968      ;
; -3.923 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.968      ;
; -3.923 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.968      ;
; -3.902 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.947      ;
; -3.902 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.947      ;
; -3.902 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.947      ;
; -3.717 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.762      ;
; -3.717 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.762      ;
; -3.717 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.762      ;
; -3.712 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.755      ;
; -3.712 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.755      ;
; -3.712 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.755      ;
; -3.613 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.658      ;
; -3.613 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.658      ;
; -3.613 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.658      ;
; -3.613 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.656      ;
; -3.613 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.656      ;
; -3.613 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.656      ;
; -3.543 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.586      ;
; -3.543 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.586      ;
; -3.543 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.586      ;
; -3.514 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.557      ;
; -3.514 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.557      ;
; -3.514 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.557      ;
; -3.448 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.491      ;
; -3.448 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.491      ;
; -3.448 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.491      ;
; -3.412 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.455      ;
; -3.412 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.455      ;
; -3.412 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.455      ;
; -3.350 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.393      ;
; -3.350 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.393      ;
; -3.350 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.393      ;
; -3.316 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.359      ;
; -3.316 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.359      ;
; -3.316 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.359      ;
; -3.246 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.289      ;
; -3.246 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.289      ;
; -3.246 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 3.289      ;
; -3.029 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.074      ;
; -3.029 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.074      ;
; -3.029 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.440     ; 3.074      ;
; -2.846 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 2.889      ;
; -2.846 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 2.889      ;
; -2.846 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.442     ; 2.889      ;
; -0.737 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.871      ; 3.273      ;
; -0.697 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.867      ; 3.229      ;
; -0.684 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.865      ; 3.214      ;
; -0.682 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.867      ; 3.214      ;
; -0.658 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.888      ; 3.211      ;
; -0.654 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.868      ; 3.187      ;
; -0.648 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.865      ; 3.178      ;
; -0.644 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.171      ;
; -0.643 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.170      ;
; -0.630 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.157      ;
; -0.629 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.856      ; 3.150      ;
; -0.628 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[51][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.155      ;
; -0.627 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.154      ;
; -0.623 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[37][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.856      ; 3.144      ;
; -0.615 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.167      ;
; -0.615 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.142      ;
; -0.614 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[50][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.141      ;
; -0.611 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][34] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.155      ;
; -0.609 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][42] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.153      ;
; -0.606 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[50][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.133      ;
; -0.605 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.129      ;
; -0.604 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.131      ;
; -0.601 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.125      ;
; -0.596 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[56][36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.120      ;
; -0.596 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[56][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.120      ;
; -0.596 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.148      ;
; -0.595 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.147      ;
; -0.595 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.147      ;
; -0.594 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.879      ; 3.138      ;
; -0.592 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.144      ;
; -0.592 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][23] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.144      ;
; -0.590 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.887      ; 3.142      ;
; -0.587 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.866      ; 3.118      ;
; -0.586 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[51][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.863      ; 3.114      ;
; -0.585 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.109      ;
; -0.585 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.876      ; 3.126      ;
; -0.582 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[52][12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 3.109      ;
; -0.581 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][37] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.859      ; 3.105      ;
; -0.581 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][40] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.876      ; 3.122      ;
; -0.580 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.868      ; 3.113      ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.463  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 3.440      ;
; 14.648  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 3.541      ;
; 14.648  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 3.541      ;
; 14.648  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 3.541      ;
; 14.648  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 3.541      ;
; 14.648  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 3.541      ;
; 15.189  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.709      ;
; 15.189  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.709      ;
; 15.189  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.709      ;
; 15.697  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.203      ;
; 15.697  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.203      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.737  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.163      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.744  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.154      ;
; 15.801  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.099      ;
; 15.801  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.099      ;
; 15.801  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.099      ;
; 15.801  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.099      ;
; 16.088  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.811      ;
; 16.454  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.445      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.214 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.728      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.222 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.720      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.606      ;
; 496.378 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.850      ;
; 496.378 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.850      ;
; 496.378 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.850      ;
; 496.378 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.850      ;
; 496.378 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.850      ;
; 496.386 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.842      ;
; 496.386 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.842      ;
; 496.386 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.842      ;
; 496.386 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.842      ;
; 496.386 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.842      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.428 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.514      ;
; 496.517 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.711      ;
; 496.517 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.711      ;
; 496.517 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.711      ;
; 496.517 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.711      ;
; 496.517 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.711      ;
; 496.613 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.615      ;
; 496.613 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.615      ;
; 496.613 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.615      ;
; 496.613 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.233      ; 3.615      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.580 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 1.883      ;
; -0.488 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 1.976      ;
; -0.487 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 1.976      ;
; -0.419 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 2.045      ;
; -0.407 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 2.056      ;
; -0.275 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 2.188      ;
; -0.234 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 2.230      ;
; -0.126 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 2.338      ;
; -0.041 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 2.423      ;
; 1.066  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.281      ;
; 1.068  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.283      ;
; 1.076  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.291      ;
; 1.098  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.313      ;
; 1.203  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.054      ; 1.401      ;
; 1.262  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.477      ;
; 1.278  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.493      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.792      ;
; 1.368  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.831      ;
; 1.386  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.601      ;
; 1.419  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.883      ;
; 1.425  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.624      ;
; 1.447  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.910      ;
; 1.455  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.918      ;
; 1.455  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.918      ;
; 1.464  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.927      ;
; 1.473  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[5]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.688      ;
; 1.480  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.944      ;
; 1.482  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[7]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.697      ;
; 1.484  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.699      ;
; 1.494  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.958      ;
; 1.503  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.718      ;
; 1.504  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.968      ;
; 1.511  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.975      ;
; 1.511  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.974      ;
; 1.511  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.054      ; 1.709      ;
; 1.512  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.975      ;
; 1.513  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.976      ;
; 1.525  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 3.989      ;
; 1.525  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.740      ;
; 1.527  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.054      ; 1.725      ;
; 1.535  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 3.998      ;
; 1.544  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.007      ;
; 1.545  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.009      ;
; 1.548  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.011      ;
; 1.553  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.016      ;
; 1.559  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.023      ;
; 1.559  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.023      ;
; 1.560  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.023      ;
; 1.565  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.780      ;
; 1.567  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.030      ;
; 1.568  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.031      ;
; 1.570  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.033      ;
; 1.571  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.035      ;
; 1.571  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.035      ;
; 1.574  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.037      ;
; 1.574  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.038      ;
; 1.583  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.046      ;
; 1.583  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.798      ;
; 1.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.052      ;
; 1.589  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.052      ;
; 1.591  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.054      ;
; 1.591  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.054      ;
; 1.593  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.056      ;
; 1.599  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.062      ;
; 1.603  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.067      ;
; 1.608  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.071      ;
; 1.609  ; vga:u_vga|left_bound[4]                         ; vga:u_vga|right_bound[4]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.824      ;
; 1.611  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.075      ;
; 1.615  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.079      ;
; 1.618  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.082      ;
; 1.621  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.085      ;
; 1.623  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.086      ;
; 1.624  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.087      ;
; 1.625  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.089      ;
; 1.627  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[4]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.071      ; 1.842      ;
; 1.631  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.094      ;
; 1.632  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.096      ;
; 1.632  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.095      ;
; 1.637  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.101      ;
; 1.637  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|old_magn_g_y[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.836      ;
; 1.640  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.103      ;
; 1.646  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.109      ;
; 1.647  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.110      ;
; 1.649  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.112      ;
; 1.650  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|old_magn_g_y[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.849      ;
; 1.653  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.117      ;
; 1.654  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.117      ;
; 1.654  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.117      ;
; 1.655  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.118      ;
; 1.655  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.749      ; 4.118      ;
; 1.658  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.750      ; 4.122      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                            ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][30]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.194 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.501      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][1]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.939      ; 2.508      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[54][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[54][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.514      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][37]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.514      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[53][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][18]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.215 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][18]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.520      ;
; 0.221 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.510      ;
; 0.221 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.510      ;
; 0.221 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.510      ;
; 0.221 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.510      ;
; 0.222 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][2]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.512      ;
; 0.225 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][2]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.931      ; 2.510      ;
; 0.225 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.532      ;
; 0.225 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.532      ;
; 0.226 ; vga:u_vga|v_sync ; vga:u_vga|cnt_slow[0]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.524      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.227 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.534      ;
; 0.228 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][42]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.525      ;
; 0.229 ; vga:u_vga|v_sync ; vga:u_vga|rockets[37][27]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.526      ;
; 0.229 ; vga:u_vga|v_sync ; vga:u_vga|rockets[50][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.521      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.230 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.520      ;
; 0.234 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.530      ;
; 0.234 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][43]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.530      ;
; 0.237 ; vga:u_vga|v_sync ; vga:u_vga|rockets[55][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.938      ; 2.529      ;
; 0.237 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.536      ;
; 0.237 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][35]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.536      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][31]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.543      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][2] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][5] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][3] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][4] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][6] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][9] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][7] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][8] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.956      ; 2.548      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][25]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.546      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][25]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.546      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][17]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.546      ;
; 0.238 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][17]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.546      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[55][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.924      ; 2.517      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|submarines[0][11] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.547      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][45]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.535      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.535      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.535      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.535      ;
; 0.239 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.942      ; 2.535      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.940      ; 2.534      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][21]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[46][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.240 ; vga:u_vga|v_sync ; vga:u_vga|rockets[47][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.954      ; 2.548      ;
; 0.242 ; vga:u_vga|v_sync ; vga:u_vga|rockets[38][36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.540      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.940      ; 2.537      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][8]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.940      ; 2.537      ;
; 0.243 ; vga:u_vga|v_sync ; vga:u_vga|rockets[45][11]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.940      ; 2.537      ;
; 0.244 ; vga:u_vga|v_sync ; vga:u_vga|rockets[51][33]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.543      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][14]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.535      ;
; 0.245 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][15]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.535      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][48]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.544      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.544      ;
; 0.246 ; vga:u_vga|v_sync ; vga:u_vga|rockets[39][39]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.544      ;
; 0.248 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][27]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.553      ;
; 0.253 ; vga:u_vga|v_sync ; vga:u_vga|shooter[2]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.555      ;
; 0.253 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][34]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.543      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][32]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.553      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][22]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.950      ; 2.558      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.561      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[49][20]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.950      ; 2.558      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][29]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.561      ;
; 0.254 ; vga:u_vga|v_sync ; vga:u_vga|rockets[43][28]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.561      ;
; 0.255 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][22]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.552      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.556      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[48][23]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.562      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|rockets[44][9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.940      ; 2.551      ;
; 0.257 ; vga:u_vga|v_sync ; vga:u_vga|submarines[11][1] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.951      ; 2.562      ;
+-------+------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.310 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.318 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.355 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.557      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.371 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.572      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.579      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.583      ;
; 0.470 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.672      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.511 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.530 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.731      ;
; 0.531 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.731      ;
; 0.531 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.731      ;
; 0.531 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.731      ;
; 0.533 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.733      ;
; 0.534 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.735      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.736      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.736      ;
; 0.536 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.736      ;
; 0.538 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.738      ;
; 0.539 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.739      ;
; 0.543 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.743      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.745      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.745      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.745      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.746      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.747      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.751      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.773      ;
; 0.576 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.777      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.799      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.799      ;
; 0.633 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.834      ;
; 0.647 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.847      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.682 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.883      ;
; 0.683 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.884      ;
; 0.694 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.894      ;
; 0.695 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.895      ;
; 0.699 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.899      ;
; 0.706 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.906      ;
; 0.706 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.906      ;
; 0.707 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.907      ;
; 0.711 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.911      ;
; 0.711 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.911      ;
; 0.715 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.915      ;
; 0.718 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.918      ;
; 0.721 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.921      ;
; 0.723 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.923      ;
; 0.723 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.923      ;
; 0.723 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.923      ;
; 0.725 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.925      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.928      ;
; 0.729 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.929      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.943      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.989 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.910      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.025 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.874      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.189 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.710      ;
; 16.258 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 1.642      ;
; 16.258 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 1.642      ;
; 16.258 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 1.642      ;
; 16.258 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 1.642      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.911 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.541      ;
; 2.911 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.541      ;
; 2.911 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.541      ;
; 2.911 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.541      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 2.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.614     ; 1.607      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.126 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.755      ;
; 3.157 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.786      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[1]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[2]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[3]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[4]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[5]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk  ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][14]                                                                                  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[0]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[1]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[2]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[3]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[4]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[5]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[6]                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][17]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][19]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][21]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][23]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][17]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][19]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][21]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[1][23]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][40]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][17]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][19]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][21]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[2][23]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][40]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][17]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][21]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[3][23]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[44][11]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[44][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][0]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][11]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][12]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][13]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][19]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][24]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][27]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][33]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][35]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][43]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][8]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[45][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][0]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][12]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][19]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][24]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][27]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][43]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][8]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[46][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][0]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][12]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][19]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][22]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][24]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][27]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][43]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][8]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[47][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][0]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][11]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][13]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][1]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][32]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][39]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][44]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][4]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][5]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[48][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][11]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][1]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][32]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][33]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][35]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][37]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][39]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][44]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][4]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][5]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[49][9]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[4][21]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][32]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][33]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][35]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][39]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[50][44]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[51][32]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[51][33]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[51][35]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[51][39]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[51][44]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[52][35]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[52][39]                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[57][2]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[58][2]                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][29]                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.738 ; 249.954      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.738 ; 249.954      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.738 ; 249.954      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.738 ; 249.954      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.738 ; 249.954      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.853 ; 250.037      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.469 ; -194.070 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.105 ; -195.628 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.492 ; 195.106 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.728 ; 196.262 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.240   ; 5.185   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.653   ; 5.569   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.138   ; 5.079   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.030   ; 5.924   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.834   ; 4.751   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.188 ; 205.302 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.194 ; 205.099 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 206.894 ; 206.857 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.327 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.225 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.055   ; 4.999   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.451   ; 5.368   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 4.957   ; 4.897   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.814   ; 5.708   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.665   ; 4.582   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.649 ; 204.761 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.600 ; 204.508 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.579 ; 204.491 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.862 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.760 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.844 ; 205.702 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.117 ; 204.975 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.617   ; 205.759   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.890   ; 205.032   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -4.970 ; -66.545       ;
; CLOCK_50                                             ; -2.539 ; -245.357      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.350 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.585 ; -1.132        ;
; CLOCK_50                                             ; 0.072  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 17.290 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 1.831 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.209   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.784 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -4.970 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.918      ;
; -4.966 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.914      ;
; -4.962 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.910      ;
; -4.958 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.906      ;
; -4.925 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.873      ;
; -4.921 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.869      ;
; -4.913 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.861      ;
; -4.908 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.856      ;
; -4.905 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.853      ;
; -4.900 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.848      ;
; -4.868 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.816      ;
; -4.863 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.811      ;
; -4.703 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.651      ;
; -4.695 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.643      ;
; -4.676 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.624      ;
; -4.668 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.616      ;
; -4.658 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.606      ;
; -4.635 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.583      ;
; -4.631 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.579      ;
; -4.631 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.579      ;
; -4.578 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.526      ;
; -4.573 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.521      ;
; -4.519 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.467      ;
; -4.511 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.459      ;
; -4.474 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.422      ;
; -4.368 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.316      ;
; -4.341 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.289      ;
; -4.309 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.257      ;
; -4.305 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.253      ;
; -4.252 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.200      ;
; -4.247 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.195      ;
; -4.184 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.132      ;
; -4.181 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.129      ;
; -4.173 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.121      ;
; -4.136 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.084      ;
; -4.052 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 5.000      ;
; -4.044 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.992      ;
; -4.042 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.990      ;
; -4.015 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.963      ;
; -4.007 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.955      ;
; -3.989 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.096      ;
; -3.985 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.092      ;
; -3.952 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.059      ;
; -3.948 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.055      ;
; -3.937 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.044      ;
; -3.933 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.040      ;
; -3.932 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.039      ;
; -3.927 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.034      ;
; -3.895 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 6.002      ;
; -3.890 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.997      ;
; -3.880 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.987      ;
; -3.875 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.982      ;
; -3.858 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.806      ;
; -3.856 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.963      ;
; -3.852 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.959      ;
; -3.846 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.794      ;
; -3.799 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.906      ;
; -3.794 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.901      ;
; -3.768 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.716      ;
; -3.760 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.708      ;
; -3.737 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.685      ;
; -3.737 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.685      ;
; -3.723 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.671      ;
; -3.722 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.829      ;
; -3.717 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.665      ;
; -3.695 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.802      ;
; -3.691 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.639      ;
; -3.691 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.639      ;
; -3.685 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.792      ;
; -3.679 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.627      ;
; -3.674 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.622      ;
; -3.670 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.777      ;
; -3.658 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.765      ;
; -3.643 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.750      ;
; -3.633 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.581      ;
; -3.628 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.576      ;
; -3.589 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.696      ;
; -3.562 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.669      ;
; -3.559 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.666      ;
; -3.555 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.662      ;
; -3.538 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.645      ;
; -3.520 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.468      ;
; -3.502 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.609      ;
; -3.501 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.608      ;
; -3.501 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.449      ;
; -3.497 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.604      ;
; -3.497 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.445      ;
; -3.486 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.593      ;
; -3.469 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.417      ;
; -3.444 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.392      ;
; -3.442 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.390      ;
; -3.439 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.387      ;
; -3.433 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.381      ;
; -3.423 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.371      ;
; -3.405 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.512      ;
; -3.396 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.344      ;
; -3.391 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.339      ;
; -3.368 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.475      ;
; -3.364 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.700      ; 5.471      ;
; -3.356 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.039     ; 4.304      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+
; -2.539 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.532      ;
; -2.539 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.532      ;
; -2.539 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.532      ;
; -2.514 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.507      ;
; -2.514 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.507      ;
; -2.514 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.507      ;
; -2.492 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.485      ;
; -2.492 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.485      ;
; -2.492 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.485      ;
; -2.478 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.471      ;
; -2.478 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.471      ;
; -2.478 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.471      ;
; -2.475 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.468      ;
; -2.475 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.468      ;
; -2.475 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.468      ;
; -2.434 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.427      ;
; -2.434 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.427      ;
; -2.434 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.427      ;
; -2.399 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.392      ;
; -2.399 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.392      ;
; -2.399 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.392      ;
; -2.332 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.325      ;
; -2.332 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.325      ;
; -2.332 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.325      ;
; -2.326 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.317      ;
; -2.326 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.317      ;
; -2.326 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.317      ;
; -2.259 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.250      ;
; -2.259 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.250      ;
; -2.259 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.250      ;
; -2.228 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.221      ;
; -2.228 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.221      ;
; -2.228 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 2.221      ;
; -2.210 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.201      ;
; -2.210 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.201      ;
; -2.210 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.201      ;
; -2.191 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.182      ;
; -2.191 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.182      ;
; -2.191 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.182      ;
; -2.142 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.133      ;
; -2.142 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.133      ;
; -2.142 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.133      ;
; -2.119 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.110      ;
; -2.119 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.110      ;
; -2.119 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.110      ;
; -2.074 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.065      ;
; -2.074 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.065      ;
; -2.074 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.065      ;
; -2.055 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.046      ;
; -2.055 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.046      ;
; -2.055 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 2.046      ;
; -2.007 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.998      ;
; -2.007 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.998      ;
; -2.007 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.998      ;
; -1.889 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 1.882      ;
; -1.889 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 1.882      ;
; -1.889 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.484     ; 1.882      ;
; -1.767 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.758      ;
; -1.767 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.758      ;
; -1.767 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.486     ; 1.758      ;
; -0.349 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 2.037      ;
; -0.279 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.102      ; 1.963      ;
; -0.278 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.960      ;
; -0.270 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.952      ;
; -0.267 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.101      ; 1.950      ;
; -0.266 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.953      ;
; -0.255 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][24] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.942      ;
; -0.254 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][26] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.118      ; 1.954      ;
; -0.252 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.095      ; 1.929      ;
; -0.251 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][14] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.103      ; 1.936      ;
; -0.249 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[37][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.095      ; 1.926      ;
; -0.248 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.947      ;
; -0.247 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.103      ; 1.932      ;
; -0.246 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][12] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.103      ; 1.931      ;
; -0.245 ; vga:u_vga|v_sync         ; vga:u_vga|out_v_sync      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.103      ; 1.930      ;
; -0.244 ; vga:u_vga|v_sync         ; vga:u_vga|cnt_slow[1]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.932      ;
; -0.242 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.941      ;
; -0.239 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][34] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.926      ;
; -0.239 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[29][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.101      ; 1.922      ;
; -0.238 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.101      ; 1.921      ;
; -0.237 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.097      ; 1.916      ;
; -0.237 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][40] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.109      ; 1.928      ;
; -0.236 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[56][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.097      ; 1.915      ;
; -0.236 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][17] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.118      ; 1.936      ;
; -0.235 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.097      ; 1.914      ;
; -0.235 ; vga:u_vga|v_sync         ; vga:u_vga|cnt_slow[2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.923      ;
; -0.233 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[31][18] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.915      ;
; -0.232 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[56][36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.097      ; 1.911      ;
; -0.231 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][44] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.919      ;
; -0.229 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[55][36] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.097      ; 1.908      ;
; -0.229 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[38][38] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.916      ;
; -0.229 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.928      ;
; -0.229 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.928      ;
; -0.228 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[30][47] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.916      ;
; -0.227 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][20] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.926      ;
; -0.226 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][31] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.118      ; 1.926      ;
; -0.226 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[32][32] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.914      ;
; -0.225 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[40][49] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.109      ; 1.916      ;
; -0.224 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[42][23] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.923      ;
; -0.223 ; vga:u_vga|v_sync         ; vga:u_vga|rockets[41][22] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.117      ; 1.922      ;
+--------+--------------------------+---------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.350  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.389     ; 2.198      ;
; 16.447  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.214     ; 2.276      ;
; 16.447  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.214     ; 2.276      ;
; 16.447  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.214     ; 2.276      ;
; 16.447  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.214     ; 2.276      ;
; 16.447  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.214     ; 2.276      ;
; 16.817  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.727      ;
; 16.817  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.727      ;
; 16.817  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.727      ;
; 17.143  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.403      ;
; 17.143  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.403      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.165  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.379      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.172  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.374      ;
; 17.213  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.333      ;
; 17.213  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.333      ;
; 17.213  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.333      ;
; 17.213  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.333      ;
; 17.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.171      ;
; 17.597  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 0.948      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.552 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.402      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.553 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.401      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.643 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.311      ;
; 497.649 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.480      ;
; 497.649 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.480      ;
; 497.649 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.480      ;
; 497.649 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.480      ;
; 497.649 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.480      ;
; 497.650 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.479      ;
; 497.650 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.479      ;
; 497.650 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.479      ;
; 497.650 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.479      ;
; 497.650 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.479      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.717 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.237      ;
; 497.740 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.389      ;
; 497.740 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.389      ;
; 497.740 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.389      ;
; 497.740 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.389      ;
; 497.740 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.389      ;
; 497.814 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.315      ;
; 497.814 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.315      ;
; 497.814 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.315      ;
; 497.814 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.142      ; 2.315      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.585 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.098      ;
; -0.547 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.136      ;
; -0.538 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.145      ;
; -0.504 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.179      ;
; -0.480 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.203      ;
; -0.387 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.296      ;
; -0.386 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.297      ;
; -0.314 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.369      ;
; -0.243 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 1.440      ;
; 0.579  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.261      ;
; 0.594  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.276      ;
; 0.609  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.291      ;
; 0.609  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.291      ;
; 0.613  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.748      ;
; 0.616  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.751      ;
; 0.624  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.759      ;
; 0.630  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.313      ;
; 0.632  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.767      ;
; 0.634  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.316      ;
; 0.635  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.317      ;
; 0.635  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.317      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.324      ;
; 0.643  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.325      ;
; 0.659  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.341      ;
; 0.660  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.342      ;
; 0.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.347      ;
; 0.669  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.351      ;
; 0.673  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.355      ;
; 0.679  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.361      ;
; 0.681  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.363      ;
; 0.682  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.364      ;
; 0.685  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.368      ;
; 0.688  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.370      ;
; 0.698  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.381      ;
; 0.700  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.382      ;
; 0.704  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.387      ;
; 0.706  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.388      ;
; 0.709  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.391      ;
; 0.713  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.395      ;
; 0.713  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.395      ;
; 0.714  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.396      ;
; 0.720  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.038      ; 0.842      ;
; 0.721  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.403      ;
; 0.724  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.406      ;
; 0.725  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.407      ;
; 0.726  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.409      ;
; 0.728  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.410      ;
; 0.729  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.411      ;
; 0.730  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.412      ;
; 0.737  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.420      ;
; 0.738  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.420      ;
; 0.739  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.421      ;
; 0.740  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.422      ;
; 0.745  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.427      ;
; 0.746  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.429      ;
; 0.747  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.429      ;
; 0.747  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.429      ;
; 0.750  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.433      ;
; 0.750  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.432      ;
; 0.751  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.433      ;
; 0.751  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.433      ;
; 0.751  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.434      ;
; 0.753  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.435      ;
; 0.755  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.437      ;
; 0.756  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.439      ;
; 0.757  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.892      ;
; 0.758  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.440      ;
; 0.759  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.441      ;
; 0.760  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.443      ;
; 0.760  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.443      ;
; 0.760  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.443      ;
; 0.761  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.443      ;
; 0.761  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.444      ;
; 0.764  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.446      ;
; 0.765  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.051      ; 0.900      ;
; 0.768  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.451      ;
; 0.770  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.453      ;
; 0.771  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.454      ;
; 0.772  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.454      ;
; 0.773  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.456      ;
; 0.775  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.457      ;
; 0.776  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.458      ;
; 0.778  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.461      ;
; 0.778  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.461      ;
; 0.779  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.461      ;
; 0.779  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.461      ;
; 0.781  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.463      ;
; 0.781  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.463      ;
; 0.783  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.465      ;
; 0.784  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.466      ;
; 0.785  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.028      ; 2.467      ;
; 0.786  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.469      ;
; 0.787  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.029      ; 2.470      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.072 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[0]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.157      ; 1.448      ;
; 0.093 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[3]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.157      ; 1.469      ;
; 0.178 ; vga:u_vga|ask_read                 ; vga:u_vga|ask_read                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[51][33]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.158      ; 1.559      ;
; 0.184 ; vga:u_vga|v_sync                   ; vga:u_vga|cnt_slow[5]              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.157      ; 1.560      ;
; 0.186 ; vga:u_vga|rockets[25][0]           ; vga:u_vga|rockets[25][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][11]          ; vga:u_vga|rockets[28][11]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][8]           ; vga:u_vga|rockets[28][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][10]          ; vga:u_vga|rockets[28][10]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][1]           ; vga:u_vga|rockets[28][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][9]           ; vga:u_vga|rockets[28][9]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][28]          ; vga:u_vga|rockets[28][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][30]          ; vga:u_vga|rockets[28][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][29]          ; vga:u_vga|rockets[28][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][19]          ; vga:u_vga|rockets[28][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][17]          ; vga:u_vga|rockets[28][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][18]          ; vga:u_vga|rockets[28][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][23]          ; vga:u_vga|rockets[28][23]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][20]          ; vga:u_vga|rockets[28][20]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][21]          ; vga:u_vga|rockets[28][21]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][27]          ; vga:u_vga|rockets[28][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][24]          ; vga:u_vga|rockets[28][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][25]          ; vga:u_vga|rockets[28][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][39]          ; vga:u_vga|rockets[28][39]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][44]          ; vga:u_vga|rockets[28][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][32]          ; vga:u_vga|rockets[28][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][40]          ; vga:u_vga|rockets[28][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][36]          ; vga:u_vga|rockets[28][36]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][45]          ; vga:u_vga|rockets[28][45]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][41]          ; vga:u_vga|rockets[28][41]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][46]          ; vga:u_vga|rockets[28][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][34]          ; vga:u_vga|rockets[28][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][42]          ; vga:u_vga|rockets[28][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][38]          ; vga:u_vga|rockets[28][38]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20] ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[28][0]           ; vga:u_vga|rockets[28][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[29][0]           ; vga:u_vga|rockets[29][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[30][0]           ; vga:u_vga|rockets[30][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[31][0]           ; vga:u_vga|rockets[31][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[32][0]           ; vga:u_vga|rockets[32][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[34][0]           ; vga:u_vga|rockets[34][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[36][0]           ; vga:u_vga|rockets[36][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[37][0]           ; vga:u_vga|rockets[37][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[40][0]           ; vga:u_vga|rockets[40][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|wren                     ; vga:u_vga|wren                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][15]          ; vga:u_vga|rockets[47][15]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][11]          ; vga:u_vga|rockets[47][11]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][8]           ; vga:u_vga|rockets[47][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][4]           ; vga:u_vga|rockets[47][4]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][9]           ; vga:u_vga|rockets[47][9]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][14]          ; vga:u_vga|rockets[47][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][10]          ; vga:u_vga|rockets[47][10]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][6]           ; vga:u_vga|rockets[47][6]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][24]          ; vga:u_vga|rockets[47][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][47]          ; vga:u_vga|rockets[47][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][43]          ; vga:u_vga|rockets[47][43]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][44]          ; vga:u_vga|rockets[47][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][40]          ; vga:u_vga|rockets[47][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][42]          ; vga:u_vga|rockets[47][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][45]          ; vga:u_vga|rockets[47][45]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][35]          ; vga:u_vga|rockets[54][35]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][43]          ; vga:u_vga|rockets[54][43]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][39]          ; vga:u_vga|rockets[54][39]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][2]           ; vga:u_vga|rockets[58][2]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][31]          ; vga:u_vga|rockets[58][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][28]          ; vga:u_vga|rockets[58][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][29]          ; vga:u_vga|rockets[58][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][30]          ; vga:u_vga|rockets[58][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][46]          ; vga:u_vga|rockets[58][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][34]          ; vga:u_vga|rockets[58][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][38]          ; vga:u_vga|rockets[58][38]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[58][42]          ; vga:u_vga|rockets[58][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[49][0]           ; vga:u_vga|rockets[49][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[50][0]           ; vga:u_vga|rockets[50][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[51][0]           ; vga:u_vga|rockets[51][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[52][0]           ; vga:u_vga|rockets[52][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|shooter[1]               ; vga:u_vga|shooter[1]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|shooter[3]               ; vga:u_vga|shooter[3]               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][48]          ; vga:u_vga|rockets[47][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][49]          ; vga:u_vga|rockets[47][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][31]          ; vga:u_vga|rockets[47][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][28]          ; vga:u_vga|rockets[47][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][29]          ; vga:u_vga|rockets[47][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][30]          ; vga:u_vga|rockets[47][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][18]          ; vga:u_vga|rockets[47][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][17]          ; vga:u_vga|rockets[47][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][27]          ; vga:u_vga|rockets[47][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][26]          ; vga:u_vga|rockets[47][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][25]          ; vga:u_vga|rockets[47][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][20]          ; vga:u_vga|rockets[47][20]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][21]          ; vga:u_vga|rockets[47][21]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][22]          ; vga:u_vga|rockets[47][22]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[47][34]          ; vga:u_vga|rockets[47][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][48]          ; vga:u_vga|rockets[54][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][49]          ; vga:u_vga|rockets[54][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][19]          ; vga:u_vga|rockets[54][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][27]          ; vga:u_vga|rockets[54][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][24]          ; vga:u_vga|rockets[54][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][26]          ; vga:u_vga|rockets[54][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[54][32]          ; vga:u_vga|rockets[54][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.225 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.344      ;
; 0.228 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.347      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.282 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.309 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.322 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.445      ;
; 0.327 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.332 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.353 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.509      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.509      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.509      ;
; 0.399 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.518      ;
; 0.413 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.416 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
; 0.419 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.421 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.541      ;
; 0.422 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.542      ;
; 0.423 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.546      ;
; 0.428 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.430 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.430 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.431 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.432 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.432 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.433 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.437 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.556      ;
; 0.438 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.559      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.387      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.388      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.290 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.255      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.313 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.232      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 1.128      ;
; 17.473 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.073      ;
; 17.473 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.073      ;
; 17.473 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.073      ;
; 17.473 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.073      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.918      ;
; 1.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.918      ;
; 1.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.918      ;
; 1.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.918      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.871 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.958      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.961 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 1.048      ;
; 1.977 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.063      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                              ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[0]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[1]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[2]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[3]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[4]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[5]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk     ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|inclk[0] ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|outclk   ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.416  ; 0.600        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram:u_ram_1|altsyncram:altsyncram_component|altsyncram_5fo3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[23][14]                                                                                  ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                      ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                     ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                       ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|init                                                                                             ;
; 9.254 ; 9.438        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|ask_read                                                                                         ;
; 9.254 ; 9.438        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][15]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][1]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][3]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][5]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][7]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][15]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][1]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][3]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][7]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][5]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][7]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][11]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][1]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][3]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][7]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][11]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][15]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][3]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][9]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][6]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][14]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][4]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][6]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][12]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][13]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][15]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][4]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][5]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][6]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[19][7]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][15]                                                                                  ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[20][4]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][4]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[21][5]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][13]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][15]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][1]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][3]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][5]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][7]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][9]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][11]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][15]                                                                                   ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][1]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][3]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][5]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][7]                                                                                    ;
; 9.269 ; 9.453        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][9]                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][11]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][13]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][15]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][32]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][34]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][36]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][38]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][9]                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][0]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][10]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][11]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][12]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][17]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][20]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][21]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][22]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][23]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][31]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][4]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][6]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][8]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][9]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][0]                                                                                   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][10]                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][11]                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.784 ; 250.000      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.796 ; 250.012      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.796 ; 250.012      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.796 ; 250.012      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.796 ; 250.012      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.796 ; 250.012      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.813 ; 249.997      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.424 ; -195.714 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.397 ; -196.586 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.063 ; 196.349 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.812 ; 197.010 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.402   ; 3.431   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.658   ; 3.716   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.353   ; 3.366   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.896   ; 3.966   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.147   ; 3.130   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.484 ; 203.304 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.377 ; 203.301 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.397 ; 204.516 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.005 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.068 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.286   ; 3.312   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.532   ; 3.585   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.239   ; 3.250   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.761   ; 3.825   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.043   ; 3.024   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.125 ; 202.954 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 202.987 ; 202.911 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.868 ; 202.937 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.703 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.761 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.691 ; 203.598 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.178 ; 203.085 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.695   ; 203.788   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.215   ; 203.308   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -9.489    ; -0.799 ; 15.481   ; 1.831   ; -1.000              ;
;  CLOCK_50                                             ; -4.576    ; 0.072  ; N/A      ; N/A     ; 9.209               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.851    ; 0.187  ; 15.481   ; 1.831   ; 249.738             ;
;  vga:u_vga|v_sync                                     ; -9.489    ; -0.799 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                       ; -1324.496 ; -1.524 ; 0.0      ; 0.0     ; -29.0               ;
;  CLOCK_50                                             ; -1187.529 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  vga:u_vga|v_sync                                     ; -136.967  ; -1.524 ; N/A      ; N/A     ; -29.000             ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.699 ; -193.259 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.532 ; -194.956 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.063 ; 196.349 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.812 ; 197.010 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.812   ; 5.779   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.259   ; 6.230   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.705   ; 5.667   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.660   ; 6.626   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.371   ; 5.303   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.735 ; 205.743 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.748 ; 205.659 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.613 ; 207.670 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.692 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.666 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.286   ; 3.312   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.532   ; 3.585   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.239   ; 3.250   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.761   ; 3.825   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.043   ; 3.024   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.125 ; 202.954 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 202.987 ; 202.911 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.868 ; 202.937 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.703 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.761 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 7223694  ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3046     ; 3166     ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 7223694  ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3046     ; 3166     ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Apr 13 17:36:53 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga:u_vga|v_sync vga:u_vga|v_sync
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.489            -136.967 vga:u_vga|v_sync 
    Info (332119):    -4.576           -1187.529 CLOCK_50 
    Info (332119):    13.851               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.799              -1.524 vga:u_vga|v_sync 
    Info (332119):     0.207               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.481               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.279               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -29.000 vga:u_vga|v_sync 
    Info (332119):     9.487               0.000 CLOCK_50 
    Info (332119):   249.748               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.408            -119.489 vga:u_vga|v_sync 
    Info (332119):    -4.027           -1021.784 CLOCK_50 
    Info (332119):    14.463               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.580              -1.068 vga:u_vga|v_sync 
    Info (332119):     0.194               0.000 CLOCK_50 
    Info (332119):     0.310               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.989               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.911               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -29.000 vga:u_vga|v_sync 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):   249.738               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.970             -66.545 vga:u_vga|v_sync 
    Info (332119):    -2.539            -245.357 CLOCK_50 
    Info (332119):    16.350               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.585              -1.132 vga:u_vga|v_sync 
    Info (332119):     0.072               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.290               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.831               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -29.000 vga:u_vga|v_sync 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):   249.784               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 749 megabytes
    Info: Processing ended: Mon Apr 13 17:36:59 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


