<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CSR---AES: Program Phase Detection and Exploitation</AwardTitle>
<AwardEffectiveDate>07/01/2005</AwardEffectiveDate>
<AwardExpirationDate>12/31/2010</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>540334</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Krishna Kant</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Studies of application behavior reveal the nested repetition of large and small program phases, with significant variation among phases in such characteristics as memory reference patterns, memory and energy usage, I/O activity, and occupancy of micro-architectural resources. Reliably predicting and exploiting phased behavior can allow an advanced execution system to allocate resources in a way that better matches program needs, or to transform programs so that their needs better match the available resources. This project will develop the technology required to accurately detect and exploit phased behavior in a wide range of applications. Specifically, the project will combine hardware and run-time monitoring mechanisms, off-line trace analysis, and profile driven adaptation.  &lt;br/&gt;&lt;br/&gt;The proposed research will evolve a more general-purpose suite of detection mechanisms, comparing alternative approaches and reconciling conflicting indications of phase boundaries. Once program phases have been detected and marked, the proposed research will investigate three principal techniques to optimize program performance. Data reorganization will improve memory hierarchy performance by reducing latency and increasing effective memory bandwidth. In particular, phase-based array regrouping and structure splitting will allow applications to better utilize the cache and minimize direct access to memory. The system will include a compiler for program transformation and a run-time monitoring system based on advanced hardware support.&lt;br/&gt;&lt;br/&gt;Scheduling and task assignment will serve to minimize load imbalance and communication bandwidth requirements. Relative loads among processes in data-parallel applications commonly vary from one phase to the next. Characterization of these loads will enable both static and dynamic load balancing. Identification of memory reference patterns will also allow locality-sensitive assignment of tasks, thereby increasing CPU utilization while decreasing bandwidth requirements. I/O prefetching will exploit phase-specific patterns of access to disk data, thereby improving disk utilization and minimizing time lost waiting for I/O.  Profile-driven algorithms will build on the PIs' prior work in on-line content delivery. The proposed techniques will be incorporated into popular run-time systems.</AbstractNarration>
<MinAmdLetterDate>06/29/2005</MinAmdLetterDate>
<MaxAmdLetterDate>04/09/2010</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0509270</AwardID>
<Investigator>
<FirstName>John</FirstName>
<LastName>Carter</LastName>
<EmailAddress>retrac@cs.utah.edu</EmailAddress>
<StartDate>06/29/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Sandhya</FirstName>
<LastName>Dwarkadas</LastName>
<EmailAddress>sandhya@cs.rochester.edu</EmailAddress>
<StartDate>06/29/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Chen</FirstName>
<LastName>Ding</LastName>
<EmailAddress>cding@cs.rochester.edu</EmailAddress>
<StartDate>06/29/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Kai</FirstName>
<LastName>Shen</LastName>
<EmailAddress>kshen@cs.rochester.edu</EmailAddress>
<StartDate>06/29/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Michael</FirstName>
<LastName>Huang</LastName>
<EmailAddress>michael.huang@rochester.edu</EmailAddress>
<StartDate>06/29/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Rochester</Name>
<CityName>Rochester</CityName>
<ZipCode>146270140</ZipCode>
<PhoneNumber>5852754031</PhoneNumber>
<StreetAddress>518 HYLAN, RC BOX 270140</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7354</Code>
<Text>CSR-Computer Systems Research</Text>
</ProgramElement>
<ProgramReference>
<Code>2884</Code>
<Text>NEXT GENERATION SOFTWARE PROGR</Text>
</ProgramReference>
<ProgramReference>
<Code>7218</Code>
<Text>RET SUPP-Res Exp for Tchr Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>7354</Code>
<Text>COMPUTER SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9178</Code>
<Text>UNDERGRADUATE EDUCATION</Text>
</ProgramReference>
<ProgramReference>
<Code>9199</Code>
<Text>UNDISTRIBUTED PANEL/IPA FUNDS</Text>
</ProgramReference>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
