##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for uart_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1        | Frequency: 39.50 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2        | Frequency: 89.07 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK      | Frequency: 62.50 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: uart_IntClock  | Frequency: 45.86 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        83333.3          58018       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        83333.3          72106       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      uart_IntClock  41666.7          25668       N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock  uart_IntClock  1.30417e+007     13019862    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
C1(0)_PAD  16561         Clock_1:R         
C2(0)_PAD  16505         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Tx_1(0)_PAD    32440         uart_IntClock:R   
motora(0)_PAD  24926         Clock_2:R         
motorb(0)_PAD  23988         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 39.50 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21086
-------------------------------------   ----- 
End-of-path arrival time (ps)           21086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      5268   8768  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12118  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3838  15956  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21086  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21086  58018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 89.07 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell12        2009   2009  25668  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell15     4938   6947  25668  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell15     3350  10297  25668  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 45.86 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019862p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell46     1250   1250  13019862  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell11     6604   7854  13019862  RISE       1
\uart:BUART:counter_load_not\/q                macrocell11     3350  11204  13019862  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4411  15615  13019862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell12        2009   2009  25668  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell15     4938   6947  25668  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell15     3350  10297  25668  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21086
-------------------------------------   ----- 
End-of-path arrival time (ps)           21086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      5268   8768  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12118  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3838  15956  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21086  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21086  58018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1


5.4::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019862p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell46     1250   1250  13019862  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell11     6604   7854  13019862  RISE       1
\uart:BUART:counter_load_not\/q                macrocell11     3350  11204  13019862  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4411  15615  13019862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell12        2009   2009  25668  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell15     4938   6947  25668  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell15     3350  10297  25668  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2231  12529  25668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 29552p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell12      2009   2009  25668  RISE       1
\uart:BUART:rx_last\/main_0  macrocell60   6595   8604  29552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell60         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 30355p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell12      2009   2009  25668  RISE       1
\uart:BUART:rx_state_0\/main_9  macrocell51   5793   7802  30355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 30466p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell12      2009   2009  25668  RISE       1
\uart:BUART:rx_state_2\/main_8  macrocell54   5681   7690  30466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 30466p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2009   2009  25668  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell59   5681   7690  30466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:pollcount_1\/main_3
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2009   2009  25668  RISE       1
\uart:BUART:pollcount_1\/main_3  macrocell57   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:pollcount_0\/main_2
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 31209p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      2009   2009  25668  RISE       1
\uart:BUART:pollcount_0\/main_2  macrocell58   4938   6947  31209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21086
-------------------------------------   ----- 
End-of-path arrival time (ps)           21086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      5268   8768  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12118  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3838  15956  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21086  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21086  58018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16504
-------------------------------------   ----- 
End-of-path arrival time (ps)           16504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      5268   8768  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12118  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4386  16504  60769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15956
-------------------------------------   ----- 
End-of-path arrival time (ps)           15956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell2      5268   8768  58018  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12118  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3838  15956  61318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 62030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20803
-------------------------------------   ----- 
End-of-path arrival time (ps)           20803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  58507  RISE       1
\enc:Cnt16:CounterUDB:status_2\/main_0            macrocell4      7189  10579  62030  RISE       1
\enc:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  13929  62030  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    6874  20803  62030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11787
-------------------------------------   ----- 
End-of-path arrival time (ps)           11787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell31     1250   1250  62757  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2792   4042  62757  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7392  62757  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   4395  11787  65486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_5
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 65876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13948
-------------------------------------   ----- 
End-of-path arrival time (ps)           13948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  65876  RISE       1
\enc:Net_1203_split\/main_2   macrocell1    7060   8310  65876  RISE       1
\enc:Net_1203_split\/q        macrocell1    3350  11660  65876  RISE       1
\enc:Net_1203\/main_5         macrocell31   2288  13948  65876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_7
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 65965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13858
-------------------------------------   ----- 
End-of-path arrival time (ps)           13858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell34   1250   1250  59567  RISE       1
\enc:Net_1251_split\/main_1  macrocell29   5584   6834  65965  RISE       1
\enc:Net_1251_split\/q       macrocell29   3350  10184  65965  RISE       1
\enc:Net_1251\/main_7        macrocell24   3674  13858  65965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11217
-------------------------------------   ----- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell31     1250   1250  62757  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2792   4042  62757  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7392  62757  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3824  11217  66057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15819
-------------------------------------   ----- 
End-of-path arrival time (ps)           15819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:status_3\/main_0            macrocell5      6652  10152  67014  RISE       1
\enc:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  13502  67014  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2317  15819  67014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15186
-------------------------------------   ----- 
End-of-path arrival time (ps)           15186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67647  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67647  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67647  RISE       1
\enc:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2626   6256  67647  RISE       1
\enc:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9606  67647  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5580  15186  67647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 69671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell26     6652  10152  69671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0             macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70694p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell24     1250   1250  66546  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5329   6579  70694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell24     1250   1250  66546  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5326   6576  70697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_2
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 70940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  65876  RISE       1
\enc:Net_1251\/main_2         macrocell24   7633   8883  70940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_0
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 70940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  65876  RISE       1
\enc:Net_1203\/main_0         macrocell31   7633   8883  70940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1251\/main_6
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 71109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell37   1250   1250  66032  RISE       1
\enc:Net_1251\/main_6     macrocell24   7465   8715  71109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_4
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 71109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell37   1250   1250  66032  RISE       1
\enc:Net_1203\/main_4     macrocell31   7465   8715  71109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_0
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 71206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell24    1250   1250  66546  RISE       1
\enc:Net_530\/main_1            macrocell7     4089   5339  71206  RISE       1
\enc:Net_530\/q                 macrocell7     3350   8689  71206  RISE       1
\enc:bQuadDec:Stsreg\/status_0  statusicell2   2939  11627  71206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_1
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 71208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell24    1250   1250  66546  RISE       1
\enc:Net_611\/main_1            macrocell8     4089   5339  71208  RISE       1
\enc:Net_611\/q                 macrocell8     3350   8689  71208  RISE       1
\enc:bQuadDec:Stsreg\/status_1  statusicell2   2937  11626  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_0\/main_0
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 71347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell34   1250   1250  59567  RISE       1
\enc:bQuadDec:state_0\/main_0  macrocell37   7227   8477  71347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  58507  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell25     4913   8303  71520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0              macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:error\/main_5
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 71530p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell37   1250   1250  66032  RISE       1
\enc:bQuadDec:error\/main_5  macrocell35   7044   8294  71530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_3
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 71757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  66696  RISE       1
\enc:Net_1251\/main_3         macrocell24   6816   8066  71757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1203\/main_1
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 71757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  66696  RISE       1
\enc:Net_1203\/main_1         macrocell31   6816   8066  71757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Net_1275\/main_0
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 71891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58018  RISE       1
\enc:Net_1275\/main_0                             macrocell27     4432   7932  71891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_1\/main_0
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 71898p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell34   1250   1250  59567  RISE       1
\enc:bQuadDec:state_1\/main_0  macrocell36   6675   7925  71898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_1\/main_3
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 72032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell35   1250   1250  67231  RISE       1
\enc:bQuadDec:state_1\/main_3  macrocell36   6541   7791  72032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_0\/main_3
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 72045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell35   1250   1250  67231  RISE       1
\enc:bQuadDec:state_0\/main_3  macrocell37   6528   7778  72045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1260\/main_3
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 72102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell37   1250   1250  66032  RISE       1
\enc:Net_1260\/main_3     macrocell34   6471   7721  72102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:status_2\/main_1          macrocell9      2769   5059  72106  RISE       1
\pwm:PWMUDB:status_2\/q               macrocell9      3350   8409  72106  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  58018  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  58018  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    7220  10720  72113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1251\/main_5
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 72208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell36   1250   1250  66591  RISE       1
\enc:Net_1251\/main_5     macrocell24   6366   7616  72208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1203\/main_3
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 72208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell36   1250   1250  66591  RISE       1
\enc:Net_1203\/main_3     macrocell31   6366   7616  72208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  72106  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Net_1275\/main_1
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 72612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  58507  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  58507  RISE       1
\enc:Net_1275\/main_1                             macrocell27     3822   7212  72612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : \pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72822p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q        macrocell38     1250   1250  72719  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3202   4452  72822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_1
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73012p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell34   1250   1250  59567  RISE       1
\enc:Net_1251\/main_1  macrocell24   5561   6811  73012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1260\/main_2
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 73284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell36   1250   1250  66591  RISE       1
\enc:Net_1260\/main_2     macrocell34   5289   6539  73284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:error\/main_4
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 73305p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q     macrocell36   1250   1250  66591  RISE       1
\enc:bQuadDec:error\/main_4  macrocell35   5268   6518  73305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:error\/main_1
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 73320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell32   1250   1250  65876  RISE       1
\enc:bQuadDec:error\/main_1   macrocell35   5254   6504  73320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_4
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell35   1250   1250  67231  RISE       1
\enc:Net_1251\/main_4   macrocell24   5072   6322  73501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_2
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell35   1250   1250  67231  RISE       1
\enc:Net_1203\/main_2   macrocell31   5072   6322  73501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67647  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67647  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67647  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/main_0          macrocell28     2613   6243  73581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:error\/main_2
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell33   1250   1250  66696  RISE       1
\enc:bQuadDec:error\/main_2   macrocell35   4432   5682  74141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 74221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74221  RISE       1
\pwm:PWMUDB:prevCompare1\/main_0    macrocell39     3092   5602  74221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell39         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm:PWMUDB:status_0\/main_1
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 74236p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74221  RISE       1
\pwm:PWMUDB:status_0\/main_1        macrocell41     3078   5588  74236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 74370p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell3       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  74221  RISE       1
Net_182/main_1                      macrocell43     2943   5453  74370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1260\/main_0
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 74597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell34   1250   1250  59567  RISE       1
\enc:Net_1260\/main_0  macrocell34   3976   5226  74597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 74896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q       macrocell21   1250   1250  74896  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/main_0  macrocell22   3677   4927  74896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q  macrocell21   1250   1250  74896  RISE       1
\enc:bQuadDec:quad_B_filt\/main_0  macrocell33   3677   4927  74896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:Stsreg\/status_3
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q          macrocell35    1250   1250  67231  RISE       1
\enc:bQuadDec:Stsreg\/status_3  statusicell2   6562   7812  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_2
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  66696  RISE       1
\enc:bQuadDec:state_1\/main_2  macrocell36   3506   4756  75067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:error\/main_0
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell34   1250   1250  59567  RISE       1
\enc:bQuadDec:error\/main_0  macrocell35   3407   4657  75166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_2
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell33   1250   1250  66696  RISE       1
\enc:bQuadDec:state_0\/main_2  macrocell37   3353   4603  75220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 75378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  72719  RISE       1
Net_182/main_0                 macrocell43   3195   4445  75378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:runmode_enable\/q
Path End       : Net_172/main_0
Capture Clock  : Net_172/clock_0
Path slack     : 75378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  72719  RISE       1
Net_172/main_0                 macrocell44   3195   4445  75378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q       macrocell32   1250   1250  65876  RISE       1
\enc:bQuadDec:quad_A_filt\/main_3  macrocell32   2999   4249  75574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_1
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  65876  RISE       1
\enc:bQuadDec:state_1\/main_1  macrocell36   2999   4249  75574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_0\/main_5
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell37   1250   1250  66032  RISE       1
\enc:bQuadDec:state_0\/main_5  macrocell37   2976   4226  75597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_1
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell32   1250   1250  65876  RISE       1
\enc:bQuadDec:state_0\/main_1  macrocell37   2974   4224  75600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_1\/main_5
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell37   1250   1250  66032  RISE       1
\enc:bQuadDec:state_1\/main_5  macrocell36   2972   4222  75601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1260\/main_1
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell35   1250   1250  67231  RISE       1
\enc:Net_1260\/main_1   macrocell34   2794   4044  75779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:error\/main_3
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell35   1250   1250  67231  RISE       1
\enc:bQuadDec:error\/main_3  macrocell35   2794   4044  75779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                              macrocell31   1250   1250  62757  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell30   2792   4042  75781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/clock_0              macrocell30         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q       macrocell33   1250   1250  66696  RISE       1
\enc:bQuadDec:quad_B_filt\/main_3  macrocell33   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_0\/main_4
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 76023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell36   1250   1250  66591  RISE       1
\enc:bQuadDec:state_0\/main_4  macrocell37   2551   3801  76023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_1\/main_4
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 76028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell36   1250   1250  66591  RISE       1
\enc:bQuadDec:state_1\/main_4  macrocell36   2545   3795  76028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q       macrocell19   1250   1250  76032  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/main_0  macrocell20   2541   3791  76032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q  macrocell19   1250   1250  76032  RISE       1
\enc:bQuadDec:quad_A_filt\/main_1  macrocell32   2535   3785  76038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Net_1251\/main_0
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1251\/q       macrocell24   1250   1250  66546  RISE       1
\enc:Net_1251\/main_0  macrocell24   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_2\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_2\/q  macrocell23   1250   1250  76270  RISE       1
\enc:bQuadDec:quad_B_filt\/main_2  macrocell33   2304   3554  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare1\/q
Path End       : \pwm:PWMUDB:status_0\/main_0
Capture Clock  : \pwm:PWMUDB:status_0\/clock_0
Path slack     : 76272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare1\/clock_0                          macrocell39         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  76272  RISE       1
\pwm:PWMUDB:status_0\/main_0  macrocell41   2301   3551  76272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:prevCompare2\/q
Path End       : \pwm:PWMUDB:status_1\/main_0
Capture Clock  : \pwm:PWMUDB:status_1\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:prevCompare2\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\pwm:PWMUDB:prevCompare2\/q   macrocell40   1250   1250  76275  RISE       1
\pwm:PWMUDB:status_1\/main_0  macrocell42   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q       macrocell22   1250   1250  76276  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/main_0  macrocell23   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q  macrocell22   1250   1250  76276  RISE       1
\enc:bQuadDec:quad_B_filt\/main_1  macrocell33   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  76278  RISE       1
\pwm:PWMUDB:runmode_enable\/main_0      macrocell38    2336   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:runmode_enable\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q       macrocell18   1250   1250  76337  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/main_0  macrocell19   2236   3486  76337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q  macrocell18   1250   1250  76337  RISE       1
\enc:bQuadDec:quad_A_filt\/main_0  macrocell32   2236   3486  76337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_2\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_2\/q  macrocell20   1250   1250  76348  RISE       1
\enc:bQuadDec:quad_A_filt\/main_2  macrocell32   2225   3475  76348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:Stsreg\/status_2
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 77245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                macrocell34    1250   1250  59567  RISE       1
\enc:bQuadDec:Stsreg\/status_2  statusicell2   4339   5589  77245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell2        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell34         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                             macrocell34    1250   1250  59567  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3998   5248  78086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_0\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_0\/clock_0                              macrocell41         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_0\/q               macrocell41    1250   1250  79260  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm:PWMUDB:status_1\/q
Path End       : \pwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:status_1\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\pwm:PWMUDB:status_1\/q               macrocell42    1250   1250  79262  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwm:PWMUDB:genblk8:stsreg\/clock                          statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019862p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15615
-------------------------------------   ----- 
End-of-path arrival time (ps)           15615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell46     1250   1250  13019862  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell11     6604   7854  13019862  RISE       1
\uart:BUART:counter_load_not\/q                macrocell11     3350  11204  13019862  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4411  15615  13019862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024290p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q            macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_counter_load\/main_1  macrocell14   4500   5750  13024290  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell14   3350   9100  13024290  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2917  12017  13024290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027374p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell51     1250   1250  13024290  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7033   8283  13027374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 13028012p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13155
-------------------------------------   ----- 
End-of-path arrival time (ps)           13155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028012  RISE       1
\uart:BUART:tx_status_0\/main_3                 macrocell12     3912   7492  13028012  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell12     3350  10842  13028012  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell4    2313  13155  13028012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13028718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q       macrocell57   1250   1250  13028718  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell59   8189   9439  13028718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13029296p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8861
-------------------------------------   ---- 
End-of-path arrival time (ps)           8861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q      macrocell57   1250   1250  13028718  RISE       1
\uart:BUART:rx_state_0\/main_8  macrocell51   7611   8861  13029296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 13029723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11444
-------------------------------------   ----- 
End-of-path arrival time (ps)           11444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029723  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell16     2243   5823  13029723  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell16     3350   9173  13029723  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell5    2270  11444  13029723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13030288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13019862  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell48   6619   7869  13030288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13030288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q      macrocell46   1250   1250  13019862  RISE       1
\uart:BUART:tx_bitclk\/main_0  macrocell49   6619   7869  13030288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030295p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell55     1250   1250  13030295  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4112   5362  13030295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030576p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell46     1250   1250  13019862  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3830   5080  13030576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13030665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028012  RISE       1
\uart:BUART:tx_state_0\/main_3                  macrocell47     3912   7492  13030665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030757p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q         macrocell50     1250   1250  13025096  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3649   4899  13030757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13030776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell52   6131   7381  13030776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13030776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_state_2\/main_1  macrocell54   6131   7381  13030776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13030776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_status_3\/main_1  macrocell59   6131   7381  13030776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13022161  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4526   4716  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13030957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell48   1250   1250  13023675  RISE       1
\uart:BUART:txn\/main_4    macrocell45   5950   7200  13030957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13030957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell48   1250   1250  13023675  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell46   5950   7200  13030957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13030980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell47   1250   1250  13021109  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell48   5927   7177  13030980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_bitclk\/main_1
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13030980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q      macrocell47   1250   1250  13021109  RISE       1
\uart:BUART:tx_bitclk\/main_1  macrocell49   5927   7177  13030980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031181p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell47     1250   1250  13021109  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3226   4476  13031181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_5
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13031241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell49   1250   1250  13031241  RISE       1
\uart:BUART:tx_state_0\/main_5  macrocell47   5666   6916  13031241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13031462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031462  RISE       1
\uart:BUART:txn\/main_3                macrocell45     2324   6694  13031462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13031507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell48   1250   1250  13023675  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell47   5400   6650  13031507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_6
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13031788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell49   1250   1250  13031241  RISE       1
\uart:BUART:txn\/main_6   macrocell45   5119   6369  13031788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_5
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13031788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell49   1250   1250  13031241  RISE       1
\uart:BUART:tx_state_1\/main_5  macrocell46   5119   6369  13031788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13031942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031942  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell52   4275   6215  13031942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13031942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031942  RISE       1
\uart:BUART:rx_state_2\/main_5         macrocell54   4275   6215  13031942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13032086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell46   1250   1250  13019862  RISE       1
\uart:BUART:txn\/main_1    macrocell45   4820   6070  13032086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13032086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13019862  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell46   4820   6070  13032086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13032174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_state_0\/main_1  macrocell51   4732   5982  13032174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13032174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell53   4732   5982  13032174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell51   1250   1250  13024290  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell56   4732   5982  13032174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell52   4489   5739  13032418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13032418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell54   4489   5739  13032418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13032418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell59   4489   5739  13032418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13032495p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031942  RISE       1
\uart:BUART:rx_state_0\/main_5         macrocell51   3722   5662  13032495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13032495p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031942  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell53   3722   5662  13032495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13032591p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13022161  RISE       1
\uart:BUART:tx_state_2\/main_2               macrocell48     5375   5565  13032591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_bitclk\/main_2
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13032591p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13022161  RISE       1
\uart:BUART:tx_bitclk\/main_2                macrocell49     5375   5565  13032591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032975p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032975  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell55   3241   5181  13032975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032984  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell55   3233   5173  13032984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:pollcount_1\/main_1
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13032992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032984  RISE       1
\uart:BUART:pollcount_1\/main_1        macrocell57   3225   5165  13032992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:pollcount_0\/main_1
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13032992p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032984  RISE       1
\uart:BUART:pollcount_0\/main_1        macrocell58   3225   5165  13032992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:pollcount_1\/main_0
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13032994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032975  RISE       1
\uart:BUART:pollcount_1\/main_0        macrocell57   3223   5163  13032994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:pollcount_0\/main_0
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13032994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032975  RISE       1
\uart:BUART:pollcount_0\/main_0        macrocell58   3223   5163  13032994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13019862  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell47   3788   5038  13033118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033310  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell55   2907   4847  13033310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:tx_state_2\/main_4
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033400  RISE       1
\uart:BUART:tx_state_2\/main_4               macrocell48     4566   4756  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell51   3496   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell53   3496   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033411p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell54   1250   1250  13024358  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell56   3496   4746  13033411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\uart:BUART:rx_state_0\/main_6         macrocell51   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell53   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell52   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\uart:BUART:rx_state_2\/main_6         macrocell54   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell58   1250   1250  13029121  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell59   3324   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\uart:BUART:rx_state_0\/main_7         macrocell51   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033592p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell53   2625   4565  13033592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033600p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell58   1250   1250  13029121  RISE       1
\uart:BUART:rx_state_0\/main_10  macrocell51   3307   4557  13033600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell52   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033592  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell54   2616   4556  13033601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell55   1250   1250  13030295  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell52   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  13030295  RISE       1
\uart:BUART:rx_state_2\/main_2   macrocell54   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  13030295  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell59   3243   4493  13033664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  13030295  RISE       1
\uart:BUART:rx_state_0\/main_2   macrocell51   3239   4489  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  13030295  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell53   3239   4489  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell47   1250   1250  13021109  RISE       1
\uart:BUART:txn\/main_2    macrocell45   3217   4467  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell47   1250   1250  13021109  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell46   3217   4467  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell47   1250   1250  13021109  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell47   3216   4466  13033691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_state_0\/main_3  macrocell51   3122   4372  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell53   3122   4372  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell56   3122   4372  13033785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell52   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_state_2\/main_3  macrocell54   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell53   1250   1250  13024887  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell59   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_last\/q          macrocell60   1250   1250  13033993  RISE       1
\uart:BUART:rx_state_2\/main_9  macrocell54   2914   4164  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13034014p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13022161  RISE       1
\uart:BUART:tx_state_0\/main_2               macrocell47     3953   4143  13034014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell48   1250   1250  13023675  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell48   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_bitclk\/main_3
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13034121p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q      macrocell48   1250   1250  13023675  RISE       1
\uart:BUART:tx_bitclk\/main_3  macrocell49   2785   4035  13034121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13034129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_load_fifo\/main_0  macrocell52   2778   4028  13034129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13034129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_state_2\/main_0    macrocell54   2778   4028  13034129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13034129p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_status_3\/main_0   macrocell59   2778   4028  13034129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13034135p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_state_0\/main_0    macrocell51   2772   4022  13034135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13034135p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_state_3\/main_0    macrocell53   2772   4022  13034135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034135p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q        macrocell50   1250   1250  13025096  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell56   2772   4022  13034135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell52     1250   1250  13031237  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3046   4296  13034241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_5
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell49   1250   1250  13031241  RISE       1
\uart:BUART:tx_state_2\/main_5  macrocell48   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13034420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3736
-------------------------------------   ---- 
End-of-path arrival time (ps)           3736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13022161  RISE       1
\uart:BUART:tx_state_1\/main_2               macrocell46     3546   3736  13034420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:txn\/q       macrocell45   1250   1250  13034599  RISE       1
\uart:BUART:txn\/main_0  macrocell45   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:pollcount_1\/main_2
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13034651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q       macrocell57   1250   1250  13028718  RISE       1
\uart:BUART:pollcount_1\/main_2  macrocell57   2256   3506  13034651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:pollcount_1\/main_4
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell58   1250   1250  13029121  RISE       1
\uart:BUART:pollcount_1\/main_4  macrocell57   2244   3494  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:pollcount_0\/main_3
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13034662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell58   1250   1250  13029121  RISE       1
\uart:BUART:pollcount_0\/main_3  macrocell58   2244   3494  13034662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13035074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3082
-------------------------------------   ---- 
End-of-path arrival time (ps)           3082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033400  RISE       1
\uart:BUART:txn\/main_5                      macrocell45     2892   3082  13035074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:tx_state_1\/main_4
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13035074p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3082
-------------------------------------   ---- 
End-of-path arrival time (ps)           3082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033400  RISE       1
\uart:BUART:tx_state_1\/main_4               macrocell46     2892   3082  13035074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 13037048p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell59    1250   1250  13037048  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell5   2869   4119  13037048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

