Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"2190 C:\Program Files\Microchip\xc8\v1.35\include\pic18f452.h
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"1712
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"1017
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"1281
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"87 lcd.h
[v _OpenXLCD `(v ~T0 @X0 0 ef1`uc ]
"102
[v _BusyXLCD `(uc ~T0 @X0 0 ef ]
"117
[v _WriteCmdXLCD `(v ~T0 @X0 0 ef1`uc ]
"97
[v _SetDDRamAddr `(v ~T0 @X0 0 ef1`uc ]
"137
[v _putrsXLCD `(v ~T0 @X0 0 ef1`*Cuc ]
[v F2814 `(v ~T0 @X0 1 tf1`ul ]
"152 C:\Program Files\Microchip\xc8\v1.35\include\pic18.h
[v __delay `JF2814 ~T0 @X0 0 e ]
[p i __delay ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f452.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 C:\Program Files\Microchip\xc8\v1.35\include\pic18f452.h
[; ;pic18f452.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 54: typedef union {
[; ;pic18f452.h: 55: struct {
[; ;pic18f452.h: 56: unsigned RA0 :1;
[; ;pic18f452.h: 57: unsigned RA1 :1;
[; ;pic18f452.h: 58: unsigned RA2 :1;
[; ;pic18f452.h: 59: unsigned RA3 :1;
[; ;pic18f452.h: 60: unsigned RA4 :1;
[; ;pic18f452.h: 61: unsigned RA5 :1;
[; ;pic18f452.h: 62: unsigned RA6 :1;
[; ;pic18f452.h: 63: };
[; ;pic18f452.h: 64: struct {
[; ;pic18f452.h: 65: unsigned AN0 :1;
[; ;pic18f452.h: 66: unsigned AN1 :1;
[; ;pic18f452.h: 67: unsigned AN2 :1;
[; ;pic18f452.h: 68: unsigned AN3 :1;
[; ;pic18f452.h: 69: unsigned :1;
[; ;pic18f452.h: 70: unsigned AN4 :1;
[; ;pic18f452.h: 71: unsigned OSC2 :1;
[; ;pic18f452.h: 72: };
[; ;pic18f452.h: 73: struct {
[; ;pic18f452.h: 74: unsigned :2;
[; ;pic18f452.h: 75: unsigned VREFM :1;
[; ;pic18f452.h: 76: unsigned VREFP :1;
[; ;pic18f452.h: 77: unsigned T0CKI :1;
[; ;pic18f452.h: 78: unsigned SS :1;
[; ;pic18f452.h: 79: unsigned CLKO :1;
[; ;pic18f452.h: 80: };
[; ;pic18f452.h: 81: struct {
[; ;pic18f452.h: 82: unsigned :5;
[; ;pic18f452.h: 83: unsigned LVDIN :1;
[; ;pic18f452.h: 84: };
[; ;pic18f452.h: 85: struct {
[; ;pic18f452.h: 86: unsigned :7;
[; ;pic18f452.h: 87: unsigned RA7 :1;
[; ;pic18f452.h: 88: };
[; ;pic18f452.h: 89: struct {
[; ;pic18f452.h: 90: unsigned :7;
[; ;pic18f452.h: 91: unsigned RJPU :1;
[; ;pic18f452.h: 92: };
[; ;pic18f452.h: 93: struct {
[; ;pic18f452.h: 94: unsigned ULPWUIN :1;
[; ;pic18f452.h: 95: };
[; ;pic18f452.h: 96: } PORTAbits_t;
[; ;pic18f452.h: 97: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f452.h: 211: extern volatile unsigned char PORTB @ 0xF81;
"213
[; ;pic18f452.h: 213: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 216: typedef union {
[; ;pic18f452.h: 217: struct {
[; ;pic18f452.h: 218: unsigned RB0 :1;
[; ;pic18f452.h: 219: unsigned RB1 :1;
[; ;pic18f452.h: 220: unsigned RB2 :1;
[; ;pic18f452.h: 221: unsigned RB3 :1;
[; ;pic18f452.h: 222: unsigned RB4 :1;
[; ;pic18f452.h: 223: unsigned RB5 :1;
[; ;pic18f452.h: 224: unsigned RB6 :1;
[; ;pic18f452.h: 225: unsigned RB7 :1;
[; ;pic18f452.h: 226: };
[; ;pic18f452.h: 227: struct {
[; ;pic18f452.h: 228: unsigned INT0 :1;
[; ;pic18f452.h: 229: unsigned INT1 :1;
[; ;pic18f452.h: 230: unsigned INT2 :1;
[; ;pic18f452.h: 231: unsigned CCP2 :1;
[; ;pic18f452.h: 232: unsigned :1;
[; ;pic18f452.h: 233: unsigned PGM :1;
[; ;pic18f452.h: 234: unsigned PGC :1;
[; ;pic18f452.h: 235: unsigned PGD :1;
[; ;pic18f452.h: 236: };
[; ;pic18f452.h: 237: struct {
[; ;pic18f452.h: 238: unsigned :3;
[; ;pic18f452.h: 239: unsigned CCP2A :1;
[; ;pic18f452.h: 240: };
[; ;pic18f452.h: 241: struct {
[; ;pic18f452.h: 242: unsigned :3;
[; ;pic18f452.h: 243: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 244: };
[; ;pic18f452.h: 245: } PORTBbits_t;
[; ;pic18f452.h: 246: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f452.h: 335: extern volatile unsigned char PORTC @ 0xF82;
"337
[; ;pic18f452.h: 337: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 340: typedef union {
[; ;pic18f452.h: 341: struct {
[; ;pic18f452.h: 342: unsigned RC0 :1;
[; ;pic18f452.h: 343: unsigned RC1 :1;
[; ;pic18f452.h: 344: unsigned RC2 :1;
[; ;pic18f452.h: 345: unsigned RC3 :1;
[; ;pic18f452.h: 346: unsigned RC4 :1;
[; ;pic18f452.h: 347: unsigned RC5 :1;
[; ;pic18f452.h: 348: unsigned RC6 :1;
[; ;pic18f452.h: 349: unsigned RC7 :1;
[; ;pic18f452.h: 350: };
[; ;pic18f452.h: 351: struct {
[; ;pic18f452.h: 352: unsigned T1OSO :1;
[; ;pic18f452.h: 353: unsigned T1OSI :1;
[; ;pic18f452.h: 354: unsigned :1;
[; ;pic18f452.h: 355: unsigned SCK :1;
[; ;pic18f452.h: 356: unsigned SDI :1;
[; ;pic18f452.h: 357: unsigned SDO :1;
[; ;pic18f452.h: 358: unsigned TX :1;
[; ;pic18f452.h: 359: unsigned RX :1;
[; ;pic18f452.h: 360: };
[; ;pic18f452.h: 361: struct {
[; ;pic18f452.h: 362: unsigned T1CKI :1;
[; ;pic18f452.h: 363: unsigned CCP2 :1;
[; ;pic18f452.h: 364: unsigned CCP1 :1;
[; ;pic18f452.h: 365: unsigned SCL :1;
[; ;pic18f452.h: 366: unsigned SDA :1;
[; ;pic18f452.h: 367: unsigned :1;
[; ;pic18f452.h: 368: unsigned CK :1;
[; ;pic18f452.h: 369: unsigned DT :1;
[; ;pic18f452.h: 370: };
[; ;pic18f452.h: 371: struct {
[; ;pic18f452.h: 372: unsigned :2;
[; ;pic18f452.h: 373: unsigned PA1 :1;
[; ;pic18f452.h: 374: };
[; ;pic18f452.h: 375: struct {
[; ;pic18f452.h: 376: unsigned :1;
[; ;pic18f452.h: 377: unsigned PA2 :1;
[; ;pic18f452.h: 378: };
[; ;pic18f452.h: 379: } PORTCbits_t;
[; ;pic18f452.h: 380: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f452.h: 504: extern volatile unsigned char PORTD @ 0xF83;
"506
[; ;pic18f452.h: 506: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 509: typedef union {
[; ;pic18f452.h: 510: struct {
[; ;pic18f452.h: 511: unsigned RD0 :1;
[; ;pic18f452.h: 512: unsigned RD1 :1;
[; ;pic18f452.h: 513: unsigned RD2 :1;
[; ;pic18f452.h: 514: unsigned RD3 :1;
[; ;pic18f452.h: 515: unsigned RD4 :1;
[; ;pic18f452.h: 516: unsigned RD5 :1;
[; ;pic18f452.h: 517: unsigned RD6 :1;
[; ;pic18f452.h: 518: unsigned RD7 :1;
[; ;pic18f452.h: 519: };
[; ;pic18f452.h: 520: struct {
[; ;pic18f452.h: 521: unsigned PSP0 :1;
[; ;pic18f452.h: 522: unsigned PSP1 :1;
[; ;pic18f452.h: 523: unsigned PSP2 :1;
[; ;pic18f452.h: 524: unsigned PSP3 :1;
[; ;pic18f452.h: 525: unsigned PSP4 :1;
[; ;pic18f452.h: 526: unsigned PSP5 :1;
[; ;pic18f452.h: 527: unsigned PSP6 :1;
[; ;pic18f452.h: 528: unsigned PSP7 :1;
[; ;pic18f452.h: 529: };
[; ;pic18f452.h: 530: struct {
[; ;pic18f452.h: 531: unsigned :7;
[; ;pic18f452.h: 532: unsigned SS2 :1;
[; ;pic18f452.h: 533: };
[; ;pic18f452.h: 534: } PORTDbits_t;
[; ;pic18f452.h: 535: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f452.h: 624: extern volatile unsigned char PORTE @ 0xF84;
"626
[; ;pic18f452.h: 626: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 629: typedef union {
[; ;pic18f452.h: 630: struct {
[; ;pic18f452.h: 631: unsigned RE0 :1;
[; ;pic18f452.h: 632: unsigned RE1 :1;
[; ;pic18f452.h: 633: unsigned RE2 :1;
[; ;pic18f452.h: 634: };
[; ;pic18f452.h: 635: struct {
[; ;pic18f452.h: 636: unsigned AN5 :1;
[; ;pic18f452.h: 637: unsigned AN6 :1;
[; ;pic18f452.h: 638: unsigned AN7 :1;
[; ;pic18f452.h: 639: };
[; ;pic18f452.h: 640: struct {
[; ;pic18f452.h: 641: unsigned RD :1;
[; ;pic18f452.h: 642: unsigned WR :1;
[; ;pic18f452.h: 643: unsigned CS :1;
[; ;pic18f452.h: 644: };
[; ;pic18f452.h: 645: struct {
[; ;pic18f452.h: 646: unsigned :2;
[; ;pic18f452.h: 647: unsigned CCP10 :1;
[; ;pic18f452.h: 648: };
[; ;pic18f452.h: 649: struct {
[; ;pic18f452.h: 650: unsigned :7;
[; ;pic18f452.h: 651: unsigned CCP2E :1;
[; ;pic18f452.h: 652: };
[; ;pic18f452.h: 653: struct {
[; ;pic18f452.h: 654: unsigned :6;
[; ;pic18f452.h: 655: unsigned CCP6E :1;
[; ;pic18f452.h: 656: };
[; ;pic18f452.h: 657: struct {
[; ;pic18f452.h: 658: unsigned :5;
[; ;pic18f452.h: 659: unsigned CCP7E :1;
[; ;pic18f452.h: 660: };
[; ;pic18f452.h: 661: struct {
[; ;pic18f452.h: 662: unsigned :4;
[; ;pic18f452.h: 663: unsigned CCP8E :1;
[; ;pic18f452.h: 664: };
[; ;pic18f452.h: 665: struct {
[; ;pic18f452.h: 666: unsigned :3;
[; ;pic18f452.h: 667: unsigned CCP9E :1;
[; ;pic18f452.h: 668: };
[; ;pic18f452.h: 669: struct {
[; ;pic18f452.h: 670: unsigned :7;
[; ;pic18f452.h: 671: unsigned PA2E :1;
[; ;pic18f452.h: 672: };
[; ;pic18f452.h: 673: struct {
[; ;pic18f452.h: 674: unsigned :6;
[; ;pic18f452.h: 675: unsigned PB1E :1;
[; ;pic18f452.h: 676: };
[; ;pic18f452.h: 677: struct {
[; ;pic18f452.h: 678: unsigned :2;
[; ;pic18f452.h: 679: unsigned PB2 :1;
[; ;pic18f452.h: 680: };
[; ;pic18f452.h: 681: struct {
[; ;pic18f452.h: 682: unsigned :4;
[; ;pic18f452.h: 683: unsigned PB3E :1;
[; ;pic18f452.h: 684: };
[; ;pic18f452.h: 685: struct {
[; ;pic18f452.h: 686: unsigned :5;
[; ;pic18f452.h: 687: unsigned PC1E :1;
[; ;pic18f452.h: 688: };
[; ;pic18f452.h: 689: struct {
[; ;pic18f452.h: 690: unsigned :1;
[; ;pic18f452.h: 691: unsigned PC2 :1;
[; ;pic18f452.h: 692: };
[; ;pic18f452.h: 693: struct {
[; ;pic18f452.h: 694: unsigned :3;
[; ;pic18f452.h: 695: unsigned PC3E :1;
[; ;pic18f452.h: 696: };
[; ;pic18f452.h: 697: struct {
[; ;pic18f452.h: 698: unsigned PD2 :1;
[; ;pic18f452.h: 699: };
[; ;pic18f452.h: 700: struct {
[; ;pic18f452.h: 701: unsigned RDE :1;
[; ;pic18f452.h: 702: };
[; ;pic18f452.h: 703: struct {
[; ;pic18f452.h: 704: unsigned :3;
[; ;pic18f452.h: 705: unsigned RE3 :1;
[; ;pic18f452.h: 706: };
[; ;pic18f452.h: 707: struct {
[; ;pic18f452.h: 708: unsigned :4;
[; ;pic18f452.h: 709: unsigned RE4 :1;
[; ;pic18f452.h: 710: };
[; ;pic18f452.h: 711: struct {
[; ;pic18f452.h: 712: unsigned :5;
[; ;pic18f452.h: 713: unsigned RE5 :1;
[; ;pic18f452.h: 714: };
[; ;pic18f452.h: 715: struct {
[; ;pic18f452.h: 716: unsigned :6;
[; ;pic18f452.h: 717: unsigned RE6 :1;
[; ;pic18f452.h: 718: };
[; ;pic18f452.h: 719: struct {
[; ;pic18f452.h: 720: unsigned :7;
[; ;pic18f452.h: 721: unsigned RE7 :1;
[; ;pic18f452.h: 722: };
[; ;pic18f452.h: 723: struct {
[; ;pic18f452.h: 724: unsigned :1;
[; ;pic18f452.h: 725: unsigned WRE :1;
[; ;pic18f452.h: 726: };
[; ;pic18f452.h: 727: } PORTEbits_t;
[; ;pic18f452.h: 728: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f452.h: 882: extern volatile unsigned char LATA @ 0xF89;
"884
[; ;pic18f452.h: 884: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 887: typedef union {
[; ;pic18f452.h: 888: struct {
[; ;pic18f452.h: 889: unsigned LATA0 :1;
[; ;pic18f452.h: 890: unsigned LATA1 :1;
[; ;pic18f452.h: 891: unsigned LATA2 :1;
[; ;pic18f452.h: 892: unsigned LATA3 :1;
[; ;pic18f452.h: 893: unsigned LATA4 :1;
[; ;pic18f452.h: 894: unsigned LATA5 :1;
[; ;pic18f452.h: 895: unsigned LATA6 :1;
[; ;pic18f452.h: 896: };
[; ;pic18f452.h: 897: struct {
[; ;pic18f452.h: 898: unsigned LA0 :1;
[; ;pic18f452.h: 899: };
[; ;pic18f452.h: 900: struct {
[; ;pic18f452.h: 901: unsigned :1;
[; ;pic18f452.h: 902: unsigned LA1 :1;
[; ;pic18f452.h: 903: };
[; ;pic18f452.h: 904: struct {
[; ;pic18f452.h: 905: unsigned :2;
[; ;pic18f452.h: 906: unsigned LA2 :1;
[; ;pic18f452.h: 907: };
[; ;pic18f452.h: 908: struct {
[; ;pic18f452.h: 909: unsigned :3;
[; ;pic18f452.h: 910: unsigned LA3 :1;
[; ;pic18f452.h: 911: };
[; ;pic18f452.h: 912: struct {
[; ;pic18f452.h: 913: unsigned :4;
[; ;pic18f452.h: 914: unsigned LA4 :1;
[; ;pic18f452.h: 915: };
[; ;pic18f452.h: 916: struct {
[; ;pic18f452.h: 917: unsigned :5;
[; ;pic18f452.h: 918: unsigned LA5 :1;
[; ;pic18f452.h: 919: };
[; ;pic18f452.h: 920: struct {
[; ;pic18f452.h: 921: unsigned :6;
[; ;pic18f452.h: 922: unsigned LA6 :1;
[; ;pic18f452.h: 923: };
[; ;pic18f452.h: 924: struct {
[; ;pic18f452.h: 925: unsigned :7;
[; ;pic18f452.h: 926: unsigned LA7 :1;
[; ;pic18f452.h: 927: };
[; ;pic18f452.h: 928: struct {
[; ;pic18f452.h: 929: unsigned :7;
[; ;pic18f452.h: 930: unsigned LATA7 :1;
[; ;pic18f452.h: 931: };
[; ;pic18f452.h: 932: } LATAbits_t;
[; ;pic18f452.h: 933: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f452.h: 1017: extern volatile unsigned char LATB @ 0xF8A;
"1019
[; ;pic18f452.h: 1019: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 1022: typedef union {
[; ;pic18f452.h: 1023: struct {
[; ;pic18f452.h: 1024: unsigned LATB0 :1;
[; ;pic18f452.h: 1025: unsigned LATB1 :1;
[; ;pic18f452.h: 1026: unsigned LATB2 :1;
[; ;pic18f452.h: 1027: unsigned LATB3 :1;
[; ;pic18f452.h: 1028: unsigned LATB4 :1;
[; ;pic18f452.h: 1029: unsigned LATB5 :1;
[; ;pic18f452.h: 1030: unsigned LATB6 :1;
[; ;pic18f452.h: 1031: unsigned LATB7 :1;
[; ;pic18f452.h: 1032: };
[; ;pic18f452.h: 1033: struct {
[; ;pic18f452.h: 1034: unsigned LB0 :1;
[; ;pic18f452.h: 1035: };
[; ;pic18f452.h: 1036: struct {
[; ;pic18f452.h: 1037: unsigned :1;
[; ;pic18f452.h: 1038: unsigned LB1 :1;
[; ;pic18f452.h: 1039: };
[; ;pic18f452.h: 1040: struct {
[; ;pic18f452.h: 1041: unsigned :2;
[; ;pic18f452.h: 1042: unsigned LB2 :1;
[; ;pic18f452.h: 1043: };
[; ;pic18f452.h: 1044: struct {
[; ;pic18f452.h: 1045: unsigned :3;
[; ;pic18f452.h: 1046: unsigned LB3 :1;
[; ;pic18f452.h: 1047: };
[; ;pic18f452.h: 1048: struct {
[; ;pic18f452.h: 1049: unsigned :4;
[; ;pic18f452.h: 1050: unsigned LB4 :1;
[; ;pic18f452.h: 1051: };
[; ;pic18f452.h: 1052: struct {
[; ;pic18f452.h: 1053: unsigned :5;
[; ;pic18f452.h: 1054: unsigned LB5 :1;
[; ;pic18f452.h: 1055: };
[; ;pic18f452.h: 1056: struct {
[; ;pic18f452.h: 1057: unsigned :6;
[; ;pic18f452.h: 1058: unsigned LB6 :1;
[; ;pic18f452.h: 1059: };
[; ;pic18f452.h: 1060: struct {
[; ;pic18f452.h: 1061: unsigned :7;
[; ;pic18f452.h: 1062: unsigned LB7 :1;
[; ;pic18f452.h: 1063: };
[; ;pic18f452.h: 1064: } LATBbits_t;
[; ;pic18f452.h: 1065: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f452.h: 1149: extern volatile unsigned char LATC @ 0xF8B;
"1151
[; ;pic18f452.h: 1151: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 1154: typedef union {
[; ;pic18f452.h: 1155: struct {
[; ;pic18f452.h: 1156: unsigned LATC0 :1;
[; ;pic18f452.h: 1157: unsigned LATC1 :1;
[; ;pic18f452.h: 1158: unsigned LATC2 :1;
[; ;pic18f452.h: 1159: unsigned LATC3 :1;
[; ;pic18f452.h: 1160: unsigned LATC4 :1;
[; ;pic18f452.h: 1161: unsigned LATC5 :1;
[; ;pic18f452.h: 1162: unsigned LATC6 :1;
[; ;pic18f452.h: 1163: unsigned LATC7 :1;
[; ;pic18f452.h: 1164: };
[; ;pic18f452.h: 1165: struct {
[; ;pic18f452.h: 1166: unsigned LC0 :1;
[; ;pic18f452.h: 1167: };
[; ;pic18f452.h: 1168: struct {
[; ;pic18f452.h: 1169: unsigned :1;
[; ;pic18f452.h: 1170: unsigned LC1 :1;
[; ;pic18f452.h: 1171: };
[; ;pic18f452.h: 1172: struct {
[; ;pic18f452.h: 1173: unsigned :2;
[; ;pic18f452.h: 1174: unsigned LC2 :1;
[; ;pic18f452.h: 1175: };
[; ;pic18f452.h: 1176: struct {
[; ;pic18f452.h: 1177: unsigned :3;
[; ;pic18f452.h: 1178: unsigned LC3 :1;
[; ;pic18f452.h: 1179: };
[; ;pic18f452.h: 1180: struct {
[; ;pic18f452.h: 1181: unsigned :4;
[; ;pic18f452.h: 1182: unsigned LC4 :1;
[; ;pic18f452.h: 1183: };
[; ;pic18f452.h: 1184: struct {
[; ;pic18f452.h: 1185: unsigned :5;
[; ;pic18f452.h: 1186: unsigned LC5 :1;
[; ;pic18f452.h: 1187: };
[; ;pic18f452.h: 1188: struct {
[; ;pic18f452.h: 1189: unsigned :6;
[; ;pic18f452.h: 1190: unsigned LC6 :1;
[; ;pic18f452.h: 1191: };
[; ;pic18f452.h: 1192: struct {
[; ;pic18f452.h: 1193: unsigned :7;
[; ;pic18f452.h: 1194: unsigned LC7 :1;
[; ;pic18f452.h: 1195: };
[; ;pic18f452.h: 1196: } LATCbits_t;
[; ;pic18f452.h: 1197: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f452.h: 1281: extern volatile unsigned char LATD @ 0xF8C;
"1283
[; ;pic18f452.h: 1283: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1286: typedef union {
[; ;pic18f452.h: 1287: struct {
[; ;pic18f452.h: 1288: unsigned LATD0 :1;
[; ;pic18f452.h: 1289: unsigned LATD1 :1;
[; ;pic18f452.h: 1290: unsigned LATD2 :1;
[; ;pic18f452.h: 1291: unsigned LATD3 :1;
[; ;pic18f452.h: 1292: unsigned LATD4 :1;
[; ;pic18f452.h: 1293: unsigned LATD5 :1;
[; ;pic18f452.h: 1294: unsigned LATD6 :1;
[; ;pic18f452.h: 1295: unsigned LATD7 :1;
[; ;pic18f452.h: 1296: };
[; ;pic18f452.h: 1297: struct {
[; ;pic18f452.h: 1298: unsigned LD0 :1;
[; ;pic18f452.h: 1299: };
[; ;pic18f452.h: 1300: struct {
[; ;pic18f452.h: 1301: unsigned :1;
[; ;pic18f452.h: 1302: unsigned LD1 :1;
[; ;pic18f452.h: 1303: };
[; ;pic18f452.h: 1304: struct {
[; ;pic18f452.h: 1305: unsigned :2;
[; ;pic18f452.h: 1306: unsigned LD2 :1;
[; ;pic18f452.h: 1307: };
[; ;pic18f452.h: 1308: struct {
[; ;pic18f452.h: 1309: unsigned :3;
[; ;pic18f452.h: 1310: unsigned LD3 :1;
[; ;pic18f452.h: 1311: };
[; ;pic18f452.h: 1312: struct {
[; ;pic18f452.h: 1313: unsigned :4;
[; ;pic18f452.h: 1314: unsigned LD4 :1;
[; ;pic18f452.h: 1315: };
[; ;pic18f452.h: 1316: struct {
[; ;pic18f452.h: 1317: unsigned :5;
[; ;pic18f452.h: 1318: unsigned LD5 :1;
[; ;pic18f452.h: 1319: };
[; ;pic18f452.h: 1320: struct {
[; ;pic18f452.h: 1321: unsigned :6;
[; ;pic18f452.h: 1322: unsigned LD6 :1;
[; ;pic18f452.h: 1323: };
[; ;pic18f452.h: 1324: struct {
[; ;pic18f452.h: 1325: unsigned :7;
[; ;pic18f452.h: 1326: unsigned LD7 :1;
[; ;pic18f452.h: 1327: };
[; ;pic18f452.h: 1328: } LATDbits_t;
[; ;pic18f452.h: 1329: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f452.h: 1413: extern volatile unsigned char LATE @ 0xF8D;
"1415
[; ;pic18f452.h: 1415: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1418: typedef union {
[; ;pic18f452.h: 1419: struct {
[; ;pic18f452.h: 1420: unsigned LATE0 :1;
[; ;pic18f452.h: 1421: unsigned LATE1 :1;
[; ;pic18f452.h: 1422: unsigned LATE2 :1;
[; ;pic18f452.h: 1423: };
[; ;pic18f452.h: 1424: struct {
[; ;pic18f452.h: 1425: unsigned LE0 :1;
[; ;pic18f452.h: 1426: };
[; ;pic18f452.h: 1427: struct {
[; ;pic18f452.h: 1428: unsigned :1;
[; ;pic18f452.h: 1429: unsigned LE1 :1;
[; ;pic18f452.h: 1430: };
[; ;pic18f452.h: 1431: struct {
[; ;pic18f452.h: 1432: unsigned :2;
[; ;pic18f452.h: 1433: unsigned LE2 :1;
[; ;pic18f452.h: 1434: };
[; ;pic18f452.h: 1435: struct {
[; ;pic18f452.h: 1436: unsigned :3;
[; ;pic18f452.h: 1437: unsigned LE3 :1;
[; ;pic18f452.h: 1438: };
[; ;pic18f452.h: 1439: struct {
[; ;pic18f452.h: 1440: unsigned :4;
[; ;pic18f452.h: 1441: unsigned LE4 :1;
[; ;pic18f452.h: 1442: };
[; ;pic18f452.h: 1443: struct {
[; ;pic18f452.h: 1444: unsigned :5;
[; ;pic18f452.h: 1445: unsigned LE5 :1;
[; ;pic18f452.h: 1446: };
[; ;pic18f452.h: 1447: struct {
[; ;pic18f452.h: 1448: unsigned :6;
[; ;pic18f452.h: 1449: unsigned LE6 :1;
[; ;pic18f452.h: 1450: };
[; ;pic18f452.h: 1451: struct {
[; ;pic18f452.h: 1452: unsigned :7;
[; ;pic18f452.h: 1453: unsigned LE7 :1;
[; ;pic18f452.h: 1454: };
[; ;pic18f452.h: 1455: } LATEbits_t;
[; ;pic18f452.h: 1456: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f452.h: 1515: extern volatile unsigned char TRISA @ 0xF92;
"1517
[; ;pic18f452.h: 1517: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1520: extern volatile unsigned char DDRA @ 0xF92;
"1522
[; ;pic18f452.h: 1522: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1525: typedef union {
[; ;pic18f452.h: 1526: struct {
[; ;pic18f452.h: 1527: unsigned TRISA0 :1;
[; ;pic18f452.h: 1528: unsigned TRISA1 :1;
[; ;pic18f452.h: 1529: unsigned TRISA2 :1;
[; ;pic18f452.h: 1530: unsigned TRISA3 :1;
[; ;pic18f452.h: 1531: unsigned TRISA4 :1;
[; ;pic18f452.h: 1532: unsigned TRISA5 :1;
[; ;pic18f452.h: 1533: unsigned TRISA6 :1;
[; ;pic18f452.h: 1534: };
[; ;pic18f452.h: 1535: struct {
[; ;pic18f452.h: 1536: unsigned RA0 :1;
[; ;pic18f452.h: 1537: unsigned RA1 :1;
[; ;pic18f452.h: 1538: unsigned RA2 :1;
[; ;pic18f452.h: 1539: unsigned RA3 :1;
[; ;pic18f452.h: 1540: unsigned RA4 :1;
[; ;pic18f452.h: 1541: unsigned RA5 :1;
[; ;pic18f452.h: 1542: unsigned RA6 :1;
[; ;pic18f452.h: 1543: };
[; ;pic18f452.h: 1544: } TRISAbits_t;
[; ;pic18f452.h: 1545: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f452.h: 1618: typedef union {
[; ;pic18f452.h: 1619: struct {
[; ;pic18f452.h: 1620: unsigned TRISA0 :1;
[; ;pic18f452.h: 1621: unsigned TRISA1 :1;
[; ;pic18f452.h: 1622: unsigned TRISA2 :1;
[; ;pic18f452.h: 1623: unsigned TRISA3 :1;
[; ;pic18f452.h: 1624: unsigned TRISA4 :1;
[; ;pic18f452.h: 1625: unsigned TRISA5 :1;
[; ;pic18f452.h: 1626: unsigned TRISA6 :1;
[; ;pic18f452.h: 1627: };
[; ;pic18f452.h: 1628: struct {
[; ;pic18f452.h: 1629: unsigned RA0 :1;
[; ;pic18f452.h: 1630: unsigned RA1 :1;
[; ;pic18f452.h: 1631: unsigned RA2 :1;
[; ;pic18f452.h: 1632: unsigned RA3 :1;
[; ;pic18f452.h: 1633: unsigned RA4 :1;
[; ;pic18f452.h: 1634: unsigned RA5 :1;
[; ;pic18f452.h: 1635: unsigned RA6 :1;
[; ;pic18f452.h: 1636: };
[; ;pic18f452.h: 1637: } DDRAbits_t;
[; ;pic18f452.h: 1638: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f452.h: 1712: extern volatile unsigned char TRISB @ 0xF93;
"1714
[; ;pic18f452.h: 1714: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1717: extern volatile unsigned char DDRB @ 0xF93;
"1719
[; ;pic18f452.h: 1719: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1722: typedef union {
[; ;pic18f452.h: 1723: struct {
[; ;pic18f452.h: 1724: unsigned TRISB0 :1;
[; ;pic18f452.h: 1725: unsigned TRISB1 :1;
[; ;pic18f452.h: 1726: unsigned TRISB2 :1;
[; ;pic18f452.h: 1727: unsigned TRISB3 :1;
[; ;pic18f452.h: 1728: unsigned TRISB4 :1;
[; ;pic18f452.h: 1729: unsigned TRISB5 :1;
[; ;pic18f452.h: 1730: unsigned TRISB6 :1;
[; ;pic18f452.h: 1731: unsigned TRISB7 :1;
[; ;pic18f452.h: 1732: };
[; ;pic18f452.h: 1733: struct {
[; ;pic18f452.h: 1734: unsigned RB0 :1;
[; ;pic18f452.h: 1735: unsigned RB1 :1;
[; ;pic18f452.h: 1736: unsigned RB2 :1;
[; ;pic18f452.h: 1737: unsigned RB3 :1;
[; ;pic18f452.h: 1738: unsigned RB4 :1;
[; ;pic18f452.h: 1739: unsigned RB5 :1;
[; ;pic18f452.h: 1740: unsigned RB6 :1;
[; ;pic18f452.h: 1741: unsigned RB7 :1;
[; ;pic18f452.h: 1742: };
[; ;pic18f452.h: 1743: struct {
[; ;pic18f452.h: 1744: unsigned :3;
[; ;pic18f452.h: 1745: unsigned CCP2 :1;
[; ;pic18f452.h: 1746: };
[; ;pic18f452.h: 1747: } TRISBbits_t;
[; ;pic18f452.h: 1748: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f452.h: 1836: typedef union {
[; ;pic18f452.h: 1837: struct {
[; ;pic18f452.h: 1838: unsigned TRISB0 :1;
[; ;pic18f452.h: 1839: unsigned TRISB1 :1;
[; ;pic18f452.h: 1840: unsigned TRISB2 :1;
[; ;pic18f452.h: 1841: unsigned TRISB3 :1;
[; ;pic18f452.h: 1842: unsigned TRISB4 :1;
[; ;pic18f452.h: 1843: unsigned TRISB5 :1;
[; ;pic18f452.h: 1844: unsigned TRISB6 :1;
[; ;pic18f452.h: 1845: unsigned TRISB7 :1;
[; ;pic18f452.h: 1846: };
[; ;pic18f452.h: 1847: struct {
[; ;pic18f452.h: 1848: unsigned RB0 :1;
[; ;pic18f452.h: 1849: unsigned RB1 :1;
[; ;pic18f452.h: 1850: unsigned RB2 :1;
[; ;pic18f452.h: 1851: unsigned RB3 :1;
[; ;pic18f452.h: 1852: unsigned RB4 :1;
[; ;pic18f452.h: 1853: unsigned RB5 :1;
[; ;pic18f452.h: 1854: unsigned RB6 :1;
[; ;pic18f452.h: 1855: unsigned RB7 :1;
[; ;pic18f452.h: 1856: };
[; ;pic18f452.h: 1857: struct {
[; ;pic18f452.h: 1858: unsigned :3;
[; ;pic18f452.h: 1859: unsigned CCP2 :1;
[; ;pic18f452.h: 1860: };
[; ;pic18f452.h: 1861: } DDRBbits_t;
[; ;pic18f452.h: 1862: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f452.h: 1951: extern volatile unsigned char TRISC @ 0xF94;
"1953
[; ;pic18f452.h: 1953: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1956: extern volatile unsigned char DDRC @ 0xF94;
"1958
[; ;pic18f452.h: 1958: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1961: typedef union {
[; ;pic18f452.h: 1962: struct {
[; ;pic18f452.h: 1963: unsigned TRISC0 :1;
[; ;pic18f452.h: 1964: unsigned TRISC1 :1;
[; ;pic18f452.h: 1965: unsigned TRISC2 :1;
[; ;pic18f452.h: 1966: unsigned TRISC3 :1;
[; ;pic18f452.h: 1967: unsigned TRISC4 :1;
[; ;pic18f452.h: 1968: unsigned TRISC5 :1;
[; ;pic18f452.h: 1969: unsigned TRISC6 :1;
[; ;pic18f452.h: 1970: unsigned TRISC7 :1;
[; ;pic18f452.h: 1971: };
[; ;pic18f452.h: 1972: struct {
[; ;pic18f452.h: 1973: unsigned RC0 :1;
[; ;pic18f452.h: 1974: unsigned RC1 :1;
[; ;pic18f452.h: 1975: unsigned RC2 :1;
[; ;pic18f452.h: 1976: unsigned RC3 :1;
[; ;pic18f452.h: 1977: unsigned RC4 :1;
[; ;pic18f452.h: 1978: unsigned RC5 :1;
[; ;pic18f452.h: 1979: unsigned RC6 :1;
[; ;pic18f452.h: 1980: unsigned RC7 :1;
[; ;pic18f452.h: 1981: };
[; ;pic18f452.h: 1982: struct {
[; ;pic18f452.h: 1983: unsigned :1;
[; ;pic18f452.h: 1984: unsigned CCP2 :1;
[; ;pic18f452.h: 1985: };
[; ;pic18f452.h: 1986: } TRISCbits_t;
[; ;pic18f452.h: 1987: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f452.h: 2075: typedef union {
[; ;pic18f452.h: 2076: struct {
[; ;pic18f452.h: 2077: unsigned TRISC0 :1;
[; ;pic18f452.h: 2078: unsigned TRISC1 :1;
[; ;pic18f452.h: 2079: unsigned TRISC2 :1;
[; ;pic18f452.h: 2080: unsigned TRISC3 :1;
[; ;pic18f452.h: 2081: unsigned TRISC4 :1;
[; ;pic18f452.h: 2082: unsigned TRISC5 :1;
[; ;pic18f452.h: 2083: unsigned TRISC6 :1;
[; ;pic18f452.h: 2084: unsigned TRISC7 :1;
[; ;pic18f452.h: 2085: };
[; ;pic18f452.h: 2086: struct {
[; ;pic18f452.h: 2087: unsigned RC0 :1;
[; ;pic18f452.h: 2088: unsigned RC1 :1;
[; ;pic18f452.h: 2089: unsigned RC2 :1;
[; ;pic18f452.h: 2090: unsigned RC3 :1;
[; ;pic18f452.h: 2091: unsigned RC4 :1;
[; ;pic18f452.h: 2092: unsigned RC5 :1;
[; ;pic18f452.h: 2093: unsigned RC6 :1;
[; ;pic18f452.h: 2094: unsigned RC7 :1;
[; ;pic18f452.h: 2095: };
[; ;pic18f452.h: 2096: struct {
[; ;pic18f452.h: 2097: unsigned :1;
[; ;pic18f452.h: 2098: unsigned CCP2 :1;
[; ;pic18f452.h: 2099: };
[; ;pic18f452.h: 2100: } DDRCbits_t;
[; ;pic18f452.h: 2101: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f452.h: 2190: extern volatile unsigned char TRISD @ 0xF95;
"2192
[; ;pic18f452.h: 2192: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 2195: extern volatile unsigned char DDRD @ 0xF95;
"2197
[; ;pic18f452.h: 2197: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 2200: typedef union {
[; ;pic18f452.h: 2201: struct {
[; ;pic18f452.h: 2202: unsigned TRISD0 :1;
[; ;pic18f452.h: 2203: unsigned TRISD1 :1;
[; ;pic18f452.h: 2204: unsigned TRISD2 :1;
[; ;pic18f452.h: 2205: unsigned TRISD3 :1;
[; ;pic18f452.h: 2206: unsigned TRISD4 :1;
[; ;pic18f452.h: 2207: unsigned TRISD5 :1;
[; ;pic18f452.h: 2208: unsigned TRISD6 :1;
[; ;pic18f452.h: 2209: unsigned TRISD7 :1;
[; ;pic18f452.h: 2210: };
[; ;pic18f452.h: 2211: struct {
[; ;pic18f452.h: 2212: unsigned RD0 :1;
[; ;pic18f452.h: 2213: unsigned RD1 :1;
[; ;pic18f452.h: 2214: unsigned RD2 :1;
[; ;pic18f452.h: 2215: unsigned RD3 :1;
[; ;pic18f452.h: 2216: unsigned RD4 :1;
[; ;pic18f452.h: 2217: unsigned RD5 :1;
[; ;pic18f452.h: 2218: unsigned RD6 :1;
[; ;pic18f452.h: 2219: unsigned RD7 :1;
[; ;pic18f452.h: 2220: };
[; ;pic18f452.h: 2221: } TRISDbits_t;
[; ;pic18f452.h: 2222: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f452.h: 2305: typedef union {
[; ;pic18f452.h: 2306: struct {
[; ;pic18f452.h: 2307: unsigned TRISD0 :1;
[; ;pic18f452.h: 2308: unsigned TRISD1 :1;
[; ;pic18f452.h: 2309: unsigned TRISD2 :1;
[; ;pic18f452.h: 2310: unsigned TRISD3 :1;
[; ;pic18f452.h: 2311: unsigned TRISD4 :1;
[; ;pic18f452.h: 2312: unsigned TRISD5 :1;
[; ;pic18f452.h: 2313: unsigned TRISD6 :1;
[; ;pic18f452.h: 2314: unsigned TRISD7 :1;
[; ;pic18f452.h: 2315: };
[; ;pic18f452.h: 2316: struct {
[; ;pic18f452.h: 2317: unsigned RD0 :1;
[; ;pic18f452.h: 2318: unsigned RD1 :1;
[; ;pic18f452.h: 2319: unsigned RD2 :1;
[; ;pic18f452.h: 2320: unsigned RD3 :1;
[; ;pic18f452.h: 2321: unsigned RD4 :1;
[; ;pic18f452.h: 2322: unsigned RD5 :1;
[; ;pic18f452.h: 2323: unsigned RD6 :1;
[; ;pic18f452.h: 2324: unsigned RD7 :1;
[; ;pic18f452.h: 2325: };
[; ;pic18f452.h: 2326: } DDRDbits_t;
[; ;pic18f452.h: 2327: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f452.h: 2411: extern volatile unsigned char TRISE @ 0xF96;
"2413
[; ;pic18f452.h: 2413: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2416: extern volatile unsigned char DDRE @ 0xF96;
"2418
[; ;pic18f452.h: 2418: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2421: typedef union {
[; ;pic18f452.h: 2422: struct {
[; ;pic18f452.h: 2423: unsigned TRISE0 :1;
[; ;pic18f452.h: 2424: unsigned TRISE1 :1;
[; ;pic18f452.h: 2425: unsigned TRISE2 :1;
[; ;pic18f452.h: 2426: unsigned :1;
[; ;pic18f452.h: 2427: unsigned PSPMODE :1;
[; ;pic18f452.h: 2428: unsigned IBOV :1;
[; ;pic18f452.h: 2429: unsigned OBF :1;
[; ;pic18f452.h: 2430: unsigned IBF :1;
[; ;pic18f452.h: 2431: };
[; ;pic18f452.h: 2432: struct {
[; ;pic18f452.h: 2433: unsigned RE0 :1;
[; ;pic18f452.h: 2434: unsigned RE1 :1;
[; ;pic18f452.h: 2435: unsigned RE2 :1;
[; ;pic18f452.h: 2436: };
[; ;pic18f452.h: 2437: } TRISEbits_t;
[; ;pic18f452.h: 2438: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f452.h: 2491: typedef union {
[; ;pic18f452.h: 2492: struct {
[; ;pic18f452.h: 2493: unsigned TRISE0 :1;
[; ;pic18f452.h: 2494: unsigned TRISE1 :1;
[; ;pic18f452.h: 2495: unsigned TRISE2 :1;
[; ;pic18f452.h: 2496: unsigned :1;
[; ;pic18f452.h: 2497: unsigned PSPMODE :1;
[; ;pic18f452.h: 2498: unsigned IBOV :1;
[; ;pic18f452.h: 2499: unsigned OBF :1;
[; ;pic18f452.h: 2500: unsigned IBF :1;
[; ;pic18f452.h: 2501: };
[; ;pic18f452.h: 2502: struct {
[; ;pic18f452.h: 2503: unsigned RE0 :1;
[; ;pic18f452.h: 2504: unsigned RE1 :1;
[; ;pic18f452.h: 2505: unsigned RE2 :1;
[; ;pic18f452.h: 2506: };
[; ;pic18f452.h: 2507: } DDREbits_t;
[; ;pic18f452.h: 2508: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f452.h: 2562: extern volatile unsigned char PIE1 @ 0xF9D;
"2564
[; ;pic18f452.h: 2564: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2567: typedef union {
[; ;pic18f452.h: 2568: struct {
[; ;pic18f452.h: 2569: unsigned TMR1IE :1;
[; ;pic18f452.h: 2570: unsigned TMR2IE :1;
[; ;pic18f452.h: 2571: unsigned CCP1IE :1;
[; ;pic18f452.h: 2572: unsigned SSPIE :1;
[; ;pic18f452.h: 2573: unsigned TXIE :1;
[; ;pic18f452.h: 2574: unsigned RCIE :1;
[; ;pic18f452.h: 2575: unsigned ADIE :1;
[; ;pic18f452.h: 2576: unsigned PSPIE :1;
[; ;pic18f452.h: 2577: };
[; ;pic18f452.h: 2578: struct {
[; ;pic18f452.h: 2579: unsigned :5;
[; ;pic18f452.h: 2580: unsigned RC1IE :1;
[; ;pic18f452.h: 2581: };
[; ;pic18f452.h: 2582: struct {
[; ;pic18f452.h: 2583: unsigned :4;
[; ;pic18f452.h: 2584: unsigned TX1IE :1;
[; ;pic18f452.h: 2585: };
[; ;pic18f452.h: 2586: } PIE1bits_t;
[; ;pic18f452.h: 2587: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f452.h: 2641: extern volatile unsigned char PIR1 @ 0xF9E;
"2643
[; ;pic18f452.h: 2643: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2646: typedef union {
[; ;pic18f452.h: 2647: struct {
[; ;pic18f452.h: 2648: unsigned TMR1IF :1;
[; ;pic18f452.h: 2649: unsigned TMR2IF :1;
[; ;pic18f452.h: 2650: unsigned CCP1IF :1;
[; ;pic18f452.h: 2651: unsigned SSPIF :1;
[; ;pic18f452.h: 2652: unsigned TXIF :1;
[; ;pic18f452.h: 2653: unsigned RCIF :1;
[; ;pic18f452.h: 2654: unsigned ADIF :1;
[; ;pic18f452.h: 2655: unsigned PSPIF :1;
[; ;pic18f452.h: 2656: };
[; ;pic18f452.h: 2657: struct {
[; ;pic18f452.h: 2658: unsigned :5;
[; ;pic18f452.h: 2659: unsigned RC1IF :1;
[; ;pic18f452.h: 2660: };
[; ;pic18f452.h: 2661: struct {
[; ;pic18f452.h: 2662: unsigned :4;
[; ;pic18f452.h: 2663: unsigned TX1IF :1;
[; ;pic18f452.h: 2664: };
[; ;pic18f452.h: 2665: } PIR1bits_t;
[; ;pic18f452.h: 2666: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f452.h: 2720: extern volatile unsigned char IPR1 @ 0xF9F;
"2722
[; ;pic18f452.h: 2722: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2725: typedef union {
[; ;pic18f452.h: 2726: struct {
[; ;pic18f452.h: 2727: unsigned TMR1IP :1;
[; ;pic18f452.h: 2728: unsigned TMR2IP :1;
[; ;pic18f452.h: 2729: unsigned CCP1IP :1;
[; ;pic18f452.h: 2730: unsigned SSPIP :1;
[; ;pic18f452.h: 2731: unsigned TXIP :1;
[; ;pic18f452.h: 2732: unsigned RCIP :1;
[; ;pic18f452.h: 2733: unsigned ADIP :1;
[; ;pic18f452.h: 2734: unsigned PSPIP :1;
[; ;pic18f452.h: 2735: };
[; ;pic18f452.h: 2736: struct {
[; ;pic18f452.h: 2737: unsigned :5;
[; ;pic18f452.h: 2738: unsigned RC1IP :1;
[; ;pic18f452.h: 2739: };
[; ;pic18f452.h: 2740: struct {
[; ;pic18f452.h: 2741: unsigned :4;
[; ;pic18f452.h: 2742: unsigned TX1IP :1;
[; ;pic18f452.h: 2743: };
[; ;pic18f452.h: 2744: } IPR1bits_t;
[; ;pic18f452.h: 2745: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f452.h: 2799: extern volatile unsigned char PIE2 @ 0xFA0;
"2801
[; ;pic18f452.h: 2801: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2804: typedef union {
[; ;pic18f452.h: 2805: struct {
[; ;pic18f452.h: 2806: unsigned CCP2IE :1;
[; ;pic18f452.h: 2807: unsigned TMR3IE :1;
[; ;pic18f452.h: 2808: unsigned LVDIE :1;
[; ;pic18f452.h: 2809: unsigned BCLIE :1;
[; ;pic18f452.h: 2810: unsigned EEIE :1;
[; ;pic18f452.h: 2811: };
[; ;pic18f452.h: 2812: } PIE2bits_t;
[; ;pic18f452.h: 2813: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f452.h: 2842: extern volatile unsigned char PIR2 @ 0xFA1;
"2844
[; ;pic18f452.h: 2844: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2847: typedef union {
[; ;pic18f452.h: 2848: struct {
[; ;pic18f452.h: 2849: unsigned CCP2IF :1;
[; ;pic18f452.h: 2850: unsigned TMR3IF :1;
[; ;pic18f452.h: 2851: unsigned LVDIF :1;
[; ;pic18f452.h: 2852: unsigned BCLIF :1;
[; ;pic18f452.h: 2853: unsigned EEIF :1;
[; ;pic18f452.h: 2854: };
[; ;pic18f452.h: 2855: } PIR2bits_t;
[; ;pic18f452.h: 2856: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f452.h: 2885: extern volatile unsigned char IPR2 @ 0xFA2;
"2887
[; ;pic18f452.h: 2887: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2890: typedef union {
[; ;pic18f452.h: 2891: struct {
[; ;pic18f452.h: 2892: unsigned CCP2IP :1;
[; ;pic18f452.h: 2893: unsigned TMR3IP :1;
[; ;pic18f452.h: 2894: unsigned LVDIP :1;
[; ;pic18f452.h: 2895: unsigned BCLIP :1;
[; ;pic18f452.h: 2896: unsigned EEIP :1;
[; ;pic18f452.h: 2897: };
[; ;pic18f452.h: 2898: } IPR2bits_t;
[; ;pic18f452.h: 2899: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f452.h: 2928: extern volatile unsigned char EECON1 @ 0xFA6;
"2930
[; ;pic18f452.h: 2930: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2933: typedef union {
[; ;pic18f452.h: 2934: struct {
[; ;pic18f452.h: 2935: unsigned RD :1;
[; ;pic18f452.h: 2936: unsigned WR :1;
[; ;pic18f452.h: 2937: unsigned WREN :1;
[; ;pic18f452.h: 2938: unsigned WRERR :1;
[; ;pic18f452.h: 2939: unsigned FREE :1;
[; ;pic18f452.h: 2940: unsigned :1;
[; ;pic18f452.h: 2941: unsigned CFGS :1;
[; ;pic18f452.h: 2942: unsigned EEPGD :1;
[; ;pic18f452.h: 2943: };
[; ;pic18f452.h: 2944: struct {
[; ;pic18f452.h: 2945: unsigned :6;
[; ;pic18f452.h: 2946: unsigned EEFS :1;
[; ;pic18f452.h: 2947: };
[; ;pic18f452.h: 2948: } EECON1bits_t;
[; ;pic18f452.h: 2949: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f452.h: 2993: extern volatile unsigned char EECON2 @ 0xFA7;
"2995
[; ;pic18f452.h: 2995: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2999: extern volatile unsigned char EEDATA @ 0xFA8;
"3001
[; ;pic18f452.h: 3001: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 3005: extern volatile unsigned char EEADR @ 0xFA9;
"3007
[; ;pic18f452.h: 3007: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 3011: extern volatile unsigned char RCSTA @ 0xFAB;
"3013
[; ;pic18f452.h: 3013: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 3016: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3018
[; ;pic18f452.h: 3018: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 3021: typedef union {
[; ;pic18f452.h: 3022: struct {
[; ;pic18f452.h: 3023: unsigned RX9D :1;
[; ;pic18f452.h: 3024: unsigned OERR :1;
[; ;pic18f452.h: 3025: unsigned FERR :1;
[; ;pic18f452.h: 3026: unsigned ADDEN :1;
[; ;pic18f452.h: 3027: unsigned CREN :1;
[; ;pic18f452.h: 3028: unsigned SREN :1;
[; ;pic18f452.h: 3029: unsigned RX9 :1;
[; ;pic18f452.h: 3030: unsigned SPEN :1;
[; ;pic18f452.h: 3031: };
[; ;pic18f452.h: 3032: struct {
[; ;pic18f452.h: 3033: unsigned RCD8 :1;
[; ;pic18f452.h: 3034: unsigned :5;
[; ;pic18f452.h: 3035: unsigned RC8_9 :1;
[; ;pic18f452.h: 3036: };
[; ;pic18f452.h: 3037: struct {
[; ;pic18f452.h: 3038: unsigned :6;
[; ;pic18f452.h: 3039: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3040: };
[; ;pic18f452.h: 3041: struct {
[; ;pic18f452.h: 3042: unsigned :6;
[; ;pic18f452.h: 3043: unsigned nRC8 :1;
[; ;pic18f452.h: 3044: };
[; ;pic18f452.h: 3045: struct {
[; ;pic18f452.h: 3046: unsigned :6;
[; ;pic18f452.h: 3047: unsigned RC9 :1;
[; ;pic18f452.h: 3048: };
[; ;pic18f452.h: 3049: struct {
[; ;pic18f452.h: 3050: unsigned :5;
[; ;pic18f452.h: 3051: unsigned SRENA :1;
[; ;pic18f452.h: 3052: };
[; ;pic18f452.h: 3053: } RCSTAbits_t;
[; ;pic18f452.h: 3054: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 3127: typedef union {
[; ;pic18f452.h: 3128: struct {
[; ;pic18f452.h: 3129: unsigned RX9D :1;
[; ;pic18f452.h: 3130: unsigned OERR :1;
[; ;pic18f452.h: 3131: unsigned FERR :1;
[; ;pic18f452.h: 3132: unsigned ADDEN :1;
[; ;pic18f452.h: 3133: unsigned CREN :1;
[; ;pic18f452.h: 3134: unsigned SREN :1;
[; ;pic18f452.h: 3135: unsigned RX9 :1;
[; ;pic18f452.h: 3136: unsigned SPEN :1;
[; ;pic18f452.h: 3137: };
[; ;pic18f452.h: 3138: struct {
[; ;pic18f452.h: 3139: unsigned RCD8 :1;
[; ;pic18f452.h: 3140: unsigned :5;
[; ;pic18f452.h: 3141: unsigned RC8_9 :1;
[; ;pic18f452.h: 3142: };
[; ;pic18f452.h: 3143: struct {
[; ;pic18f452.h: 3144: unsigned :6;
[; ;pic18f452.h: 3145: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3146: };
[; ;pic18f452.h: 3147: struct {
[; ;pic18f452.h: 3148: unsigned :6;
[; ;pic18f452.h: 3149: unsigned nRC8 :1;
[; ;pic18f452.h: 3150: };
[; ;pic18f452.h: 3151: struct {
[; ;pic18f452.h: 3152: unsigned :6;
[; ;pic18f452.h: 3153: unsigned RC9 :1;
[; ;pic18f452.h: 3154: };
[; ;pic18f452.h: 3155: struct {
[; ;pic18f452.h: 3156: unsigned :5;
[; ;pic18f452.h: 3157: unsigned SRENA :1;
[; ;pic18f452.h: 3158: };
[; ;pic18f452.h: 3159: } RCSTA1bits_t;
[; ;pic18f452.h: 3160: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 3234: extern volatile unsigned char TXSTA @ 0xFAC;
"3236
[; ;pic18f452.h: 3236: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 3239: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3241
[; ;pic18f452.h: 3241: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 3244: typedef union {
[; ;pic18f452.h: 3245: struct {
[; ;pic18f452.h: 3246: unsigned TX9D :1;
[; ;pic18f452.h: 3247: unsigned TRMT :1;
[; ;pic18f452.h: 3248: unsigned BRGH :1;
[; ;pic18f452.h: 3249: unsigned :1;
[; ;pic18f452.h: 3250: unsigned SYNC :1;
[; ;pic18f452.h: 3251: unsigned TXEN :1;
[; ;pic18f452.h: 3252: unsigned TX9 :1;
[; ;pic18f452.h: 3253: unsigned CSRC :1;
[; ;pic18f452.h: 3254: };
[; ;pic18f452.h: 3255: struct {
[; ;pic18f452.h: 3256: unsigned TXD8 :1;
[; ;pic18f452.h: 3257: unsigned :5;
[; ;pic18f452.h: 3258: unsigned TX8_9 :1;
[; ;pic18f452.h: 3259: };
[; ;pic18f452.h: 3260: struct {
[; ;pic18f452.h: 3261: unsigned :6;
[; ;pic18f452.h: 3262: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3263: };
[; ;pic18f452.h: 3264: struct {
[; ;pic18f452.h: 3265: unsigned :6;
[; ;pic18f452.h: 3266: unsigned nTX8 :1;
[; ;pic18f452.h: 3267: };
[; ;pic18f452.h: 3268: struct {
[; ;pic18f452.h: 3269: unsigned :2;
[; ;pic18f452.h: 3270: unsigned BRGH1 :1;
[; ;pic18f452.h: 3271: };
[; ;pic18f452.h: 3272: struct {
[; ;pic18f452.h: 3273: unsigned :7;
[; ;pic18f452.h: 3274: unsigned CSRC1 :1;
[; ;pic18f452.h: 3275: };
[; ;pic18f452.h: 3276: struct {
[; ;pic18f452.h: 3277: unsigned :4;
[; ;pic18f452.h: 3278: unsigned SYNC1 :1;
[; ;pic18f452.h: 3279: };
[; ;pic18f452.h: 3280: struct {
[; ;pic18f452.h: 3281: unsigned :1;
[; ;pic18f452.h: 3282: unsigned TRMT1 :1;
[; ;pic18f452.h: 3283: };
[; ;pic18f452.h: 3284: struct {
[; ;pic18f452.h: 3285: unsigned :6;
[; ;pic18f452.h: 3286: unsigned TX91 :1;
[; ;pic18f452.h: 3287: };
[; ;pic18f452.h: 3288: struct {
[; ;pic18f452.h: 3289: unsigned TX9D1 :1;
[; ;pic18f452.h: 3290: };
[; ;pic18f452.h: 3291: struct {
[; ;pic18f452.h: 3292: unsigned :5;
[; ;pic18f452.h: 3293: unsigned TXEN1 :1;
[; ;pic18f452.h: 3294: };
[; ;pic18f452.h: 3295: } TXSTAbits_t;
[; ;pic18f452.h: 3296: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 3389: typedef union {
[; ;pic18f452.h: 3390: struct {
[; ;pic18f452.h: 3391: unsigned TX9D :1;
[; ;pic18f452.h: 3392: unsigned TRMT :1;
[; ;pic18f452.h: 3393: unsigned BRGH :1;
[; ;pic18f452.h: 3394: unsigned :1;
[; ;pic18f452.h: 3395: unsigned SYNC :1;
[; ;pic18f452.h: 3396: unsigned TXEN :1;
[; ;pic18f452.h: 3397: unsigned TX9 :1;
[; ;pic18f452.h: 3398: unsigned CSRC :1;
[; ;pic18f452.h: 3399: };
[; ;pic18f452.h: 3400: struct {
[; ;pic18f452.h: 3401: unsigned TXD8 :1;
[; ;pic18f452.h: 3402: unsigned :5;
[; ;pic18f452.h: 3403: unsigned TX8_9 :1;
[; ;pic18f452.h: 3404: };
[; ;pic18f452.h: 3405: struct {
[; ;pic18f452.h: 3406: unsigned :6;
[; ;pic18f452.h: 3407: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3408: };
[; ;pic18f452.h: 3409: struct {
[; ;pic18f452.h: 3410: unsigned :6;
[; ;pic18f452.h: 3411: unsigned nTX8 :1;
[; ;pic18f452.h: 3412: };
[; ;pic18f452.h: 3413: struct {
[; ;pic18f452.h: 3414: unsigned :2;
[; ;pic18f452.h: 3415: unsigned BRGH1 :1;
[; ;pic18f452.h: 3416: };
[; ;pic18f452.h: 3417: struct {
[; ;pic18f452.h: 3418: unsigned :7;
[; ;pic18f452.h: 3419: unsigned CSRC1 :1;
[; ;pic18f452.h: 3420: };
[; ;pic18f452.h: 3421: struct {
[; ;pic18f452.h: 3422: unsigned :4;
[; ;pic18f452.h: 3423: unsigned SYNC1 :1;
[; ;pic18f452.h: 3424: };
[; ;pic18f452.h: 3425: struct {
[; ;pic18f452.h: 3426: unsigned :1;
[; ;pic18f452.h: 3427: unsigned TRMT1 :1;
[; ;pic18f452.h: 3428: };
[; ;pic18f452.h: 3429: struct {
[; ;pic18f452.h: 3430: unsigned :6;
[; ;pic18f452.h: 3431: unsigned TX91 :1;
[; ;pic18f452.h: 3432: };
[; ;pic18f452.h: 3433: struct {
[; ;pic18f452.h: 3434: unsigned TX9D1 :1;
[; ;pic18f452.h: 3435: };
[; ;pic18f452.h: 3436: struct {
[; ;pic18f452.h: 3437: unsigned :5;
[; ;pic18f452.h: 3438: unsigned TXEN1 :1;
[; ;pic18f452.h: 3439: };
[; ;pic18f452.h: 3440: } TXSTA1bits_t;
[; ;pic18f452.h: 3441: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 3535: extern volatile unsigned char TXREG @ 0xFAD;
"3537
[; ;pic18f452.h: 3537: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3540: extern volatile unsigned char TXREG1 @ 0xFAD;
"3542
[; ;pic18f452.h: 3542: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3546: extern volatile unsigned char RCREG @ 0xFAE;
"3548
[; ;pic18f452.h: 3548: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3551: extern volatile unsigned char RCREG1 @ 0xFAE;
"3553
[; ;pic18f452.h: 3553: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3557: extern volatile unsigned char SPBRG @ 0xFAF;
"3559
[; ;pic18f452.h: 3559: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3562: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3564
[; ;pic18f452.h: 3564: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3568: extern volatile unsigned char T3CON @ 0xFB1;
"3570
[; ;pic18f452.h: 3570: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3573: typedef union {
[; ;pic18f452.h: 3574: struct {
[; ;pic18f452.h: 3575: unsigned :2;
[; ;pic18f452.h: 3576: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3577: };
[; ;pic18f452.h: 3578: struct {
[; ;pic18f452.h: 3579: unsigned TMR3ON :1;
[; ;pic18f452.h: 3580: unsigned TMR3CS :1;
[; ;pic18f452.h: 3581: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3582: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3583: unsigned T3CKPS :2;
[; ;pic18f452.h: 3584: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3585: unsigned RD16 :1;
[; ;pic18f452.h: 3586: };
[; ;pic18f452.h: 3587: struct {
[; ;pic18f452.h: 3588: unsigned :2;
[; ;pic18f452.h: 3589: unsigned T3SYNC :1;
[; ;pic18f452.h: 3590: unsigned :1;
[; ;pic18f452.h: 3591: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3592: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3593: };
[; ;pic18f452.h: 3594: struct {
[; ;pic18f452.h: 3595: unsigned :2;
[; ;pic18f452.h: 3596: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3597: };
[; ;pic18f452.h: 3598: struct {
[; ;pic18f452.h: 3599: unsigned :7;
[; ;pic18f452.h: 3600: unsigned RD163 :1;
[; ;pic18f452.h: 3601: };
[; ;pic18f452.h: 3602: struct {
[; ;pic18f452.h: 3603: unsigned :3;
[; ;pic18f452.h: 3604: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3605: };
[; ;pic18f452.h: 3606: struct {
[; ;pic18f452.h: 3607: unsigned :7;
[; ;pic18f452.h: 3608: unsigned T3RD16 :1;
[; ;pic18f452.h: 3609: };
[; ;pic18f452.h: 3610: } T3CONbits_t;
[; ;pic18f452.h: 3611: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f452.h: 3690: extern volatile unsigned short TMR3 @ 0xFB2;
"3692
[; ;pic18f452.h: 3692: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3696: extern volatile unsigned char TMR3L @ 0xFB2;
"3698
[; ;pic18f452.h: 3698: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3702: extern volatile unsigned char TMR3H @ 0xFB3;
"3704
[; ;pic18f452.h: 3704: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3708: extern volatile unsigned char CCP2CON @ 0xFBA;
"3710
[; ;pic18f452.h: 3710: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3713: typedef union {
[; ;pic18f452.h: 3714: struct {
[; ;pic18f452.h: 3715: unsigned CCP2M :4;
[; ;pic18f452.h: 3716: unsigned DC2B :2;
[; ;pic18f452.h: 3717: };
[; ;pic18f452.h: 3718: struct {
[; ;pic18f452.h: 3719: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3720: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3721: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3722: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3723: unsigned DC2B0 :1;
[; ;pic18f452.h: 3724: unsigned DC2B1 :1;
[; ;pic18f452.h: 3725: };
[; ;pic18f452.h: 3726: struct {
[; ;pic18f452.h: 3727: unsigned :4;
[; ;pic18f452.h: 3728: unsigned CCP2Y :1;
[; ;pic18f452.h: 3729: unsigned CCP2X :1;
[; ;pic18f452.h: 3730: };
[; ;pic18f452.h: 3731: struct {
[; ;pic18f452.h: 3732: unsigned :5;
[; ;pic18f452.h: 3733: unsigned DCCPX :1;
[; ;pic18f452.h: 3734: };
[; ;pic18f452.h: 3735: } CCP2CONbits_t;
[; ;pic18f452.h: 3736: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 3795: extern volatile unsigned short CCPR2 @ 0xFBB;
"3797
[; ;pic18f452.h: 3797: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3801: extern volatile unsigned char CCPR2L @ 0xFBB;
"3803
[; ;pic18f452.h: 3803: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3807: extern volatile unsigned char CCPR2H @ 0xFBC;
"3809
[; ;pic18f452.h: 3809: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3813: extern volatile unsigned char CCP1CON @ 0xFBD;
"3815
[; ;pic18f452.h: 3815: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3818: typedef union {
[; ;pic18f452.h: 3819: struct {
[; ;pic18f452.h: 3820: unsigned CCP1M :4;
[; ;pic18f452.h: 3821: unsigned DC1B :2;
[; ;pic18f452.h: 3822: };
[; ;pic18f452.h: 3823: struct {
[; ;pic18f452.h: 3824: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3825: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3826: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3827: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3828: unsigned DC1B0 :1;
[; ;pic18f452.h: 3829: unsigned DC1B1 :1;
[; ;pic18f452.h: 3830: };
[; ;pic18f452.h: 3831: struct {
[; ;pic18f452.h: 3832: unsigned :4;
[; ;pic18f452.h: 3833: unsigned CCP1Y :1;
[; ;pic18f452.h: 3834: unsigned CCP1X :1;
[; ;pic18f452.h: 3835: };
[; ;pic18f452.h: 3836: } CCP1CONbits_t;
[; ;pic18f452.h: 3837: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 3891: extern volatile unsigned short CCPR1 @ 0xFBE;
"3893
[; ;pic18f452.h: 3893: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3897: extern volatile unsigned char CCPR1L @ 0xFBE;
"3899
[; ;pic18f452.h: 3899: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3903: extern volatile unsigned char CCPR1H @ 0xFBF;
"3905
[; ;pic18f452.h: 3905: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3909: extern volatile unsigned char ADCON1 @ 0xFC1;
"3911
[; ;pic18f452.h: 3911: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3914: typedef union {
[; ;pic18f452.h: 3915: struct {
[; ;pic18f452.h: 3916: unsigned PCFG :4;
[; ;pic18f452.h: 3917: unsigned :2;
[; ;pic18f452.h: 3918: unsigned ADCS2 :1;
[; ;pic18f452.h: 3919: unsigned ADFM :1;
[; ;pic18f452.h: 3920: };
[; ;pic18f452.h: 3921: struct {
[; ;pic18f452.h: 3922: unsigned PCFG0 :1;
[; ;pic18f452.h: 3923: unsigned PCFG1 :1;
[; ;pic18f452.h: 3924: unsigned PCFG2 :1;
[; ;pic18f452.h: 3925: unsigned PCFG3 :1;
[; ;pic18f452.h: 3926: };
[; ;pic18f452.h: 3927: struct {
[; ;pic18f452.h: 3928: unsigned :3;
[; ;pic18f452.h: 3929: unsigned CHSN3 :1;
[; ;pic18f452.h: 3930: };
[; ;pic18f452.h: 3931: } ADCON1bits_t;
[; ;pic18f452.h: 3932: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 3976: extern volatile unsigned char ADCON0 @ 0xFC2;
"3978
[; ;pic18f452.h: 3978: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3981: typedef union {
[; ;pic18f452.h: 3982: struct {
[; ;pic18f452.h: 3983: unsigned :2;
[; ;pic18f452.h: 3984: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3985: };
[; ;pic18f452.h: 3986: struct {
[; ;pic18f452.h: 3987: unsigned ADON :1;
[; ;pic18f452.h: 3988: unsigned :1;
[; ;pic18f452.h: 3989: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3990: unsigned CHS :3;
[; ;pic18f452.h: 3991: unsigned ADCS :2;
[; ;pic18f452.h: 3992: };
[; ;pic18f452.h: 3993: struct {
[; ;pic18f452.h: 3994: unsigned :2;
[; ;pic18f452.h: 3995: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3996: };
[; ;pic18f452.h: 3997: struct {
[; ;pic18f452.h: 3998: unsigned :2;
[; ;pic18f452.h: 3999: unsigned GO :1;
[; ;pic18f452.h: 4000: unsigned CHS0 :1;
[; ;pic18f452.h: 4001: unsigned CHS1 :1;
[; ;pic18f452.h: 4002: unsigned CHS2 :1;
[; ;pic18f452.h: 4003: unsigned ADCS0 :1;
[; ;pic18f452.h: 4004: unsigned ADCS1 :1;
[; ;pic18f452.h: 4005: };
[; ;pic18f452.h: 4006: struct {
[; ;pic18f452.h: 4007: unsigned :2;
[; ;pic18f452.h: 4008: unsigned NOT_DONE :1;
[; ;pic18f452.h: 4009: };
[; ;pic18f452.h: 4010: struct {
[; ;pic18f452.h: 4011: unsigned :2;
[; ;pic18f452.h: 4012: unsigned nDONE :1;
[; ;pic18f452.h: 4013: };
[; ;pic18f452.h: 4014: struct {
[; ;pic18f452.h: 4015: unsigned :2;
[; ;pic18f452.h: 4016: unsigned DONE :1;
[; ;pic18f452.h: 4017: };
[; ;pic18f452.h: 4018: struct {
[; ;pic18f452.h: 4019: unsigned :2;
[; ;pic18f452.h: 4020: unsigned GO_DONE :1;
[; ;pic18f452.h: 4021: };
[; ;pic18f452.h: 4022: struct {
[; ;pic18f452.h: 4023: unsigned :7;
[; ;pic18f452.h: 4024: unsigned ADCAL :1;
[; ;pic18f452.h: 4025: };
[; ;pic18f452.h: 4026: struct {
[; ;pic18f452.h: 4027: unsigned :2;
[; ;pic18f452.h: 4028: unsigned GODONE :1;
[; ;pic18f452.h: 4029: };
[; ;pic18f452.h: 4030: } ADCON0bits_t;
[; ;pic18f452.h: 4031: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 4120: extern volatile unsigned short ADRES @ 0xFC3;
"4122
[; ;pic18f452.h: 4122: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 4126: extern volatile unsigned char ADRESL @ 0xFC3;
"4128
[; ;pic18f452.h: 4128: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 4132: extern volatile unsigned char ADRESH @ 0xFC4;
"4134
[; ;pic18f452.h: 4134: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 4138: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4140
[; ;pic18f452.h: 4140: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 4143: typedef union {
[; ;pic18f452.h: 4144: struct {
[; ;pic18f452.h: 4145: unsigned SEN :1;
[; ;pic18f452.h: 4146: unsigned RSEN :1;
[; ;pic18f452.h: 4147: unsigned PEN :1;
[; ;pic18f452.h: 4148: unsigned RCEN :1;
[; ;pic18f452.h: 4149: unsigned ACKEN :1;
[; ;pic18f452.h: 4150: unsigned ACKDT :1;
[; ;pic18f452.h: 4151: unsigned ACKSTAT :1;
[; ;pic18f452.h: 4152: unsigned GCEN :1;
[; ;pic18f452.h: 4153: };
[; ;pic18f452.h: 4154: } SSPCON2bits_t;
[; ;pic18f452.h: 4155: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 4199: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4201
[; ;pic18f452.h: 4201: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 4204: typedef union {
[; ;pic18f452.h: 4205: struct {
[; ;pic18f452.h: 4206: unsigned SSPM :4;
[; ;pic18f452.h: 4207: unsigned CKP :1;
[; ;pic18f452.h: 4208: unsigned SSPEN :1;
[; ;pic18f452.h: 4209: unsigned SSPOV :1;
[; ;pic18f452.h: 4210: unsigned WCOL :1;
[; ;pic18f452.h: 4211: };
[; ;pic18f452.h: 4212: struct {
[; ;pic18f452.h: 4213: unsigned SSPM0 :1;
[; ;pic18f452.h: 4214: unsigned SSPM1 :1;
[; ;pic18f452.h: 4215: unsigned SSPM2 :1;
[; ;pic18f452.h: 4216: unsigned SSPM3 :1;
[; ;pic18f452.h: 4217: };
[; ;pic18f452.h: 4218: } SSPCON1bits_t;
[; ;pic18f452.h: 4219: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 4268: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4270
[; ;pic18f452.h: 4270: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 4273: typedef union {
[; ;pic18f452.h: 4274: struct {
[; ;pic18f452.h: 4275: unsigned :2;
[; ;pic18f452.h: 4276: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4277: };
[; ;pic18f452.h: 4278: struct {
[; ;pic18f452.h: 4279: unsigned :5;
[; ;pic18f452.h: 4280: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4281: };
[; ;pic18f452.h: 4282: struct {
[; ;pic18f452.h: 4283: unsigned BF :1;
[; ;pic18f452.h: 4284: unsigned UA :1;
[; ;pic18f452.h: 4285: unsigned R_nW :1;
[; ;pic18f452.h: 4286: unsigned S :1;
[; ;pic18f452.h: 4287: unsigned P :1;
[; ;pic18f452.h: 4288: unsigned D_nA :1;
[; ;pic18f452.h: 4289: unsigned CKE :1;
[; ;pic18f452.h: 4290: unsigned SMP :1;
[; ;pic18f452.h: 4291: };
[; ;pic18f452.h: 4292: struct {
[; ;pic18f452.h: 4293: unsigned :2;
[; ;pic18f452.h: 4294: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4295: };
[; ;pic18f452.h: 4296: struct {
[; ;pic18f452.h: 4297: unsigned :5;
[; ;pic18f452.h: 4298: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4299: };
[; ;pic18f452.h: 4300: struct {
[; ;pic18f452.h: 4301: unsigned :2;
[; ;pic18f452.h: 4302: unsigned I2C_READ :1;
[; ;pic18f452.h: 4303: unsigned I2C_START :1;
[; ;pic18f452.h: 4304: unsigned I2C_STOP :1;
[; ;pic18f452.h: 4305: unsigned I2C_DATA :1;
[; ;pic18f452.h: 4306: };
[; ;pic18f452.h: 4307: struct {
[; ;pic18f452.h: 4308: unsigned :2;
[; ;pic18f452.h: 4309: unsigned R :1;
[; ;pic18f452.h: 4310: unsigned :2;
[; ;pic18f452.h: 4311: unsigned D :1;
[; ;pic18f452.h: 4312: };
[; ;pic18f452.h: 4313: struct {
[; ;pic18f452.h: 4314: unsigned :2;
[; ;pic18f452.h: 4315: unsigned READ_WRITE :1;
[; ;pic18f452.h: 4316: unsigned :2;
[; ;pic18f452.h: 4317: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 4318: };
[; ;pic18f452.h: 4319: struct {
[; ;pic18f452.h: 4320: unsigned :2;
[; ;pic18f452.h: 4321: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 4322: };
[; ;pic18f452.h: 4323: struct {
[; ;pic18f452.h: 4324: unsigned :5;
[; ;pic18f452.h: 4325: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 4326: };
[; ;pic18f452.h: 4327: struct {
[; ;pic18f452.h: 4328: unsigned :2;
[; ;pic18f452.h: 4329: unsigned nWRITE :1;
[; ;pic18f452.h: 4330: unsigned :2;
[; ;pic18f452.h: 4331: unsigned nADDRESS :1;
[; ;pic18f452.h: 4332: };
[; ;pic18f452.h: 4333: struct {
[; ;pic18f452.h: 4334: unsigned :2;
[; ;pic18f452.h: 4335: unsigned nW :1;
[; ;pic18f452.h: 4336: unsigned :2;
[; ;pic18f452.h: 4337: unsigned nA :1;
[; ;pic18f452.h: 4338: };
[; ;pic18f452.h: 4339: struct {
[; ;pic18f452.h: 4340: unsigned :2;
[; ;pic18f452.h: 4341: unsigned R_W :1;
[; ;pic18f452.h: 4342: unsigned :2;
[; ;pic18f452.h: 4343: unsigned D_A :1;
[; ;pic18f452.h: 4344: };
[; ;pic18f452.h: 4345: struct {
[; ;pic18f452.h: 4346: unsigned :5;
[; ;pic18f452.h: 4347: unsigned I2C_DAT :1;
[; ;pic18f452.h: 4348: };
[; ;pic18f452.h: 4349: struct {
[; ;pic18f452.h: 4350: unsigned :5;
[; ;pic18f452.h: 4351: unsigned DA :1;
[; ;pic18f452.h: 4352: };
[; ;pic18f452.h: 4353: struct {
[; ;pic18f452.h: 4354: unsigned :2;
[; ;pic18f452.h: 4355: unsigned RW :1;
[; ;pic18f452.h: 4356: };
[; ;pic18f452.h: 4357: struct {
[; ;pic18f452.h: 4358: unsigned :3;
[; ;pic18f452.h: 4359: unsigned START :1;
[; ;pic18f452.h: 4360: };
[; ;pic18f452.h: 4361: struct {
[; ;pic18f452.h: 4362: unsigned :4;
[; ;pic18f452.h: 4363: unsigned STOP :1;
[; ;pic18f452.h: 4364: };
[; ;pic18f452.h: 4365: struct {
[; ;pic18f452.h: 4366: unsigned :2;
[; ;pic18f452.h: 4367: unsigned NOT_W :1;
[; ;pic18f452.h: 4368: };
[; ;pic18f452.h: 4369: struct {
[; ;pic18f452.h: 4370: unsigned :5;
[; ;pic18f452.h: 4371: unsigned NOT_A :1;
[; ;pic18f452.h: 4372: };
[; ;pic18f452.h: 4373: } SSPSTATbits_t;
[; ;pic18f452.h: 4374: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 4543: extern volatile unsigned char SSPADD @ 0xFC8;
"4545
[; ;pic18f452.h: 4545: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4549: extern volatile unsigned char SSPBUF @ 0xFC9;
"4551
[; ;pic18f452.h: 4551: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4555: extern volatile unsigned char T2CON @ 0xFCA;
"4557
[; ;pic18f452.h: 4557: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4560: typedef union {
[; ;pic18f452.h: 4561: struct {
[; ;pic18f452.h: 4562: unsigned T2CKPS :2;
[; ;pic18f452.h: 4563: unsigned TMR2ON :1;
[; ;pic18f452.h: 4564: unsigned TOUTPS :4;
[; ;pic18f452.h: 4565: };
[; ;pic18f452.h: 4566: struct {
[; ;pic18f452.h: 4567: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4568: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4569: unsigned :1;
[; ;pic18f452.h: 4570: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4571: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4572: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4573: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4574: };
[; ;pic18f452.h: 4575: } T2CONbits_t;
[; ;pic18f452.h: 4576: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f452.h: 4625: extern volatile unsigned char PR2 @ 0xFCB;
"4627
[; ;pic18f452.h: 4627: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4630: extern volatile unsigned char MEMCON @ 0xFCB;
"4632
[; ;pic18f452.h: 4632: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4635: typedef union {
[; ;pic18f452.h: 4636: struct {
[; ;pic18f452.h: 4637: unsigned :7;
[; ;pic18f452.h: 4638: unsigned EBDIS :1;
[; ;pic18f452.h: 4639: };
[; ;pic18f452.h: 4640: struct {
[; ;pic18f452.h: 4641: unsigned :4;
[; ;pic18f452.h: 4642: unsigned WAIT0 :1;
[; ;pic18f452.h: 4643: };
[; ;pic18f452.h: 4644: struct {
[; ;pic18f452.h: 4645: unsigned :5;
[; ;pic18f452.h: 4646: unsigned WAIT1 :1;
[; ;pic18f452.h: 4647: };
[; ;pic18f452.h: 4648: struct {
[; ;pic18f452.h: 4649: unsigned WM0 :1;
[; ;pic18f452.h: 4650: };
[; ;pic18f452.h: 4651: struct {
[; ;pic18f452.h: 4652: unsigned :1;
[; ;pic18f452.h: 4653: unsigned WM1 :1;
[; ;pic18f452.h: 4654: };
[; ;pic18f452.h: 4655: } PR2bits_t;
[; ;pic18f452.h: 4656: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f452.h: 4684: typedef union {
[; ;pic18f452.h: 4685: struct {
[; ;pic18f452.h: 4686: unsigned :7;
[; ;pic18f452.h: 4687: unsigned EBDIS :1;
[; ;pic18f452.h: 4688: };
[; ;pic18f452.h: 4689: struct {
[; ;pic18f452.h: 4690: unsigned :4;
[; ;pic18f452.h: 4691: unsigned WAIT0 :1;
[; ;pic18f452.h: 4692: };
[; ;pic18f452.h: 4693: struct {
[; ;pic18f452.h: 4694: unsigned :5;
[; ;pic18f452.h: 4695: unsigned WAIT1 :1;
[; ;pic18f452.h: 4696: };
[; ;pic18f452.h: 4697: struct {
[; ;pic18f452.h: 4698: unsigned WM0 :1;
[; ;pic18f452.h: 4699: };
[; ;pic18f452.h: 4700: struct {
[; ;pic18f452.h: 4701: unsigned :1;
[; ;pic18f452.h: 4702: unsigned WM1 :1;
[; ;pic18f452.h: 4703: };
[; ;pic18f452.h: 4704: } MEMCONbits_t;
[; ;pic18f452.h: 4705: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f452.h: 4734: extern volatile unsigned char TMR2 @ 0xFCC;
"4736
[; ;pic18f452.h: 4736: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4740: extern volatile unsigned char T1CON @ 0xFCD;
"4742
[; ;pic18f452.h: 4742: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4745: typedef union {
[; ;pic18f452.h: 4746: struct {
[; ;pic18f452.h: 4747: unsigned :2;
[; ;pic18f452.h: 4748: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4749: };
[; ;pic18f452.h: 4750: struct {
[; ;pic18f452.h: 4751: unsigned TMR1ON :1;
[; ;pic18f452.h: 4752: unsigned TMR1CS :1;
[; ;pic18f452.h: 4753: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4754: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4755: unsigned T1CKPS :2;
[; ;pic18f452.h: 4756: unsigned :1;
[; ;pic18f452.h: 4757: unsigned RD16 :1;
[; ;pic18f452.h: 4758: };
[; ;pic18f452.h: 4759: struct {
[; ;pic18f452.h: 4760: unsigned :2;
[; ;pic18f452.h: 4761: unsigned T1SYNC :1;
[; ;pic18f452.h: 4762: unsigned :1;
[; ;pic18f452.h: 4763: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4764: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4765: };
[; ;pic18f452.h: 4766: struct {
[; ;pic18f452.h: 4767: unsigned :2;
[; ;pic18f452.h: 4768: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4769: };
[; ;pic18f452.h: 4770: struct {
[; ;pic18f452.h: 4771: unsigned :3;
[; ;pic18f452.h: 4772: unsigned SOSCEN :1;
[; ;pic18f452.h: 4773: };
[; ;pic18f452.h: 4774: struct {
[; ;pic18f452.h: 4775: unsigned :7;
[; ;pic18f452.h: 4776: unsigned T1RD16 :1;
[; ;pic18f452.h: 4777: };
[; ;pic18f452.h: 4778: } T1CONbits_t;
[; ;pic18f452.h: 4779: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f452.h: 4848: extern volatile unsigned short TMR1 @ 0xFCE;
"4850
[; ;pic18f452.h: 4850: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4854: extern volatile unsigned char TMR1L @ 0xFCE;
"4856
[; ;pic18f452.h: 4856: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4860: extern volatile unsigned char TMR1H @ 0xFCF;
"4862
[; ;pic18f452.h: 4862: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4866: extern volatile unsigned char RCON @ 0xFD0;
"4868
[; ;pic18f452.h: 4868: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4871: typedef union {
[; ;pic18f452.h: 4872: struct {
[; ;pic18f452.h: 4873: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4874: };
[; ;pic18f452.h: 4875: struct {
[; ;pic18f452.h: 4876: unsigned :1;
[; ;pic18f452.h: 4877: unsigned NOT_POR :1;
[; ;pic18f452.h: 4878: };
[; ;pic18f452.h: 4879: struct {
[; ;pic18f452.h: 4880: unsigned :2;
[; ;pic18f452.h: 4881: unsigned NOT_PD :1;
[; ;pic18f452.h: 4882: };
[; ;pic18f452.h: 4883: struct {
[; ;pic18f452.h: 4884: unsigned :3;
[; ;pic18f452.h: 4885: unsigned NOT_TO :1;
[; ;pic18f452.h: 4886: };
[; ;pic18f452.h: 4887: struct {
[; ;pic18f452.h: 4888: unsigned :4;
[; ;pic18f452.h: 4889: unsigned NOT_RI :1;
[; ;pic18f452.h: 4890: };
[; ;pic18f452.h: 4891: struct {
[; ;pic18f452.h: 4892: unsigned nBOR :1;
[; ;pic18f452.h: 4893: unsigned nPOR :1;
[; ;pic18f452.h: 4894: unsigned nPD :1;
[; ;pic18f452.h: 4895: unsigned nTO :1;
[; ;pic18f452.h: 4896: unsigned nRI :1;
[; ;pic18f452.h: 4897: unsigned :2;
[; ;pic18f452.h: 4898: unsigned IPEN :1;
[; ;pic18f452.h: 4899: };
[; ;pic18f452.h: 4900: struct {
[; ;pic18f452.h: 4901: unsigned :7;
[; ;pic18f452.h: 4902: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4903: };
[; ;pic18f452.h: 4904: struct {
[; ;pic18f452.h: 4905: unsigned BOR :1;
[; ;pic18f452.h: 4906: unsigned POR :1;
[; ;pic18f452.h: 4907: unsigned PD :1;
[; ;pic18f452.h: 4908: unsigned TO :1;
[; ;pic18f452.h: 4909: unsigned RI :1;
[; ;pic18f452.h: 4910: unsigned :2;
[; ;pic18f452.h: 4911: unsigned nIPEN :1;
[; ;pic18f452.h: 4912: };
[; ;pic18f452.h: 4913: } RCONbits_t;
[; ;pic18f452.h: 4914: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f452.h: 5008: extern volatile unsigned char WDTCON @ 0xFD1;
"5010
[; ;pic18f452.h: 5010: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 5013: typedef union {
[; ;pic18f452.h: 5014: struct {
[; ;pic18f452.h: 5015: unsigned SWDTEN :1;
[; ;pic18f452.h: 5016: };
[; ;pic18f452.h: 5017: struct {
[; ;pic18f452.h: 5018: unsigned SWDTE :1;
[; ;pic18f452.h: 5019: };
[; ;pic18f452.h: 5020: } WDTCONbits_t;
[; ;pic18f452.h: 5021: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 5035: extern volatile unsigned char LVDCON @ 0xFD2;
"5037
[; ;pic18f452.h: 5037: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 5040: typedef union {
[; ;pic18f452.h: 5041: struct {
[; ;pic18f452.h: 5042: unsigned LVDL :4;
[; ;pic18f452.h: 5043: unsigned LVDEN :1;
[; ;pic18f452.h: 5044: unsigned IRVST :1;
[; ;pic18f452.h: 5045: };
[; ;pic18f452.h: 5046: struct {
[; ;pic18f452.h: 5047: unsigned LVDL0 :1;
[; ;pic18f452.h: 5048: unsigned LVDL1 :1;
[; ;pic18f452.h: 5049: unsigned LVDL2 :1;
[; ;pic18f452.h: 5050: unsigned LVDL3 :1;
[; ;pic18f452.h: 5051: };
[; ;pic18f452.h: 5052: } LVDCONbits_t;
[; ;pic18f452.h: 5053: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 5092: extern volatile unsigned char OSCCON @ 0xFD3;
"5094
[; ;pic18f452.h: 5094: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 5097: typedef union {
[; ;pic18f452.h: 5098: struct {
[; ;pic18f452.h: 5099: unsigned SCS :1;
[; ;pic18f452.h: 5100: };
[; ;pic18f452.h: 5101: } OSCCONbits_t;
[; ;pic18f452.h: 5102: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 5111: extern volatile unsigned char T0CON @ 0xFD5;
"5113
[; ;pic18f452.h: 5113: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 5116: typedef union {
[; ;pic18f452.h: 5117: struct {
[; ;pic18f452.h: 5118: unsigned T0PS :3;
[; ;pic18f452.h: 5119: unsigned PSA :1;
[; ;pic18f452.h: 5120: unsigned T0SE :1;
[; ;pic18f452.h: 5121: unsigned T0CS :1;
[; ;pic18f452.h: 5122: unsigned T08BIT :1;
[; ;pic18f452.h: 5123: unsigned TMR0ON :1;
[; ;pic18f452.h: 5124: };
[; ;pic18f452.h: 5125: struct {
[; ;pic18f452.h: 5126: unsigned T0PS0 :1;
[; ;pic18f452.h: 5127: unsigned T0PS1 :1;
[; ;pic18f452.h: 5128: unsigned T0PS2 :1;
[; ;pic18f452.h: 5129: };
[; ;pic18f452.h: 5130: } T0CONbits_t;
[; ;pic18f452.h: 5131: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f452.h: 5180: extern volatile unsigned short TMR0 @ 0xFD6;
"5182
[; ;pic18f452.h: 5182: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 5186: extern volatile unsigned char TMR0L @ 0xFD6;
"5188
[; ;pic18f452.h: 5188: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 5192: extern volatile unsigned char TMR0H @ 0xFD7;
"5194
[; ;pic18f452.h: 5194: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 5198: extern volatile unsigned char STATUS @ 0xFD8;
"5200
[; ;pic18f452.h: 5200: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 5203: typedef union {
[; ;pic18f452.h: 5204: struct {
[; ;pic18f452.h: 5205: unsigned C :1;
[; ;pic18f452.h: 5206: unsigned DC :1;
[; ;pic18f452.h: 5207: unsigned Z :1;
[; ;pic18f452.h: 5208: unsigned OV :1;
[; ;pic18f452.h: 5209: unsigned N :1;
[; ;pic18f452.h: 5210: };
[; ;pic18f452.h: 5211: struct {
[; ;pic18f452.h: 5212: unsigned CARRY :1;
[; ;pic18f452.h: 5213: };
[; ;pic18f452.h: 5214: struct {
[; ;pic18f452.h: 5215: unsigned :4;
[; ;pic18f452.h: 5216: unsigned NEGATIVE :1;
[; ;pic18f452.h: 5217: };
[; ;pic18f452.h: 5218: struct {
[; ;pic18f452.h: 5219: unsigned :3;
[; ;pic18f452.h: 5220: unsigned OVERFLOW :1;
[; ;pic18f452.h: 5221: };
[; ;pic18f452.h: 5222: struct {
[; ;pic18f452.h: 5223: unsigned :2;
[; ;pic18f452.h: 5224: unsigned ZERO :1;
[; ;pic18f452.h: 5225: };
[; ;pic18f452.h: 5226: } STATUSbits_t;
[; ;pic18f452.h: 5227: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f452.h: 5276: extern volatile unsigned short FSR2 @ 0xFD9;
"5278
[; ;pic18f452.h: 5278: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 5282: extern volatile unsigned char FSR2L @ 0xFD9;
"5284
[; ;pic18f452.h: 5284: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 5288: extern volatile unsigned char FSR2H @ 0xFDA;
"5290
[; ;pic18f452.h: 5290: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 5294: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5296
[; ;pic18f452.h: 5296: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 5300: extern volatile unsigned char PREINC2 @ 0xFDC;
"5302
[; ;pic18f452.h: 5302: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 5306: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5308
[; ;pic18f452.h: 5308: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 5312: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5314
[; ;pic18f452.h: 5314: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 5318: extern volatile unsigned char INDF2 @ 0xFDF;
"5320
[; ;pic18f452.h: 5320: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 5324: extern volatile unsigned char BSR @ 0xFE0;
"5326
[; ;pic18f452.h: 5326: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 5330: extern volatile unsigned short FSR1 @ 0xFE1;
"5332
[; ;pic18f452.h: 5332: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 5336: extern volatile unsigned char FSR1L @ 0xFE1;
"5338
[; ;pic18f452.h: 5338: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 5342: extern volatile unsigned char FSR1H @ 0xFE2;
"5344
[; ;pic18f452.h: 5344: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 5348: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5350
[; ;pic18f452.h: 5350: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 5354: extern volatile unsigned char PREINC1 @ 0xFE4;
"5356
[; ;pic18f452.h: 5356: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 5360: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5362
[; ;pic18f452.h: 5362: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 5366: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5368
[; ;pic18f452.h: 5368: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 5372: extern volatile unsigned char INDF1 @ 0xFE7;
"5374
[; ;pic18f452.h: 5374: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 5378: extern volatile unsigned char WREG @ 0xFE8;
"5380
[; ;pic18f452.h: 5380: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 5389: extern volatile unsigned short FSR0 @ 0xFE9;
"5391
[; ;pic18f452.h: 5391: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 5395: extern volatile unsigned char FSR0L @ 0xFE9;
"5397
[; ;pic18f452.h: 5397: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5401: extern volatile unsigned char FSR0H @ 0xFEA;
"5403
[; ;pic18f452.h: 5403: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5407: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5409
[; ;pic18f452.h: 5409: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5413: extern volatile unsigned char PREINC0 @ 0xFEC;
"5415
[; ;pic18f452.h: 5415: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5419: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5421
[; ;pic18f452.h: 5421: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5425: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5427
[; ;pic18f452.h: 5427: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5431: extern volatile unsigned char INDF0 @ 0xFEF;
"5433
[; ;pic18f452.h: 5433: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5437: extern volatile unsigned char INTCON3 @ 0xFF0;
"5439
[; ;pic18f452.h: 5439: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5442: typedef union {
[; ;pic18f452.h: 5443: struct {
[; ;pic18f452.h: 5444: unsigned INT1IF :1;
[; ;pic18f452.h: 5445: unsigned INT2IF :1;
[; ;pic18f452.h: 5446: unsigned :1;
[; ;pic18f452.h: 5447: unsigned INT1IE :1;
[; ;pic18f452.h: 5448: unsigned INT2IE :1;
[; ;pic18f452.h: 5449: unsigned :1;
[; ;pic18f452.h: 5450: unsigned INT1IP :1;
[; ;pic18f452.h: 5451: unsigned INT2IP :1;
[; ;pic18f452.h: 5452: };
[; ;pic18f452.h: 5453: struct {
[; ;pic18f452.h: 5454: unsigned INT1F :1;
[; ;pic18f452.h: 5455: unsigned INT2F :1;
[; ;pic18f452.h: 5456: unsigned :1;
[; ;pic18f452.h: 5457: unsigned INT1E :1;
[; ;pic18f452.h: 5458: unsigned INT2E :1;
[; ;pic18f452.h: 5459: unsigned :1;
[; ;pic18f452.h: 5460: unsigned INT1P :1;
[; ;pic18f452.h: 5461: unsigned INT2P :1;
[; ;pic18f452.h: 5462: };
[; ;pic18f452.h: 5463: } INTCON3bits_t;
[; ;pic18f452.h: 5464: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 5528: extern volatile unsigned char INTCON2 @ 0xFF1;
"5530
[; ;pic18f452.h: 5530: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5533: typedef union {
[; ;pic18f452.h: 5534: struct {
[; ;pic18f452.h: 5535: unsigned :7;
[; ;pic18f452.h: 5536: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5537: };
[; ;pic18f452.h: 5538: struct {
[; ;pic18f452.h: 5539: unsigned RBIP :1;
[; ;pic18f452.h: 5540: unsigned :1;
[; ;pic18f452.h: 5541: unsigned TMR0IP :1;
[; ;pic18f452.h: 5542: unsigned :1;
[; ;pic18f452.h: 5543: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5544: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5545: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5546: unsigned nRBPU :1;
[; ;pic18f452.h: 5547: };
[; ;pic18f452.h: 5548: struct {
[; ;pic18f452.h: 5549: unsigned :2;
[; ;pic18f452.h: 5550: unsigned T0IP :1;
[; ;pic18f452.h: 5551: unsigned :4;
[; ;pic18f452.h: 5552: unsigned RBPU :1;
[; ;pic18f452.h: 5553: };
[; ;pic18f452.h: 5554: } INTCON2bits_t;
[; ;pic18f452.h: 5555: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 5604: extern volatile unsigned char INTCON @ 0xFF2;
"5606
[; ;pic18f452.h: 5606: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5609: extern volatile unsigned char INTCON1 @ 0xFF2;
"5611
[; ;pic18f452.h: 5611: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5614: typedef union {
[; ;pic18f452.h: 5615: struct {
[; ;pic18f452.h: 5616: unsigned RBIF :1;
[; ;pic18f452.h: 5617: unsigned INT0IF :1;
[; ;pic18f452.h: 5618: unsigned TMR0IF :1;
[; ;pic18f452.h: 5619: unsigned RBIE :1;
[; ;pic18f452.h: 5620: unsigned INT0IE :1;
[; ;pic18f452.h: 5621: unsigned TMR0IE :1;
[; ;pic18f452.h: 5622: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5623: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5624: };
[; ;pic18f452.h: 5625: struct {
[; ;pic18f452.h: 5626: unsigned RBIF :1;
[; ;pic18f452.h: 5627: unsigned INT0IF :1;
[; ;pic18f452.h: 5628: unsigned TMR0IF :1;
[; ;pic18f452.h: 5629: unsigned RBIE :1;
[; ;pic18f452.h: 5630: unsigned INT0IE :1;
[; ;pic18f452.h: 5631: unsigned TMR0IE :1;
[; ;pic18f452.h: 5632: unsigned PEIE :1;
[; ;pic18f452.h: 5633: unsigned GIE :1;
[; ;pic18f452.h: 5634: };
[; ;pic18f452.h: 5635: struct {
[; ;pic18f452.h: 5636: unsigned RBIF :1;
[; ;pic18f452.h: 5637: unsigned INT0IF :1;
[; ;pic18f452.h: 5638: unsigned TMR0IF :1;
[; ;pic18f452.h: 5639: unsigned RBIE :1;
[; ;pic18f452.h: 5640: unsigned INT0IE :1;
[; ;pic18f452.h: 5641: unsigned TMR0IE :1;
[; ;pic18f452.h: 5642: unsigned GIEL :1;
[; ;pic18f452.h: 5643: unsigned GIEH :1;
[; ;pic18f452.h: 5644: };
[; ;pic18f452.h: 5645: struct {
[; ;pic18f452.h: 5646: unsigned :1;
[; ;pic18f452.h: 5647: unsigned INT0F :1;
[; ;pic18f452.h: 5648: unsigned T0IF :1;
[; ;pic18f452.h: 5649: unsigned :1;
[; ;pic18f452.h: 5650: unsigned INT0E :1;
[; ;pic18f452.h: 5651: unsigned T0IE :1;
[; ;pic18f452.h: 5652: unsigned PEIE :1;
[; ;pic18f452.h: 5653: unsigned GIE :1;
[; ;pic18f452.h: 5654: };
[; ;pic18f452.h: 5655: struct {
[; ;pic18f452.h: 5656: unsigned :6;
[; ;pic18f452.h: 5657: unsigned GIEL :1;
[; ;pic18f452.h: 5658: unsigned GIEH :1;
[; ;pic18f452.h: 5659: };
[; ;pic18f452.h: 5660: } INTCONbits_t;
[; ;pic18f452.h: 5661: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f452.h: 5744: typedef union {
[; ;pic18f452.h: 5745: struct {
[; ;pic18f452.h: 5746: unsigned RBIF :1;
[; ;pic18f452.h: 5747: unsigned INT0IF :1;
[; ;pic18f452.h: 5748: unsigned TMR0IF :1;
[; ;pic18f452.h: 5749: unsigned RBIE :1;
[; ;pic18f452.h: 5750: unsigned INT0IE :1;
[; ;pic18f452.h: 5751: unsigned TMR0IE :1;
[; ;pic18f452.h: 5752: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5753: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5754: };
[; ;pic18f452.h: 5755: struct {
[; ;pic18f452.h: 5756: unsigned RBIF :1;
[; ;pic18f452.h: 5757: unsigned INT0IF :1;
[; ;pic18f452.h: 5758: unsigned TMR0IF :1;
[; ;pic18f452.h: 5759: unsigned RBIE :1;
[; ;pic18f452.h: 5760: unsigned INT0IE :1;
[; ;pic18f452.h: 5761: unsigned TMR0IE :1;
[; ;pic18f452.h: 5762: unsigned PEIE :1;
[; ;pic18f452.h: 5763: unsigned GIE :1;
[; ;pic18f452.h: 5764: };
[; ;pic18f452.h: 5765: struct {
[; ;pic18f452.h: 5766: unsigned RBIF :1;
[; ;pic18f452.h: 5767: unsigned INT0IF :1;
[; ;pic18f452.h: 5768: unsigned TMR0IF :1;
[; ;pic18f452.h: 5769: unsigned RBIE :1;
[; ;pic18f452.h: 5770: unsigned INT0IE :1;
[; ;pic18f452.h: 5771: unsigned TMR0IE :1;
[; ;pic18f452.h: 5772: unsigned GIEL :1;
[; ;pic18f452.h: 5773: unsigned GIEH :1;
[; ;pic18f452.h: 5774: };
[; ;pic18f452.h: 5775: struct {
[; ;pic18f452.h: 5776: unsigned :1;
[; ;pic18f452.h: 5777: unsigned INT0F :1;
[; ;pic18f452.h: 5778: unsigned T0IF :1;
[; ;pic18f452.h: 5779: unsigned :1;
[; ;pic18f452.h: 5780: unsigned INT0E :1;
[; ;pic18f452.h: 5781: unsigned T0IE :1;
[; ;pic18f452.h: 5782: unsigned PEIE :1;
[; ;pic18f452.h: 5783: unsigned GIE :1;
[; ;pic18f452.h: 5784: };
[; ;pic18f452.h: 5785: struct {
[; ;pic18f452.h: 5786: unsigned :6;
[; ;pic18f452.h: 5787: unsigned GIEL :1;
[; ;pic18f452.h: 5788: unsigned GIEH :1;
[; ;pic18f452.h: 5789: };
[; ;pic18f452.h: 5790: } INTCON1bits_t;
[; ;pic18f452.h: 5791: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 5875: extern volatile unsigned short PROD @ 0xFF3;
"5877
[; ;pic18f452.h: 5877: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5881: extern volatile unsigned char PRODL @ 0xFF3;
"5883
[; ;pic18f452.h: 5883: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5887: extern volatile unsigned char PRODH @ 0xFF4;
"5889
[; ;pic18f452.h: 5889: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5893: extern volatile unsigned char TABLAT @ 0xFF5;
"5895
[; ;pic18f452.h: 5895: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5900: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5903
[; ;pic18f452.h: 5903: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5907: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5909
[; ;pic18f452.h: 5909: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5913: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5915
[; ;pic18f452.h: 5915: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5919: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5921
[; ;pic18f452.h: 5921: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5926: extern volatile unsigned short long PCLAT @ 0xFF9;
"5929
[; ;pic18f452.h: 5929: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5933: extern volatile unsigned short long PC @ 0xFF9;
"5936
[; ;pic18f452.h: 5936: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5940: extern volatile unsigned char PCL @ 0xFF9;
"5942
[; ;pic18f452.h: 5942: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5946: extern volatile unsigned char PCLATH @ 0xFFA;
"5948
[; ;pic18f452.h: 5948: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5952: extern volatile unsigned char PCLATU @ 0xFFB;
"5954
[; ;pic18f452.h: 5954: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5958: extern volatile unsigned char STKPTR @ 0xFFC;
"5960
[; ;pic18f452.h: 5960: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5963: typedef union {
[; ;pic18f452.h: 5964: struct {
[; ;pic18f452.h: 5965: unsigned STKPTR :5;
[; ;pic18f452.h: 5966: unsigned :1;
[; ;pic18f452.h: 5967: unsigned STKUNF :1;
[; ;pic18f452.h: 5968: unsigned STKFUL :1;
[; ;pic18f452.h: 5969: };
[; ;pic18f452.h: 5970: struct {
[; ;pic18f452.h: 5971: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5972: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5973: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5974: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5975: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5976: unsigned :2;
[; ;pic18f452.h: 5977: unsigned STKOVF :1;
[; ;pic18f452.h: 5978: };
[; ;pic18f452.h: 5979: struct {
[; ;pic18f452.h: 5980: unsigned SP0 :1;
[; ;pic18f452.h: 5981: unsigned SP1 :1;
[; ;pic18f452.h: 5982: unsigned SP2 :1;
[; ;pic18f452.h: 5983: unsigned SP3 :1;
[; ;pic18f452.h: 5984: unsigned SP4 :1;
[; ;pic18f452.h: 5985: };
[; ;pic18f452.h: 5986: } STKPTRbits_t;
[; ;pic18f452.h: 5987: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 6062: extern volatile unsigned short long TOS @ 0xFFD;
"6065
[; ;pic18f452.h: 6065: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 6069: extern volatile unsigned char TOSL @ 0xFFD;
"6071
[; ;pic18f452.h: 6071: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 6075: extern volatile unsigned char TOSH @ 0xFFE;
"6077
[; ;pic18f452.h: 6077: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 6081: extern volatile unsigned char TOSU @ 0xFFF;
"6083
[; ;pic18f452.h: 6083: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 6093: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 6095: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 6097: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 6099: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 6101: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 6103: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 6105: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 6107: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 6109: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 6111: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 6113: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 6115: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 6117: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 6119: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6121: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6123: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6125: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6127: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6129: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6131: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6133: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6135: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 6137: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 6139: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 6141: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 6143: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6145: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6147: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6149: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 6151: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6153: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6155: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 6157: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 6159: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 6161: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 6163: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 6165: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 6167: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 6169: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6171: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6173: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6175: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6177: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 6179: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 6181: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 6183: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 6185: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 6187: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 6189: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 6191: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6193: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6195: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6197: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6199: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6201: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6203: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6205: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6207: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 6209: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 6211: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 6213: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6215: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6217: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 6219: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 6221: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6223: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 6225: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6227: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6229: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6231: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6233: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6235: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 6237: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6239: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6241: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6243: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6245: extern volatile __bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6247: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6249: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6251: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6253: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6255: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6257: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f452.h: 6259: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6261: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 6263: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 6265: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 6267: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 6269: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 6271: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 6273: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 6275: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6277: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6279: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6281: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6283: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6285: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6287: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6289: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6291: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6293: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6295: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6297: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6299: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6301: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6303: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 6305: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 6307: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6309: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6311: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6313: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6315: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6317: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6319: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6321: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6323: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6325: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6327: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6329: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6331: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6333: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6335: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6337: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6339: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6341: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6343: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6345: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 6347: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 6349: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 6351: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6353: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 6355: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6357: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6359: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6361: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6363: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6365: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6367: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6369: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6371: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6373: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6375: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6377: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6379: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6381: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6383: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6385: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6387: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6389: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6391: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6393: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6395: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6397: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6399: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6401: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6403: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6405: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6407: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6409: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6411: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6413: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6415: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6417: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6419: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6421: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6423: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6425: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6427: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6429: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6431: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6433: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6435: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6437: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6439: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6441: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6443: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6445: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6447: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6449: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6451: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6453: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6455: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6457: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6459: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6461: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6463: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6465: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6467: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6469: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6471: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6473: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6475: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6477: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6479: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6481: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6483: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6485: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6487: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6489: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6491: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6493: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6495: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f452.h: 6497: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f452.h: 6499: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f452.h: 6501: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f452.h: 6503: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f452.h: 6505: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 6507: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 6509: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 6511: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6513: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 6515: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 6517: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 6519: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 6521: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 6523: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 6525: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6527: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6529: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6531: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6533: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6535: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6537: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6539: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6541: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6543: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6545: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6547: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6549: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6551: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6553: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6555: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6557: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 6559: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 6561: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6563: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6565: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6567: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6569: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6571: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6573: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6575: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6577: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6579: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6581: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6583: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6585: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 6587: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 6589: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 6591: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6593: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6595: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6597: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6599: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6601: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 6603: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6605: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6607: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6609: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6611: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 6613: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6615: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6617: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6619: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6621: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6623: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6625: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6627: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6629: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 6631: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 6633: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 6635: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 6637: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6639: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6641: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6643: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6645: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6647: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6649: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6651: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6653: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6655: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6657: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6659: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6661: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 6663: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6665: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6667: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6669: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 6671: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 6673: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 6675: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6677: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6679: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6681: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6683: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6685: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6687: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6689: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6691: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6693: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6695: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6697: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6699: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6701: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6703: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6705: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 6707: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6709: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6711: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6713: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 6715: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6717: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6719: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6721: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6723: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6725: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6727: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6729: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6731: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6733: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6735: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6737: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6739: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6741: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6743: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6745: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6747: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6749: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6751: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6753: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6755: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6757: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6759: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 6761: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6763: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6765: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6767: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6769: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6771: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6773: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6775: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6777: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6779: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 6781: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6783: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6785: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6787: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 6789: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 6791: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6793: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6795: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6797: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6799: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6801: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6803: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6805: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 6807: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6809: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6811: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6813: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6815: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 6817: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 6819: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 6821: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 6823: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 6825: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 6827: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 6829: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 6831: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 6833: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6835: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6837: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6839: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6841: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6843: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6845: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6847: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6849: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 6851: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6853: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6855: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6857: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6859: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6861: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 6863: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6865: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 6867: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6869: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6871: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6873: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 6875: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 6877: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 6879: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 6881: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6883: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 6885: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 6887: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6889: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6891: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6893: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6895: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6897: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6899: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 6901: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 6903: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6905: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 6907: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 6909: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 6911: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6913: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6915: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6917: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6919: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6921: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6923: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 6925: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 6927: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 6929: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 6931: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 6933: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 6935: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 6937: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 6939: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 6941: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 6943: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 6945: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 6947: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 6949: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 6951: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 6953: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6955: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 6957: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 6959: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 6961: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 6963: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 6965: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 6967: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 6969: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 6971: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 6973: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 6975: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 6977: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 6979: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 6981: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 6983: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 6985: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 6987: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 6989: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 6991: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 6993: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 6995: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 6997: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 6999: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 7001: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 7003: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 7005: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 7007: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 7009: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 7011: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 7013: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 7015: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 7017: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 7019: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 7021: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 7023: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 7025: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 7027: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 7029: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 7031: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 7033: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 7035: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 7037: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 7039: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 7041: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 7043: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7045: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7047: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7049: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7051: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7053: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 7055: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 7057: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 7059: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 7061: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 7063: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 7065: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 7067: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 7069: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 7071: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 7073: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f452.h: 7075: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f452.h: 7077: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 7079: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f452.h: 7081: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f452.h: 7083: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 7085: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 7087: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 7089: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 7091: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 7093: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 7095: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 7097: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 7099: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 7101: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 7103: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 7105: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 7107: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 7109: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 7111: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 7113: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 7115: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 7117: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 7119: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7121: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 7123: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 156: extern __nonreentrant void _delay3(unsigned char);
[; ;lcd.h: 87: void OpenXLCD( unsigned char);
[; ;lcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;lcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;lcd.h: 102: unsigned char BusyXLCD(void);
[; ;lcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;lcd.h: 112: char ReadDataXLCD(void);
[; ;lcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;lcd.h: 122: void WriteDataXLCD( char);
[; ;lcd.h: 132: void putsXLCD( char *);
[; ;lcd.h: 137: void putrsXLCD(const char *);
[; ;lcd.h: 140: extern void DelayFor18TCY(void);
[; ;lcd.h: 141: extern void DelayPORXLCD(void);
[; ;lcd.h: 142: extern void DelayXLCD(void);
"6 lcdmain.c
[p x OSC=HS ]
"7
[p x WDT=OFF ]
"8
[p x LVP=OFF ]
[; ;lcdmain.c: 16: void DelayFor18TCY(void);
[; ;lcdmain.c: 17: void DelayPORXLCD(void);
[; ;lcdmain.c: 18: void DelayXLCD(void);
"20
[v _init_XLCD `(v ~T0 @X0 1 ef ]
"21
{
[; ;lcdmain.c: 20: void init_XLCD( void )
[; ;lcdmain.c: 21: {
[e :U _init_XLCD ]
[f ]
[; ;lcdmain.c: 24: }
"24
[e :UE 322 ]
}
"27
[v _main `(v ~T0 @X0 1 ef ]
"28
{
[; ;lcdmain.c: 27: void main (void)
[; ;lcdmain.c: 28: {
[e :U _main ]
[f ]
[; ;lcdmain.c: 30: TRISD = 0x00;
"30
[e = _TRISD -> -> 0 `i `uc ]
[; ;lcdmain.c: 31: TRISB = 0x0;
"31
[e = _TRISB -> -> 0 `i `uc ]
[; ;lcdmain.c: 32: LATB = 0x0;
"32
[e = _LATB -> -> 0 `i `uc ]
[; ;lcdmain.c: 33: LATD = 0x0;
"33
[e = _LATD -> -> 0 `i `uc ]
[; ;lcdmain.c: 35: OpenXLCD(0b00101100 & 0b00111000);
"35
[e ( _OpenXLCD (1 -> & -> 44 `i -> 56 `i `uc ]
[; ;lcdmain.c: 36: while( BusyXLCD() );
"36
[e $U 324  ]
[e :U 325 ]
[e :U 324 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 325  ]
[e :U 326 ]
[; ;lcdmain.c: 37: WriteCmdXLCD( 0b00101100 & 0b00111000 );
"37
[e ( _WriteCmdXLCD (1 -> & -> 44 `i -> 56 `i `uc ]
[; ;lcdmain.c: 38: while( BusyXLCD() );
"38
[e $U 327  ]
[e :U 328 ]
[e :U 327 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 328  ]
[e :U 329 ]
[; ;lcdmain.c: 39: WriteCmdXLCD( 0b00000110 );
"39
[e ( _WriteCmdXLCD (1 -> -> 6 `i `uc ]
[; ;lcdmain.c: 41: while( BusyXLCD() );
"41
[e $U 330  ]
[e :U 331 ]
[e :U 330 ]
[e $ != -> ( _BusyXLCD ..  `i -> -> -> 0 `i `uc `i 331  ]
[e :U 332 ]
[; ;lcdmain.c: 42: SetDDRamAddr(0x43);
"42
[e ( _SetDDRamAddr (1 -> -> 67 `i `uc ]
[; ;lcdmain.c: 43: putrsXLCD("Hello World");
"43
[e ( _putrsXLCD (1 :s 1C ]
[; ;lcdmain.c: 44: while(1)
"44
[e :U 334 ]
[; ;lcdmain.c: 45: {
"45
{
"46
}
[e :U 333 ]
"44
[e $U 334  ]
[e :U 335 ]
[; ;lcdmain.c: 46: }
[; ;lcdmain.c: 47: }
"47
[e :UE 323 ]
}
"51
[v _DelayFor18TCY `(v ~T0 @X0 1 ef ]
"52
{
[; ;lcdmain.c: 51: void DelayFor18TCY(void)
[; ;lcdmain.c: 52: {
[e :U _DelayFor18TCY ]
[f ]
[; ;lcdmain.c: 53: _delay((unsigned long)((18)*((4000000)/4000000.0)));
"53
[e ( __delay (1 -> * -> -> 18 `i `d / -> -> 4000000 `l `d .4000000.0 `ul ]
[; ;lcdmain.c: 55: }
"55
[e :UE 336 ]
}
"58
[v _DelayPORXLCD `(v ~T0 @X0 1 ef ]
"59
{
[; ;lcdmain.c: 58: void DelayPORXLCD(void)
[; ;lcdmain.c: 59: {
[e :U _DelayPORXLCD ]
[f ]
[; ;lcdmain.c: 60: _delay((unsigned long)((15)*((4000000)/4000.0)));
"60
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;lcdmain.c: 62: }
"62
[e :UE 337 ]
}
"64
[v _DelayXLCD `(v ~T0 @X0 1 ef ]
"65
{
[; ;lcdmain.c: 64: void DelayXLCD(void)
[; ;lcdmain.c: 65: {
[e :U _DelayXLCD ]
[f ]
[; ;lcdmain.c: 66: _delay((unsigned long)((5)*((4000000)/4000.0)));
"66
[e ( __delay (1 -> * -> -> 5 `i `d / -> -> 4000000 `l `d .4000.0 `ul ]
[; ;lcdmain.c: 68: }
"68
[e :UE 338 ]
}
[a 1C 72 101 108 108 111 32 87 111 114 108 100 0 ]

