{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743118050125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743118050129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 17:27:30 2025 " "Processing started: Thu Mar 27 17:27:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743118050129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118050129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_1 -c Problema_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118050129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743118050526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743118050526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecuency_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frecuency_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frecuency_tb " "Found entity 1: frecuency_tb" {  } { { "frecuency_tb.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nbit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nbit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nbit_tb " "Found entity 1: multiplier_nbit_tb" {  } { { "multiplier_nbit_tb.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/multiplier_nbit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nbit " "Found entity 1: multiplier_nbit" {  } { { "multiplier_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/multiplier_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1bit " "Found entity 1: restador_1bit" {  } { { "restador_1bit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_nbit " "Found entity 1: restador_nbit" {  } { { "restador_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_nbit " "Found entity 1: divisor_nbit" {  } { { "divisor_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/divisor_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_nbit " "Found entity 1: and_nbit" {  } { { "and_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/and_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_nbit " "Found entity 1: or_nbit" {  } { { "or_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/or_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nbit " "Found entity 1: xor_nbit" {  } { { "xor_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/xor_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_nbit " "Found entity 1: shift_right_nbit" {  } { { "shift_right_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/shift_right_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_nbit " "Found entity 1: shift_left_nbit" {  } { { "shift_left_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/shift_left_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_nbit " "Found entity 1: modulo_nbit" {  } { { "modulo_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/modulo_nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_parametrizable.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_parametrizable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_parametrizable " "Found entity 1: sumador_parametrizable" {  } { { "sumador_parametrizable.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/sumador_parametrizable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/seven_segment_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/BinToBCD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecuency.sv 1 1 " "Found 1 design units, including 1 entities, in source file frecuency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frecuency " "Found entity 1: frecuency" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743118057207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118057207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout_Rest frecuency_tb.sv(18) " "Verilog HDL Implicit Net warning at frecuency_tb.sv(18): created implicit net for \"Cout_Rest\"" {  } { { "frecuency_tb.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency_tb.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out multiplier_nbit_tb.sv(7) " "Verilog HDL Implicit Net warning at multiplier_nbit_tb.sv(7): created implicit net for \"carry_out\"" {  } { { "multiplier_nbit_tb.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/multiplier_nbit_tb.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin_Add main.sv(45) " "Verilog HDL Implicit Net warning at main.sv(45): created implicit net for \"cin_Add\"" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/main.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_add main.sv(47) " "Verilog HDL Implicit Net warning at main.sv(47): created implicit net for \"C_add\"" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/main.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frecuency " "Elaborating entity \"frecuency\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743118057286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_2 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_2\"" {  } { { "frecuency.sv" "alu_2" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057296 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout_rest alu.sv(7) " "Output port \"Cout_rest\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743118057297 "|frecuency|alu:alu_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbit alu:alu_2\|restador_nbit:u_restador " "Elaborating entity \"restador_nbit\" for hierarchy \"alu:alu_2\|restador_nbit:u_restador\"" {  } { { "alu.sv" "u_restador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 restador_nbit.sv(11) " "Verilog HDL assignment warning at restador_nbit.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "restador_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_nbit.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743118057303 "|frecuency|alu:alu_2|restador_nbit:u_restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nbit alu:alu_2\|divisor_nbit:u_divisor " "Elaborating entity \"divisor_nbit\" for hierarchy \"alu:alu_2\|divisor_nbit:u_divisor\"" {  } { { "alu.sv" "u_divisor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nbit alu:alu_2\|modulo_nbit:u_modulo " "Elaborating entity \"modulo_nbit\" for hierarchy \"alu:alu_2\|modulo_nbit:u_modulo\"" {  } { { "alu.sv" "u_modulo" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nbit alu:alu_2\|and_nbit:u_and " "Elaborating entity \"and_nbit\" for hierarchy \"alu:alu_2\|and_nbit:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nbit alu:alu_2\|or_nbit:u_or " "Elaborating entity \"or_nbit\" for hierarchy \"alu:alu_2\|or_nbit:u_or\"" {  } { { "alu.sv" "u_or" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nbit alu:alu_2\|xor_nbit:u_xor " "Elaborating entity \"xor_nbit\" for hierarchy \"alu:alu_2\|xor_nbit:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_nbit alu:alu_2\|shift_left_nbit:u_shift_left " "Elaborating entity \"shift_left_nbit\" for hierarchy \"alu:alu_2\|shift_left_nbit:u_shift_left\"" {  } { { "alu.sv" "u_shift_left" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_nbit alu:alu_2\|shift_right_nbit:u_shift_right " "Elaborating entity \"shift_right_nbit\" for hierarchy \"alu:alu_2\|shift_right_nbit:u_shift_right\"" {  } { { "alu.sv" "u_shift_right" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parametrizable alu:alu_2\|sumador_parametrizable:u_sumador " "Elaborating entity \"sumador_parametrizable\" for hierarchy \"alu:alu_2\|sumador_parametrizable:u_sumador\"" {  } { { "alu.sv" "u_sumador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_nbit alu:alu_2\|multiplier_nbit:mult_inst " "Elaborating entity \"multiplier_nbit\" for hierarchy \"alu:alu_2\|multiplier_nbit:mult_inst\"" {  } { { "alu.sv" "mult_inst" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_4 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_4\"" {  } { { "frecuency.sv" "alu_4" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout_rest alu.sv(7) " "Output port \"Cout_rest\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743118057365 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbit alu:alu_4\|restador_nbit:u_restador " "Elaborating entity \"restador_nbit\" for hierarchy \"alu:alu_4\|restador_nbit:u_restador\"" {  } { { "alu.sv" "u_restador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restador_nbit.sv(11) " "Verilog HDL assignment warning at restador_nbit.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "restador_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_nbit.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743118057368 "|main|restador_nbit:u_restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nbit alu:alu_4\|divisor_nbit:u_divisor " "Elaborating entity \"divisor_nbit\" for hierarchy \"alu:alu_4\|divisor_nbit:u_divisor\"" {  } { { "alu.sv" "u_divisor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nbit alu:alu_4\|modulo_nbit:u_modulo " "Elaborating entity \"modulo_nbit\" for hierarchy \"alu:alu_4\|modulo_nbit:u_modulo\"" {  } { { "alu.sv" "u_modulo" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nbit alu:alu_4\|and_nbit:u_and " "Elaborating entity \"and_nbit\" for hierarchy \"alu:alu_4\|and_nbit:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nbit alu:alu_4\|or_nbit:u_or " "Elaborating entity \"or_nbit\" for hierarchy \"alu:alu_4\|or_nbit:u_or\"" {  } { { "alu.sv" "u_or" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nbit alu:alu_4\|xor_nbit:u_xor " "Elaborating entity \"xor_nbit\" for hierarchy \"alu:alu_4\|xor_nbit:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_nbit alu:alu_4\|shift_left_nbit:u_shift_left " "Elaborating entity \"shift_left_nbit\" for hierarchy \"alu:alu_4\|shift_left_nbit:u_shift_left\"" {  } { { "alu.sv" "u_shift_left" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_nbit alu:alu_4\|shift_right_nbit:u_shift_right " "Elaborating entity \"shift_right_nbit\" for hierarchy \"alu:alu_4\|shift_right_nbit:u_shift_right\"" {  } { { "alu.sv" "u_shift_right" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parametrizable alu:alu_4\|sumador_parametrizable:u_sumador " "Elaborating entity \"sumador_parametrizable\" for hierarchy \"alu:alu_4\|sumador_parametrizable:u_sumador\"" {  } { { "alu.sv" "u_sumador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_8 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_8\"" {  } { { "frecuency.sv" "alu_8" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057424 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout_rest alu.sv(7) " "Output port \"Cout_rest\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743118057425 "|frecuency|alu:alu_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbit alu:alu_8\|restador_nbit:u_restador " "Elaborating entity \"restador_nbit\" for hierarchy \"alu:alu_8\|restador_nbit:u_restador\"" {  } { { "alu.sv" "u_restador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 restador_nbit.sv(11) " "Verilog HDL assignment warning at restador_nbit.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "restador_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_nbit.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743118057431 "|frecuency|alu:alu_8|restador_nbit:u_restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nbit alu:alu_8\|divisor_nbit:u_divisor " "Elaborating entity \"divisor_nbit\" for hierarchy \"alu:alu_8\|divisor_nbit:u_divisor\"" {  } { { "alu.sv" "u_divisor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nbit alu:alu_8\|modulo_nbit:u_modulo " "Elaborating entity \"modulo_nbit\" for hierarchy \"alu:alu_8\|modulo_nbit:u_modulo\"" {  } { { "alu.sv" "u_modulo" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nbit alu:alu_8\|and_nbit:u_and " "Elaborating entity \"and_nbit\" for hierarchy \"alu:alu_8\|and_nbit:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nbit alu:alu_8\|or_nbit:u_or " "Elaborating entity \"or_nbit\" for hierarchy \"alu:alu_8\|or_nbit:u_or\"" {  } { { "alu.sv" "u_or" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nbit alu:alu_8\|xor_nbit:u_xor " "Elaborating entity \"xor_nbit\" for hierarchy \"alu:alu_8\|xor_nbit:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_nbit alu:alu_8\|shift_left_nbit:u_shift_left " "Elaborating entity \"shift_left_nbit\" for hierarchy \"alu:alu_8\|shift_left_nbit:u_shift_left\"" {  } { { "alu.sv" "u_shift_left" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_nbit alu:alu_8\|shift_right_nbit:u_shift_right " "Elaborating entity \"shift_right_nbit\" for hierarchy \"alu:alu_8\|shift_right_nbit:u_shift_right\"" {  } { { "alu.sv" "u_shift_right" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parametrizable alu:alu_8\|sumador_parametrizable:u_sumador " "Elaborating entity \"sumador_parametrizable\" for hierarchy \"alu:alu_8\|sumador_parametrizable:u_sumador\"" {  } { { "alu.sv" "u_sumador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_16 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_16\"" {  } { { "frecuency.sv" "alu_16" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057478 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout_rest alu.sv(7) " "Output port \"Cout_rest\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743118057480 "|frecuency|alu:alu_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbit alu:alu_16\|restador_nbit:u_restador " "Elaborating entity \"restador_nbit\" for hierarchy \"alu:alu_16\|restador_nbit:u_restador\"" {  } { { "alu.sv" "u_restador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 restador_nbit.sv(11) " "Verilog HDL assignment warning at restador_nbit.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "restador_nbit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/restador_nbit.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743118057487 "|frecuency|alu:alu_16|restador_nbit:u_restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nbit alu:alu_16\|divisor_nbit:u_divisor " "Elaborating entity \"divisor_nbit\" for hierarchy \"alu:alu_16\|divisor_nbit:u_divisor\"" {  } { { "alu.sv" "u_divisor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nbit alu:alu_16\|modulo_nbit:u_modulo " "Elaborating entity \"modulo_nbit\" for hierarchy \"alu:alu_16\|modulo_nbit:u_modulo\"" {  } { { "alu.sv" "u_modulo" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nbit alu:alu_16\|and_nbit:u_and " "Elaborating entity \"and_nbit\" for hierarchy \"alu:alu_16\|and_nbit:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nbit alu:alu_16\|or_nbit:u_or " "Elaborating entity \"or_nbit\" for hierarchy \"alu:alu_16\|or_nbit:u_or\"" {  } { { "alu.sv" "u_or" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nbit alu:alu_16\|xor_nbit:u_xor " "Elaborating entity \"xor_nbit\" for hierarchy \"alu:alu_16\|xor_nbit:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_nbit alu:alu_16\|shift_left_nbit:u_shift_left " "Elaborating entity \"shift_left_nbit\" for hierarchy \"alu:alu_16\|shift_left_nbit:u_shift_left\"" {  } { { "alu.sv" "u_shift_left" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_nbit alu:alu_16\|shift_right_nbit:u_shift_right " "Elaborating entity \"shift_right_nbit\" for hierarchy \"alu:alu_16\|shift_right_nbit:u_shift_right\"" {  } { { "alu.sv" "u_shift_right" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parametrizable alu:alu_16\|sumador_parametrizable:u_sumador " "Elaborating entity \"sumador_parametrizable\" for hierarchy \"alu:alu_16\|sumador_parametrizable:u_sumador\"" {  } { { "alu.sv" "u_sumador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_32 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_32\"" {  } { { "frecuency.sv" "alu_32" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057535 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout_rest alu.sv(7) " "Output port \"Cout_rest\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743118057538 "|frecuency|alu:alu_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_nbit alu:alu_32\|restador_nbit:u_restador " "Elaborating entity \"restador_nbit\" for hierarchy \"alu:alu_32\|restador_nbit:u_restador\"" {  } { { "alu.sv" "u_restador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_nbit alu:alu_32\|divisor_nbit:u_divisor " "Elaborating entity \"divisor_nbit\" for hierarchy \"alu:alu_32\|divisor_nbit:u_divisor\"" {  } { { "alu.sv" "u_divisor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_nbit alu:alu_32\|modulo_nbit:u_modulo " "Elaborating entity \"modulo_nbit\" for hierarchy \"alu:alu_32\|modulo_nbit:u_modulo\"" {  } { { "alu.sv" "u_modulo" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_nbit alu:alu_32\|and_nbit:u_and " "Elaborating entity \"and_nbit\" for hierarchy \"alu:alu_32\|and_nbit:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_nbit alu:alu_32\|or_nbit:u_or " "Elaborating entity \"or_nbit\" for hierarchy \"alu:alu_32\|or_nbit:u_or\"" {  } { { "alu.sv" "u_or" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nbit alu:alu_32\|xor_nbit:u_xor " "Elaborating entity \"xor_nbit\" for hierarchy \"alu:alu_32\|xor_nbit:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_nbit alu:alu_32\|shift_left_nbit:u_shift_left " "Elaborating entity \"shift_left_nbit\" for hierarchy \"alu:alu_32\|shift_left_nbit:u_shift_left\"" {  } { { "alu.sv" "u_shift_left" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_nbit alu:alu_32\|shift_right_nbit:u_shift_right " "Elaborating entity \"shift_right_nbit\" for hierarchy \"alu:alu_32\|shift_right_nbit:u_shift_right\"" {  } { { "alu.sv" "u_shift_right" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_parametrizable alu:alu_32\|sumador_parametrizable:u_sumador " "Elaborating entity \"sumador_parametrizable\" for hierarchy \"alu:alu_32\|sumador_parametrizable:u_sumador\"" {  } { { "alu.sv" "u_sumador" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/alu.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118057592 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743118058000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743118058080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743118058444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743118058444 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout_rest " "No output dependent on input pin \"Cout_rest\"" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743118058589 "|frecuency|Cout_rest"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z_rest " "No output dependent on input pin \"Z_rest\"" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743118058589 "|frecuency|Z_rest"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N_rest " "No output dependent on input pin \"N_rest\"" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743118058589 "|frecuency|N_rest"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_rest " "No output dependent on input pin \"V_rest\"" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743118058589 "|frecuency|V_rest"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_rest " "No output dependent on input pin \"C_rest\"" {  } { { "frecuency.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Laboratorios/Laboratorio_2/Problema 1/frecuency.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743118058589 "|frecuency|C_rest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743118058589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743118058591 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743118058591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743118058591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743118058591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743118058611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 17:27:38 2025 " "Processing ended: Thu Mar 27 17:27:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743118058611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743118058611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743118058611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743118058611 ""}
