# compile vhdl design source files
vhdl xil_defaultlib  "../../../Tanque_Industrial.srcs/sources_1/new/Tanque.vhd"
vhdl xil_defaultlib  "../../../Tanque_Industrial.srcs/sim_1/new/tb_tanque.vhd"

# Do not sort compile order
nosort
