// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/13/2023 19:48:24"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	SW,
	LEDR,
	V_GPIO);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[35:23] V_GPIO;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[25]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[35]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[23]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[24]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[26]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[27]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[29]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[30]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[31]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[32]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[33]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_GPIO[34]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \V_GPIO[25]~input_o ;
wire \V_GPIO[35]~input_o ;
wire \V_GPIO[26]~input_o ;
wire \V_GPIO[27]~input_o ;
wire \V_GPIO[31]~input_o ;
wire \V_GPIO[32]~input_o ;
wire \V_GPIO[33]~input_o ;
wire \V_GPIO[34]~input_o ;
wire \V_GPIO[28]~input_o ;
wire \V_GPIO[29]~input_o ;
wire \V_GPIO[23]~input_o ;
wire \V_GPIO[30]~input_o ;
wire \V_GPIO~27_combout ;
wire \V_GPIO[24]~input_o ;
wire \V_GPIO~5_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[9]~input_o ;
wire \timeCounter|out~1_combout ;
wire \KEY[0]~input_o ;
wire \timeCounter|out[3]~2_combout ;
wire \timeCounter|out~3_combout ;
wire \timeCounter|out~4_combout ;
wire \timeCounter|out[3]~0_combout ;
wire \counter|out~0_combout ;
wire \path|hexout0~0_combout ;
wire \counter|out~1_combout ;
wire \path|hexout0~1_combout ;
wire \path|hexout0~2_combout ;
wire \path|Mux1~0_combout ;
wire \path|hexout0~3_combout ;
wire \path|Mux5~0_combout ;
wire \path|hexout0[5]~feeder_combout ;
wire \clockDivide|divided_clocks[0]~0_combout ;
wire \clockDivide|Add0~97_sumout ;
wire \clockDivide|Add0~98 ;
wire \clockDivide|Add0~93_sumout ;
wire \clockDivide|Add0~94 ;
wire \clockDivide|Add0~89_sumout ;
wire \clockDivide|Add0~90 ;
wire \clockDivide|Add0~85_sumout ;
wire \clockDivide|Add0~86 ;
wire \clockDivide|Add0~81_sumout ;
wire \clockDivide|Add0~82 ;
wire \clockDivide|Add0~77_sumout ;
wire \clockDivide|Add0~78 ;
wire \clockDivide|Add0~73_sumout ;
wire \clockDivide|Add0~74 ;
wire \clockDivide|Add0~69_sumout ;
wire \clockDivide|Add0~70 ;
wire \clockDivide|Add0~65_sumout ;
wire \clockDivide|Add0~66 ;
wire \clockDivide|Add0~61_sumout ;
wire \clockDivide|Add0~62 ;
wire \clockDivide|Add0~57_sumout ;
wire \clockDivide|Add0~58 ;
wire \clockDivide|Add0~53_sumout ;
wire \clockDivide|Add0~54 ;
wire \clockDivide|Add0~49_sumout ;
wire \clockDivide|Add0~50 ;
wire \clockDivide|Add0~45_sumout ;
wire \clockDivide|Add0~46 ;
wire \clockDivide|Add0~41_sumout ;
wire \clockDivide|Add0~42 ;
wire \clockDivide|Add0~37_sumout ;
wire \clockDivide|Add0~38 ;
wire \clockDivide|Add0~33_sumout ;
wire \clockDivide|Add0~34 ;
wire \clockDivide|Add0~29_sumout ;
wire \clockDivide|Add0~30 ;
wire \clockDivide|Add0~25_sumout ;
wire \clockDivide|Add0~26 ;
wire \clockDivide|Add0~21_sumout ;
wire \clockDivide|Add0~22 ;
wire \clockDivide|Add0~17_sumout ;
wire \clockDivide|Add0~18 ;
wire \clockDivide|Add0~13_sumout ;
wire \clockDivide|Add0~14 ;
wire \clockDivide|Add0~9_sumout ;
wire \clockDivide|Add0~10 ;
wire \clockDivide|Add0~5_sumout ;
wire \clockDivide|Add0~6 ;
wire \clockDivide|Add0~1_sumout ;
wire \path|selectedClock~combout ;
wire \incrCounter|out~0_combout ;
wire \incrCounter|out~2_combout ;
wire \incrCounter|out~3_combout ;
wire \incrCounter|Add0~0_combout ;
wire \incrCounter|out[3]~4_combout ;
wire \incrCounter|out[0]~1_combout ;
wire \addrIterator|out~2_combout ;
wire \addrIterator|out[2]~1_combout ;
wire \addrIterator|out~3_combout ;
wire \addrIterator|out~4_combout ;
wire \addrIterator|out~0_combout ;
wire \~GND~combout ;
wire \path|Selector6~1_combout ;
wire \path|Selector6~0_combout ;
wire \path|hexout1~0_combout ;
wire \path|Selector5~1_combout ;
wire \path|Selector5~0_combout ;
wire \path|hexout1~1_combout ;
wire \path|Selector4~1_combout ;
wire \path|Selector4~0_combout ;
wire \path|hexout1~2_combout ;
wire \path|Selector3~1_combout ;
wire \path|Selector3~0_combout ;
wire \path|hexout1[3]~feeder_combout ;
wire \path|Selector2~1_combout ;
wire \path|Selector2~0_combout ;
wire \path|hexout1[4]~feeder_combout ;
wire \path|Selector1~1_combout ;
wire \path|Selector1~0_combout ;
wire \path|hexout1[5]~feeder_combout ;
wire \path|Selector0~1_combout ;
wire \path|Selector0~0_combout ;
wire \path|hexout1~3_combout ;
wire \path|Mux33~0_combout ;
wire \path|hexout2~0_combout ;
wire \path|Mux32~0_combout ;
wire \path|hexout2[1]~feeder_combout ;
wire \path|Mux31~0_combout ;
wire \path|hexout2[2]~feeder_combout ;
wire \path|Mux30~0_combout ;
wire \path|hexout2[3]~feeder_combout ;
wire \path|Mux29~0_combout ;
wire \path|hexout2[4]~feeder_combout ;
wire \path|Mux28~0_combout ;
wire \path|hexout2[5]~feeder_combout ;
wire \path|Mux27~0_combout ;
wire \path|hexout2~1_combout ;
wire \zeroOccupied~0_combout ;
wire \controls|ps~1_combout ;
wire \controls|ps~0_combout ;
wire \path|Mux12~0_combout ;
wire \path|hexout3~0_combout ;
wire \path|hexout3[1]~feeder_combout ;
wire \path|Mux11~0_combout ;
wire \path|hexout3~1_combout ;
wire \path|hexout3[2]~feeder_combout ;
wire \path|Mux10~0_combout ;
wire \path|hexout3[3]~feeder_combout ;
wire \path|Mux9~0_combout ;
wire \path|Mux8~0_combout ;
wire \path|hexout3~2_combout ;
wire \path|Mux7~0_combout ;
wire \path|hexout3~3_combout ;
wire \path|Mux6~0_combout ;
wire \path|hexout3~4_combout ;
wire \path|hexout4[0]~feeder_combout ;
wire \path|Mux19~0_combout ;
wire \path|hexout4[1]~feeder_combout ;
wire \path|Mux18~0_combout ;
wire \path|hexout4[2]~feeder_combout ;
wire \path|Mux17~0_combout ;
wire \path|hexout4[3]~feeder_combout ;
wire \path|Mux16~0_combout ;
wire \path|hexout4[4]~feeder_combout ;
wire \path|Mux15~0_combout ;
wire \path|hexout4[5]~feeder_combout ;
wire \path|Mux14~0_combout ;
wire \timeCounter|out[3]~_wirecell_combout ;
wire \path|Mux13~0_combout ;
wire \path|Mux26~0_combout ;
wire \path|Mux25~0_combout ;
wire \path|Mux24~0_combout ;
wire \path|Mux23~0_combout ;
wire \path|Mux22~0_combout ;
wire \path|Mux21~0_combout ;
wire \path|Mux20~0_combout ;
wire [6:0] \path|hexout0 ;
wire [6:0] \path|hexout1 ;
wire [6:0] \path|hexout2 ;
wire [1:0] \counter|out ;
wire [6:0] \path|hexout3 ;
wire [7:0] \path|ram|altsyncram_component|auto_generated|q_b ;
wire [6:0] \path|hexout4 ;
wire [6:0] \path|hexout5 ;
wire [3:0] \timeCounter|out ;
wire [6:0] \path|endingVal ;
wire [6:0] \path|endingAddr ;
wire [6:0] \path|rushHourBegin ;
wire [31:0] \controls|ps ;
wire [6:0] \path|rushHourEnd ;
wire [31:0] \clockDivide|divided_clocks ;
wire [3:0] \addrIterator|out ;
wire [3:0] \incrCounter|out ;

wire [39:0] \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \path|ram|altsyncram_component|auto_generated|q_b [0] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \path|ram|altsyncram_component|auto_generated|q_b [1] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \path|ram|altsyncram_component|auto_generated|q_b [2] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \path|ram|altsyncram_component|auto_generated|q_b [3] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \path|ram|altsyncram_component|auto_generated|q_b [4] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \path|ram|altsyncram_component|auto_generated|q_b [5] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \path|ram|altsyncram_component|auto_generated|q_b [6] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \path|ram|altsyncram_component|auto_generated|q_b [7] = \path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX0[0]~output (
	.i(\path|hexout0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \HEX0[1]~output (
	.i(\path|hexout0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX0[2]~output (
	.i(\path|hexout0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX0[3]~output (
	.i(\path|hexout0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[4]~output (
	.i(\path|hexout0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX0[5]~output (
	.i(\path|hexout0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX0[6]~output (
	.i(\path|hexout0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\path|hexout1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX1[1]~output (
	.i(\path|hexout1 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX1[2]~output (
	.i(\path|hexout1 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX1[3]~output (
	.i(\path|hexout1 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX1[4]~output (
	.i(\path|hexout1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \HEX1[5]~output (
	.i(\path|hexout1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX1[6]~output (
	.i(\path|hexout1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \HEX2[0]~output (
	.i(\path|hexout2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \HEX2[1]~output (
	.i(\path|hexout2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX2[2]~output (
	.i(\path|hexout2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\path|hexout2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX2[4]~output (
	.i(\path|hexout2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\path|hexout2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(\path|hexout2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \HEX3[0]~output (
	.i(\path|hexout3 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \HEX3[1]~output (
	.i(\path|hexout3 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\path|hexout3 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \HEX3[3]~output (
	.i(\path|hexout3 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\path|hexout3 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\path|hexout3 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX3[6]~output (
	.i(\path|hexout3 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \HEX4[0]~output (
	.i(\path|hexout4 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX4[1]~output (
	.i(\path|hexout4 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX4[2]~output (
	.i(\path|hexout4 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\path|hexout4 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \HEX4[4]~output (
	.i(\path|hexout4 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX4[5]~output (
	.i(\path|hexout4 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HEX4[6]~output (
	.i(\path|hexout4 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \HEX5[0]~output (
	.i(\path|hexout5 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \HEX5[1]~output (
	.i(\path|hexout5 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX5[2]~output (
	.i(\path|hexout5 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[3]~output (
	.i(\path|hexout5 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \HEX5[4]~output (
	.i(\path|hexout5 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \HEX5[5]~output (
	.i(\path|hexout5 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX5[6]~output (
	.i(\path|hexout5 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \LEDR[0]~output (
	.i(\V_GPIO[28]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[1]~output (
	.i(\V_GPIO[29]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\V_GPIO[30]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\V_GPIO[23]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \LEDR[4]~output (
	.i(\V_GPIO[24]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N19
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(\zeroOccupied~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \LEDR[8]~output (
	.i(\V_GPIO~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\timeCounter|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N19
cyclonev_io_obuf \V_GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[25]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[25]~output .bus_hold = "false";
defparam \V_GPIO[25]~output .open_drain_output = "true";
defparam \V_GPIO[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \V_GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[35]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[35]~output .bus_hold = "false";
defparam \V_GPIO[35]~output .open_drain_output = "true";
defparam \V_GPIO[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \V_GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[23]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[23]~output .bus_hold = "false";
defparam \V_GPIO[23]~output .open_drain_output = "true";
defparam \V_GPIO[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \V_GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[24]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[24]~output .bus_hold = "false";
defparam \V_GPIO[24]~output .open_drain_output = "true";
defparam \V_GPIO[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \V_GPIO[26]~output (
	.i(\V_GPIO[28]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[26]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[26]~output .bus_hold = "false";
defparam \V_GPIO[26]~output .open_drain_output = "false";
defparam \V_GPIO[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \V_GPIO[27]~output (
	.i(\V_GPIO[29]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[27]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[27]~output .bus_hold = "false";
defparam \V_GPIO[27]~output .open_drain_output = "false";
defparam \V_GPIO[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \V_GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[28]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[28]~output .bus_hold = "false";
defparam \V_GPIO[28]~output .open_drain_output = "true";
defparam \V_GPIO[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \V_GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[29]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[29]~output .bus_hold = "false";
defparam \V_GPIO[29]~output .open_drain_output = "true";
defparam \V_GPIO[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \V_GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[30]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[30]~output .bus_hold = "false";
defparam \V_GPIO[30]~output .open_drain_output = "true";
defparam \V_GPIO[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \V_GPIO[31]~output (
	.i(\V_GPIO~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[31]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[31]~output .bus_hold = "false";
defparam \V_GPIO[31]~output .open_drain_output = "false";
defparam \V_GPIO[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N3
cyclonev_io_obuf \V_GPIO[32]~output (
	.i(\V_GPIO[30]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[32]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[32]~output .bus_hold = "false";
defparam \V_GPIO[32]~output .open_drain_output = "false";
defparam \V_GPIO[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \V_GPIO[33]~output (
	.i(\V_GPIO[24]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[33]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[33]~output .bus_hold = "false";
defparam \V_GPIO[33]~output .open_drain_output = "false";
defparam \V_GPIO[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \V_GPIO[34]~output (
	.i(\V_GPIO~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_GPIO[34]),
	.obar());
// synopsys translate_off
defparam \V_GPIO[34]~output .bus_hold = "false";
defparam \V_GPIO[34]~output .open_drain_output = "false";
defparam \V_GPIO[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \V_GPIO[28]~input (
	.i(V_GPIO[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[28]~input_o ));
// synopsys translate_off
defparam \V_GPIO[28]~input .bus_hold = "false";
defparam \V_GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \V_GPIO[29]~input (
	.i(V_GPIO[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[29]~input_o ));
// synopsys translate_off
defparam \V_GPIO[29]~input .bus_hold = "false";
defparam \V_GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \V_GPIO[23]~input (
	.i(V_GPIO[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[23]~input_o ));
// synopsys translate_off
defparam \V_GPIO[23]~input .bus_hold = "false";
defparam \V_GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N53
cyclonev_io_ibuf \V_GPIO[30]~input (
	.i(V_GPIO[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[30]~input_o ));
// synopsys translate_off
defparam \V_GPIO[30]~input .bus_hold = "false";
defparam \V_GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \V_GPIO~27 (
// Equation(s):
// \V_GPIO~27_combout  = ( \V_GPIO[30]~input_o  & ( \V_GPIO[28]~input_o  & ( (\V_GPIO[23]~input_o  & !\V_GPIO[29]~input_o ) ) ) ) # ( !\V_GPIO[30]~input_o  & ( \V_GPIO[28]~input_o  & ( \V_GPIO[23]~input_o  ) ) ) # ( \V_GPIO[30]~input_o  & ( 
// !\V_GPIO[28]~input_o  & ( \V_GPIO[23]~input_o  ) ) ) # ( !\V_GPIO[30]~input_o  & ( !\V_GPIO[28]~input_o  & ( \V_GPIO[23]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[23]~input_o ),
	.datac(!\V_GPIO[29]~input_o ),
	.datad(gnd),
	.datae(!\V_GPIO[30]~input_o ),
	.dataf(!\V_GPIO[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V_GPIO~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V_GPIO~27 .extended_lut = "off";
defparam \V_GPIO~27 .lut_mask = 64'h3333333333333030;
defparam \V_GPIO~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \V_GPIO[24]~input (
	.i(V_GPIO[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[24]~input_o ));
// synopsys translate_off
defparam \V_GPIO[24]~input .bus_hold = "false";
defparam \V_GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \V_GPIO~5 (
// Equation(s):
// \V_GPIO~5_combout  = ( \V_GPIO[28]~input_o  & ( (\V_GPIO[29]~input_o  & \V_GPIO[30]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\V_GPIO[29]~input_o ),
	.datad(!\V_GPIO[30]~input_o ),
	.datae(gnd),
	.dataf(!\V_GPIO[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\V_GPIO~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \V_GPIO~5 .extended_lut = "off";
defparam \V_GPIO~5 .lut_mask = 64'h00000000000F000F;
defparam \V_GPIO~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N27
cyclonev_lcell_comb \timeCounter|out~1 (
// Equation(s):
// \timeCounter|out~1_combout  = (!\SW[9]~input_o  & !\timeCounter|out [0])

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timeCounter|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out~1 .extended_lut = "off";
defparam \timeCounter|out~1 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \timeCounter|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \timeCounter|out[3]~2 (
// Equation(s):
// \timeCounter|out[3]~2_combout  = ( \timeCounter|out [3] & ( \SW[9]~input_o  ) ) # ( !\timeCounter|out [3] & ( (!\KEY[0]~input_o ) # (\SW[9]~input_o ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out[3]~2 .extended_lut = "off";
defparam \timeCounter|out[3]~2 .lut_mask = 64'hF5F5F5F555555555;
defparam \timeCounter|out[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N29
dffeas \timeCounter|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timeCounter|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timeCounter|out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timeCounter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timeCounter|out[0] .is_wysiwyg = "true";
defparam \timeCounter|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N39
cyclonev_lcell_comb \timeCounter|out~3 (
// Equation(s):
// \timeCounter|out~3_combout  = (!\SW[9]~input_o  & (!\timeCounter|out [1] $ (!\timeCounter|out [0])))

	.dataa(!\timeCounter|out [1]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\timeCounter|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out~3 .extended_lut = "off";
defparam \timeCounter|out~3 .lut_mask = 64'h50A050A050A050A0;
defparam \timeCounter|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N26
dffeas \timeCounter|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\timeCounter|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\timeCounter|out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timeCounter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timeCounter|out[1] .is_wysiwyg = "true";
defparam \timeCounter|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N6
cyclonev_lcell_comb \timeCounter|out~4 (
// Equation(s):
// \timeCounter|out~4_combout  = ( \timeCounter|out [2] & ( \timeCounter|out [1] & ( (!\SW[9]~input_o  & !\timeCounter|out [0]) ) ) ) # ( !\timeCounter|out [2] & ( \timeCounter|out [1] & ( (!\SW[9]~input_o  & \timeCounter|out [0]) ) ) ) # ( \timeCounter|out 
// [2] & ( !\timeCounter|out [1] & ( !\SW[9]~input_o  ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [2]),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out~4 .extended_lut = "off";
defparam \timeCounter|out~4 .lut_mask = 64'h0000AAAA0A0AA0A0;
defparam \timeCounter|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N56
dffeas \timeCounter|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\timeCounter|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\timeCounter|out[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timeCounter|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timeCounter|out[2] .is_wysiwyg = "true";
defparam \timeCounter|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N57
cyclonev_lcell_comb \timeCounter|out[3]~0 (
// Equation(s):
// \timeCounter|out[3]~0_combout  = ( \timeCounter|out [2] & ( \timeCounter|out [3] & ( !\SW[9]~input_o  ) ) ) # ( !\timeCounter|out [2] & ( \timeCounter|out [3] & ( !\SW[9]~input_o  ) ) ) # ( \timeCounter|out [2] & ( !\timeCounter|out [3] & ( 
// (\timeCounter|out [0] & (!\KEY[0]~input_o  & (!\SW[9]~input_o  & \timeCounter|out [1]))) ) ) )

	.dataa(!\timeCounter|out [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\timeCounter|out [1]),
	.datae(!\timeCounter|out [2]),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out[3]~0 .extended_lut = "off";
defparam \timeCounter|out[3]~0 .lut_mask = 64'h00000040F0F0F0F0;
defparam \timeCounter|out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N41
dffeas \timeCounter|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\timeCounter|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timeCounter|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timeCounter|out[3] .is_wysiwyg = "true";
defparam \timeCounter|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \counter|out~0 (
// Equation(s):
// \counter|out~0_combout  = ( \V_GPIO[28]~input_o  & ( (!\V_GPIO[30]~input_o  & !\V_GPIO[29]~input_o ) ) ) # ( !\V_GPIO[28]~input_o  & ( (!\V_GPIO[30]~input_o ) # (!\V_GPIO[29]~input_o ) ) )

	.dataa(gnd),
	.datab(!\V_GPIO[30]~input_o ),
	.datac(!\V_GPIO[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|out~0 .extended_lut = "off";
defparam \counter|out~0 .lut_mask = 64'hFCFCFCFCC0C0C0C0;
defparam \counter|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N56
dffeas \counter|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counter|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|out[1] .is_wysiwyg = "true";
defparam \counter|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \path|hexout0~0 (
// Equation(s):
// \path|hexout0~0_combout  = ( \timeCounter|out [3] & ( \counter|out [1] ) ) # ( \timeCounter|out [3] & ( !\counter|out [1] ) ) # ( !\timeCounter|out [3] & ( !\counter|out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\counter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout0~0 .extended_lut = "off";
defparam \path|hexout0~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \path|hexout0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N22
dffeas \path|hexout0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\path|hexout0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[0] .is_wysiwyg = "true";
defparam \path|hexout0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \counter|out~1 (
// Equation(s):
// \counter|out~1_combout  = ( \V_GPIO[28]~input_o  & ( !\V_GPIO[29]~input_o  $ (!\V_GPIO[30]~input_o ) ) ) # ( !\V_GPIO[28]~input_o  & ( !\V_GPIO[29]~input_o  $ (\V_GPIO[30]~input_o ) ) )

	.dataa(!\V_GPIO[29]~input_o ),
	.datab(!\V_GPIO[30]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\V_GPIO[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|out~1 .extended_lut = "off";
defparam \counter|out~1 .lut_mask = 64'h9999999966666666;
defparam \counter|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N59
dffeas \counter|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\counter|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|out[0] .is_wysiwyg = "true";
defparam \counter|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \path|hexout0~1 (
// Equation(s):
// \path|hexout0~1_combout  = ( \timeCounter|out [3] & ( \counter|out [1] ) ) # ( \timeCounter|out [3] & ( !\counter|out [1] ) ) # ( !\timeCounter|out [3] & ( !\counter|out [1] & ( !\counter|out [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\counter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout0~1 .extended_lut = "off";
defparam \path|hexout0~1 .lut_mask = 64'hF0F0FFFF0000FFFF;
defparam \path|hexout0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N52
dffeas \path|hexout0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[1] .is_wysiwyg = "true";
defparam \path|hexout0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N57
cyclonev_lcell_comb \path|hexout0~2 (
// Equation(s):
// \path|hexout0~2_combout  = ( \timeCounter|out [3] & ( \counter|out [0] ) ) # ( \timeCounter|out [3] & ( !\counter|out [0] ) ) # ( !\timeCounter|out [3] & ( !\counter|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\counter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout0~2 .extended_lut = "off";
defparam \path|hexout0~2 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \path|hexout0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N58
dffeas \path|hexout0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[2] .is_wysiwyg = "true";
defparam \path|hexout0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N51
cyclonev_lcell_comb \path|Mux1~0 (
// Equation(s):
// \path|Mux1~0_combout  = ( !\counter|out [1] & ( \counter|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter|out [1]),
	.dataf(!\counter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux1~0 .extended_lut = "off";
defparam \path|Mux1~0 .lut_mask = 64'h00000000FFFF0000;
defparam \path|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N52
dffeas \path|hexout0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[3] .is_wysiwyg = "true";
defparam \path|hexout0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \path|hexout0~3 (
// Equation(s):
// \path|hexout0~3_combout  = ( \timeCounter|out [3] & ( \counter|out [0] ) ) # ( !\timeCounter|out [3] & ( \counter|out [0] ) ) # ( \timeCounter|out [3] & ( !\counter|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\counter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout0~3 .extended_lut = "off";
defparam \path|hexout0~3 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \path|hexout0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N13
dffeas \path|hexout0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[4] .is_wysiwyg = "true";
defparam \path|hexout0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \path|Mux5~0 (
// Equation(s):
// \path|Mux5~0_combout  = ( \counter|out [0] ) # ( !\counter|out [0] & ( \counter|out [1] ) )

	.dataa(!\counter|out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux5~0 .extended_lut = "off";
defparam \path|Mux5~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \path|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \path|hexout0[5]~feeder (
// Equation(s):
// \path|hexout0[5]~feeder_combout  = \path|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\path|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout0[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout0[5]~feeder .extended_lut = "off";
defparam \path|hexout0[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \path|hexout0[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N25
dffeas \path|hexout0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[5] .is_wysiwyg = "true";
defparam \path|hexout0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N19
dffeas \path|hexout0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout0[6] .is_wysiwyg = "true";
defparam \path|hexout0[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N36
cyclonev_lcell_comb \clockDivide|divided_clocks[0]~0 (
// Equation(s):
// \clockDivide|divided_clocks[0]~0_combout  = ( !\clockDivide|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clockDivide|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDivide|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDivide|divided_clocks[0]~0 .extended_lut = "off";
defparam \clockDivide|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \clockDivide|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N38
dffeas \clockDivide|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[0] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N0
cyclonev_lcell_comb \clockDivide|Add0~97 (
// Equation(s):
// \clockDivide|Add0~97_sumout  = SUM(( \clockDivide|divided_clocks [1] ) + ( \clockDivide|divided_clocks [0] ) + ( !VCC ))
// \clockDivide|Add0~98  = CARRY(( \clockDivide|divided_clocks [1] ) + ( \clockDivide|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [0]),
	.datad(!\clockDivide|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~97_sumout ),
	.cout(\clockDivide|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~97 .extended_lut = "off";
defparam \clockDivide|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \clockDivide|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N59
dffeas \clockDivide|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clockDivide|Add0~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[1] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N3
cyclonev_lcell_comb \clockDivide|Add0~93 (
// Equation(s):
// \clockDivide|Add0~93_sumout  = SUM(( \clockDivide|divided_clocks [2] ) + ( GND ) + ( \clockDivide|Add0~98  ))
// \clockDivide|Add0~94  = CARRY(( \clockDivide|divided_clocks [2] ) + ( GND ) + ( \clockDivide|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~93_sumout ),
	.cout(\clockDivide|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~93 .extended_lut = "off";
defparam \clockDivide|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N5
dffeas \clockDivide|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[2] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N6
cyclonev_lcell_comb \clockDivide|Add0~89 (
// Equation(s):
// \clockDivide|Add0~89_sumout  = SUM(( \clockDivide|divided_clocks [3] ) + ( GND ) + ( \clockDivide|Add0~94  ))
// \clockDivide|Add0~90  = CARRY(( \clockDivide|divided_clocks [3] ) + ( GND ) + ( \clockDivide|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~89_sumout ),
	.cout(\clockDivide|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~89 .extended_lut = "off";
defparam \clockDivide|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N7
dffeas \clockDivide|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[3] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N9
cyclonev_lcell_comb \clockDivide|Add0~85 (
// Equation(s):
// \clockDivide|Add0~85_sumout  = SUM(( \clockDivide|divided_clocks [4] ) + ( GND ) + ( \clockDivide|Add0~90  ))
// \clockDivide|Add0~86  = CARRY(( \clockDivide|divided_clocks [4] ) + ( GND ) + ( \clockDivide|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~85_sumout ),
	.cout(\clockDivide|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~85 .extended_lut = "off";
defparam \clockDivide|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N11
dffeas \clockDivide|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[4] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N12
cyclonev_lcell_comb \clockDivide|Add0~81 (
// Equation(s):
// \clockDivide|Add0~81_sumout  = SUM(( \clockDivide|divided_clocks [5] ) + ( GND ) + ( \clockDivide|Add0~86  ))
// \clockDivide|Add0~82  = CARRY(( \clockDivide|divided_clocks [5] ) + ( GND ) + ( \clockDivide|Add0~86  ))

	.dataa(gnd),
	.datab(!\clockDivide|divided_clocks [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~81_sumout ),
	.cout(\clockDivide|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~81 .extended_lut = "off";
defparam \clockDivide|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDivide|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N14
dffeas \clockDivide|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[5] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \clockDivide|Add0~77 (
// Equation(s):
// \clockDivide|Add0~77_sumout  = SUM(( \clockDivide|divided_clocks [6] ) + ( GND ) + ( \clockDivide|Add0~82  ))
// \clockDivide|Add0~78  = CARRY(( \clockDivide|divided_clocks [6] ) + ( GND ) + ( \clockDivide|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~77_sumout ),
	.cout(\clockDivide|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~77 .extended_lut = "off";
defparam \clockDivide|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N17
dffeas \clockDivide|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[6] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N18
cyclonev_lcell_comb \clockDivide|Add0~73 (
// Equation(s):
// \clockDivide|Add0~73_sumout  = SUM(( \clockDivide|divided_clocks [7] ) + ( GND ) + ( \clockDivide|Add0~78  ))
// \clockDivide|Add0~74  = CARRY(( \clockDivide|divided_clocks [7] ) + ( GND ) + ( \clockDivide|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~73_sumout ),
	.cout(\clockDivide|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~73 .extended_lut = "off";
defparam \clockDivide|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N20
dffeas \clockDivide|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[7] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N21
cyclonev_lcell_comb \clockDivide|Add0~69 (
// Equation(s):
// \clockDivide|Add0~69_sumout  = SUM(( \clockDivide|divided_clocks [8] ) + ( GND ) + ( \clockDivide|Add0~74  ))
// \clockDivide|Add0~70  = CARRY(( \clockDivide|divided_clocks [8] ) + ( GND ) + ( \clockDivide|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~69_sumout ),
	.cout(\clockDivide|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~69 .extended_lut = "off";
defparam \clockDivide|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N23
dffeas \clockDivide|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[8] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N24
cyclonev_lcell_comb \clockDivide|Add0~65 (
// Equation(s):
// \clockDivide|Add0~65_sumout  = SUM(( \clockDivide|divided_clocks [9] ) + ( GND ) + ( \clockDivide|Add0~70  ))
// \clockDivide|Add0~66  = CARRY(( \clockDivide|divided_clocks [9] ) + ( GND ) + ( \clockDivide|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~65_sumout ),
	.cout(\clockDivide|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~65 .extended_lut = "off";
defparam \clockDivide|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N26
dffeas \clockDivide|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[9] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N27
cyclonev_lcell_comb \clockDivide|Add0~61 (
// Equation(s):
// \clockDivide|Add0~61_sumout  = SUM(( \clockDivide|divided_clocks [10] ) + ( GND ) + ( \clockDivide|Add0~66  ))
// \clockDivide|Add0~62  = CARRY(( \clockDivide|divided_clocks [10] ) + ( GND ) + ( \clockDivide|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~61_sumout ),
	.cout(\clockDivide|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~61 .extended_lut = "off";
defparam \clockDivide|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N29
dffeas \clockDivide|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[10] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \clockDivide|Add0~57 (
// Equation(s):
// \clockDivide|Add0~57_sumout  = SUM(( \clockDivide|divided_clocks [11] ) + ( GND ) + ( \clockDivide|Add0~62  ))
// \clockDivide|Add0~58  = CARRY(( \clockDivide|divided_clocks [11] ) + ( GND ) + ( \clockDivide|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~57_sumout ),
	.cout(\clockDivide|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~57 .extended_lut = "off";
defparam \clockDivide|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N2
dffeas \clockDivide|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[11] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N3
cyclonev_lcell_comb \clockDivide|Add0~53 (
// Equation(s):
// \clockDivide|Add0~53_sumout  = SUM(( \clockDivide|divided_clocks [12] ) + ( GND ) + ( \clockDivide|Add0~58  ))
// \clockDivide|Add0~54  = CARRY(( \clockDivide|divided_clocks [12] ) + ( GND ) + ( \clockDivide|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~53_sumout ),
	.cout(\clockDivide|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~53 .extended_lut = "off";
defparam \clockDivide|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N5
dffeas \clockDivide|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[12] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N6
cyclonev_lcell_comb \clockDivide|Add0~49 (
// Equation(s):
// \clockDivide|Add0~49_sumout  = SUM(( \clockDivide|divided_clocks [13] ) + ( GND ) + ( \clockDivide|Add0~54  ))
// \clockDivide|Add0~50  = CARRY(( \clockDivide|divided_clocks [13] ) + ( GND ) + ( \clockDivide|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~49_sumout ),
	.cout(\clockDivide|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~49 .extended_lut = "off";
defparam \clockDivide|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N7
dffeas \clockDivide|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[13] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \clockDivide|Add0~45 (
// Equation(s):
// \clockDivide|Add0~45_sumout  = SUM(( \clockDivide|divided_clocks [14] ) + ( GND ) + ( \clockDivide|Add0~50  ))
// \clockDivide|Add0~46  = CARRY(( \clockDivide|divided_clocks [14] ) + ( GND ) + ( \clockDivide|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~45_sumout ),
	.cout(\clockDivide|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~45 .extended_lut = "off";
defparam \clockDivide|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N11
dffeas \clockDivide|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[14] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N12
cyclonev_lcell_comb \clockDivide|Add0~41 (
// Equation(s):
// \clockDivide|Add0~41_sumout  = SUM(( \clockDivide|divided_clocks [15] ) + ( GND ) + ( \clockDivide|Add0~46  ))
// \clockDivide|Add0~42  = CARRY(( \clockDivide|divided_clocks [15] ) + ( GND ) + ( \clockDivide|Add0~46  ))

	.dataa(gnd),
	.datab(!\clockDivide|divided_clocks [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~41_sumout ),
	.cout(\clockDivide|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~41 .extended_lut = "off";
defparam \clockDivide|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDivide|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N14
dffeas \clockDivide|divided_clocks[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[15] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \clockDivide|Add0~37 (
// Equation(s):
// \clockDivide|Add0~37_sumout  = SUM(( \clockDivide|divided_clocks [16] ) + ( GND ) + ( \clockDivide|Add0~42  ))
// \clockDivide|Add0~38  = CARRY(( \clockDivide|divided_clocks [16] ) + ( GND ) + ( \clockDivide|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~37_sumout ),
	.cout(\clockDivide|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~37 .extended_lut = "off";
defparam \clockDivide|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N17
dffeas \clockDivide|divided_clocks[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[16] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N18
cyclonev_lcell_comb \clockDivide|Add0~33 (
// Equation(s):
// \clockDivide|Add0~33_sumout  = SUM(( \clockDivide|divided_clocks [17] ) + ( GND ) + ( \clockDivide|Add0~38  ))
// \clockDivide|Add0~34  = CARRY(( \clockDivide|divided_clocks [17] ) + ( GND ) + ( \clockDivide|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~33_sumout ),
	.cout(\clockDivide|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~33 .extended_lut = "off";
defparam \clockDivide|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N20
dffeas \clockDivide|divided_clocks[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[17] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N21
cyclonev_lcell_comb \clockDivide|Add0~29 (
// Equation(s):
// \clockDivide|Add0~29_sumout  = SUM(( \clockDivide|divided_clocks [18] ) + ( GND ) + ( \clockDivide|Add0~34  ))
// \clockDivide|Add0~30  = CARRY(( \clockDivide|divided_clocks [18] ) + ( GND ) + ( \clockDivide|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~29_sumout ),
	.cout(\clockDivide|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~29 .extended_lut = "off";
defparam \clockDivide|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N23
dffeas \clockDivide|divided_clocks[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[18] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \clockDivide|Add0~25 (
// Equation(s):
// \clockDivide|Add0~25_sumout  = SUM(( \clockDivide|divided_clocks [19] ) + ( GND ) + ( \clockDivide|Add0~30  ))
// \clockDivide|Add0~26  = CARRY(( \clockDivide|divided_clocks [19] ) + ( GND ) + ( \clockDivide|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~25_sumout ),
	.cout(\clockDivide|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~25 .extended_lut = "off";
defparam \clockDivide|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N26
dffeas \clockDivide|divided_clocks[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[19] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N27
cyclonev_lcell_comb \clockDivide|Add0~21 (
// Equation(s):
// \clockDivide|Add0~21_sumout  = SUM(( \clockDivide|divided_clocks [20] ) + ( GND ) + ( \clockDivide|Add0~26  ))
// \clockDivide|Add0~22  = CARRY(( \clockDivide|divided_clocks [20] ) + ( GND ) + ( \clockDivide|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDivide|divided_clocks [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~21_sumout ),
	.cout(\clockDivide|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~21 .extended_lut = "off";
defparam \clockDivide|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDivide|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N29
dffeas \clockDivide|divided_clocks[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[20] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \clockDivide|Add0~17 (
// Equation(s):
// \clockDivide|Add0~17_sumout  = SUM(( \clockDivide|divided_clocks [21] ) + ( GND ) + ( \clockDivide|Add0~22  ))
// \clockDivide|Add0~18  = CARRY(( \clockDivide|divided_clocks [21] ) + ( GND ) + ( \clockDivide|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~17_sumout ),
	.cout(\clockDivide|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~17 .extended_lut = "off";
defparam \clockDivide|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N31
dffeas \clockDivide|divided_clocks[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[21] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \clockDivide|Add0~13 (
// Equation(s):
// \clockDivide|Add0~13_sumout  = SUM(( \clockDivide|divided_clocks [22] ) + ( GND ) + ( \clockDivide|Add0~18  ))
// \clockDivide|Add0~14  = CARRY(( \clockDivide|divided_clocks [22] ) + ( GND ) + ( \clockDivide|Add0~18  ))

	.dataa(!\clockDivide|divided_clocks [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~13_sumout ),
	.cout(\clockDivide|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~13 .extended_lut = "off";
defparam \clockDivide|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDivide|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N35
dffeas \clockDivide|divided_clocks[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[22] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \clockDivide|Add0~9 (
// Equation(s):
// \clockDivide|Add0~9_sumout  = SUM(( \clockDivide|divided_clocks [23] ) + ( GND ) + ( \clockDivide|Add0~14  ))
// \clockDivide|Add0~10  = CARRY(( \clockDivide|divided_clocks [23] ) + ( GND ) + ( \clockDivide|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~9_sumout ),
	.cout(\clockDivide|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~9 .extended_lut = "off";
defparam \clockDivide|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N38
dffeas \clockDivide|divided_clocks[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[23] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N39
cyclonev_lcell_comb \clockDivide|Add0~5 (
// Equation(s):
// \clockDivide|Add0~5_sumout  = SUM(( \clockDivide|divided_clocks [24] ) + ( GND ) + ( \clockDivide|Add0~10  ))
// \clockDivide|Add0~6  = CARRY(( \clockDivide|divided_clocks [24] ) + ( GND ) + ( \clockDivide|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~5_sumout ),
	.cout(\clockDivide|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~5 .extended_lut = "off";
defparam \clockDivide|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDivide|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N41
dffeas \clockDivide|divided_clocks[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[24] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \clockDivide|Add0~1 (
// Equation(s):
// \clockDivide|Add0~1_sumout  = SUM(( \clockDivide|divided_clocks [25] ) + ( GND ) + ( \clockDivide|Add0~6  ))

	.dataa(gnd),
	.datab(!\clockDivide|divided_clocks [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDivide|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDivide|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDivide|Add0~1 .extended_lut = "off";
defparam \clockDivide|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDivide|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N44
dffeas \clockDivide|divided_clocks[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clockDivide|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDivide|divided_clocks [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDivide|divided_clocks[25] .is_wysiwyg = "true";
defparam \clockDivide|divided_clocks[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N15
cyclonev_lcell_comb \path|selectedClock (
// Equation(s):
// \path|selectedClock~combout  = LCELL(( \CLOCK_50~input_o  & ( (!\timeCounter|out [3]) # (\clockDivide|divided_clocks [25]) ) ) # ( !\CLOCK_50~input_o  & ( (\clockDivide|divided_clocks [25] & \timeCounter|out [3]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDivide|divided_clocks [25]),
	.datad(!\timeCounter|out [3]),
	.datae(gnd),
	.dataf(!\CLOCK_50~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|selectedClock~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|selectedClock .extended_lut = "off";
defparam \path|selectedClock .lut_mask = 64'h000F000FFF0FFF0F;
defparam \path|selectedClock .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \incrCounter|out~0 (
// Equation(s):
// \incrCounter|out~0_combout  = (\KEY[0]~input_o  & (!\SW[9]~input_o  & !\incrCounter|out [0]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(!\incrCounter|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|out~0 .extended_lut = "off";
defparam \incrCounter|out~0 .lut_mask = 64'h4400440044004400;
defparam \incrCounter|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \incrCounter|out~2 (
// Equation(s):
// \incrCounter|out~2_combout  = ( \incrCounter|out [0] & ( (\KEY[0]~input_o  & (!\SW[9]~input_o  & !\incrCounter|out [1])) ) ) # ( !\incrCounter|out [0] & ( (\KEY[0]~input_o  & (!\SW[9]~input_o  & \incrCounter|out [1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(gnd),
	.datad(!\incrCounter|out [1]),
	.datae(gnd),
	.dataf(!\incrCounter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|out~2 .extended_lut = "off";
defparam \incrCounter|out~2 .lut_mask = 64'h0044004444004400;
defparam \incrCounter|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N59
dffeas \incrCounter|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrCounter|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\incrCounter|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\incrCounter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \incrCounter|out[1] .is_wysiwyg = "true";
defparam \incrCounter|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \incrCounter|out~3 (
// Equation(s):
// \incrCounter|out~3_combout  = ( \incrCounter|out [2] & ( \incrCounter|out [0] & ( (!\SW[9]~input_o  & (!\incrCounter|out [1] & \KEY[0]~input_o )) ) ) ) # ( !\incrCounter|out [2] & ( \incrCounter|out [0] & ( (!\SW[9]~input_o  & (\incrCounter|out [1] & 
// \KEY[0]~input_o )) ) ) ) # ( \incrCounter|out [2] & ( !\incrCounter|out [0] & ( (!\SW[9]~input_o  & \KEY[0]~input_o ) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\incrCounter|out [1]),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\incrCounter|out [2]),
	.dataf(!\incrCounter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|out~3 .extended_lut = "off";
defparam \incrCounter|out~3 .lut_mask = 64'h00000A0A02020808;
defparam \incrCounter|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N50
dffeas \incrCounter|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrCounter|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\incrCounter|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\incrCounter|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \incrCounter|out[2] .is_wysiwyg = "true";
defparam \incrCounter|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N33
cyclonev_lcell_comb \incrCounter|Add0~0 (
// Equation(s):
// \incrCounter|Add0~0_combout  = ( \incrCounter|out [0] & ( \incrCounter|out [2] & ( \incrCounter|out [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\incrCounter|out [1]),
	.datad(gnd),
	.datae(!\incrCounter|out [0]),
	.dataf(!\incrCounter|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|Add0~0 .extended_lut = "off";
defparam \incrCounter|Add0~0 .lut_mask = 64'h0000000000000F0F;
defparam \incrCounter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N24
cyclonev_lcell_comb \incrCounter|out[3]~4 (
// Equation(s):
// \incrCounter|out[3]~4_combout  = ( \incrCounter|out [3] & ( \incrCounter|Add0~0_combout  & ( (!\SW[9]~input_o  & \KEY[0]~input_o ) ) ) ) # ( !\incrCounter|out [3] & ( \incrCounter|Add0~0_combout  & ( (!\SW[9]~input_o  & (\V_GPIO~27_combout  & 
// \KEY[0]~input_o )) ) ) ) # ( \incrCounter|out [3] & ( !\incrCounter|Add0~0_combout  & ( (!\SW[9]~input_o  & \KEY[0]~input_o ) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\V_GPIO~27_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\incrCounter|out [3]),
	.dataf(!\incrCounter|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|out[3]~4 .extended_lut = "off";
defparam \incrCounter|out[3]~4 .lut_mask = 64'h00000A0A02020A0A;
defparam \incrCounter|out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N26
dffeas \incrCounter|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrCounter|out[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\incrCounter|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \incrCounter|out[3] .is_wysiwyg = "true";
defparam \incrCounter|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \incrCounter|out[0]~1 (
// Equation(s):
// \incrCounter|out[0]~1_combout  = ( \KEY[0]~input_o  & ( \incrCounter|out [3] & ( \SW[9]~input_o  ) ) ) # ( !\KEY[0]~input_o  & ( \incrCounter|out [3] ) ) # ( \KEY[0]~input_o  & ( !\incrCounter|out [3] & ( (\SW[9]~input_o ) # (\V_GPIO~27_combout ) ) ) ) # 
// ( !\KEY[0]~input_o  & ( !\incrCounter|out [3] ) )

	.dataa(!\V_GPIO~27_combout ),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\incrCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\incrCounter|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrCounter|out[0]~1 .extended_lut = "off";
defparam \incrCounter|out[0]~1 .lut_mask = 64'hFFFF5F5FFFFF0F0F;
defparam \incrCounter|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N56
dffeas \incrCounter|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\incrCounter|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\incrCounter|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\incrCounter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \incrCounter|out[0] .is_wysiwyg = "true";
defparam \incrCounter|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N51
cyclonev_lcell_comb \addrIterator|out~2 (
// Equation(s):
// \addrIterator|out~2_combout  = ( !\addrIterator|out [1] & ( \addrIterator|out [0] & ( (\timeCounter|out [3] & (!\SW[9]~input_o  & !\addrIterator|out [3])) ) ) ) # ( \addrIterator|out [1] & ( !\addrIterator|out [0] & ( (\timeCounter|out [3] & 
// (!\SW[9]~input_o  & !\addrIterator|out [3])) ) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\addrIterator|out [3]),
	.datae(!\addrIterator|out [1]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addrIterator|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addrIterator|out~2 .extended_lut = "off";
defparam \addrIterator|out~2 .lut_mask = 64'h0000500050000000;
defparam \addrIterator|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N33
cyclonev_lcell_comb \addrIterator|out[2]~1 (
// Equation(s):
// \addrIterator|out[2]~1_combout  = ( \addrIterator|out [3] & ( \timeCounter|out [3] ) ) # ( !\addrIterator|out [3] & ( \timeCounter|out [3] ) ) # ( \addrIterator|out [3] & ( !\timeCounter|out [3] ) ) # ( !\addrIterator|out [3] & ( !\timeCounter|out [3] & ( 
// \SW[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\addrIterator|out [3]),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addrIterator|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addrIterator|out[2]~1 .extended_lut = "off";
defparam \addrIterator|out[2]~1 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \addrIterator|out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N53
dffeas \addrIterator|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\addrIterator|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addrIterator|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addrIterator|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addrIterator|out[1] .is_wysiwyg = "true";
defparam \addrIterator|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \addrIterator|out~3 (
// Equation(s):
// \addrIterator|out~3_combout  = ( \addrIterator|out [2] & ( \addrIterator|out [0] & ( (!\addrIterator|out [3] & (!\SW[9]~input_o  & (!\addrIterator|out [1] & \timeCounter|out [3]))) ) ) ) # ( !\addrIterator|out [2] & ( \addrIterator|out [0] & ( 
// (!\addrIterator|out [3] & (!\SW[9]~input_o  & (\addrIterator|out [1] & \timeCounter|out [3]))) ) ) ) # ( \addrIterator|out [2] & ( !\addrIterator|out [0] & ( (!\addrIterator|out [3] & (!\SW[9]~input_o  & \timeCounter|out [3])) ) ) )

	.dataa(!\addrIterator|out [3]),
	.datab(!\SW[9]~input_o ),
	.datac(!\addrIterator|out [1]),
	.datad(!\timeCounter|out [3]),
	.datae(!\addrIterator|out [2]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addrIterator|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addrIterator|out~3 .extended_lut = "off";
defparam \addrIterator|out~3 .lut_mask = 64'h0000008800080080;
defparam \addrIterator|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N44
dffeas \addrIterator|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\addrIterator|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addrIterator|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addrIterator|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addrIterator|out[2] .is_wysiwyg = "true";
defparam \addrIterator|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N36
cyclonev_lcell_comb \addrIterator|out~4 (
// Equation(s):
// \addrIterator|out~4_combout  = ( !\addrIterator|out [3] & ( \addrIterator|out [0] & ( (\addrIterator|out [1] & (!\SW[9]~input_o  & (\timeCounter|out [3] & \addrIterator|out [2]))) ) ) )

	.dataa(!\addrIterator|out [1]),
	.datab(!\SW[9]~input_o ),
	.datac(!\timeCounter|out [3]),
	.datad(!\addrIterator|out [2]),
	.datae(!\addrIterator|out [3]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addrIterator|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addrIterator|out~4 .extended_lut = "off";
defparam \addrIterator|out~4 .lut_mask = 64'h0000000000040000;
defparam \addrIterator|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N38
dffeas \addrIterator|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\addrIterator|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addrIterator|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addrIterator|out[3] .is_wysiwyg = "true";
defparam \addrIterator|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \addrIterator|out~0 (
// Equation(s):
// \addrIterator|out~0_combout  = ( !\addrIterator|out [0] & ( !\addrIterator|out [3] & ( (!\SW[9]~input_o  & \timeCounter|out [3]) ) ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(!\addrIterator|out [0]),
	.dataf(!\addrIterator|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addrIterator|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addrIterator|out~0 .extended_lut = "off";
defparam \addrIterator|out~0 .lut_mask = 64'h0C0C000000000000;
defparam \addrIterator|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N8
dffeas \addrIterator|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\addrIterator|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addrIterator|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addrIterator|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addrIterator|out[0] .is_wysiwyg = "true";
defparam \addrIterator|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N57
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \path|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\timeCounter|out [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(!\timeCounter|out [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\incrCounter|out [3],\incrCounter|out [2],\incrCounter|out [1],\incrCounter|out [0]}),
	.portaaddr({\timeCounter|out [3],\timeCounter|out [2],\timeCounter|out [1],\timeCounter|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\addrIterator|out [3],\addrIterator|out [2],\addrIterator|out [1],\addrIterator|out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\path|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dataPathUnit:path|RAM8x16:ram|altsyncram:altsyncram_component|altsyncram_vfv1:auto_generated|ALTSYNCRAM";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \path|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N33
cyclonev_lcell_comb \path|Selector6~1 (
// Equation(s):
// \path|Selector6~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [3] & ( \path|ram|altsyncram_component|auto_generated|q_b [1] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [0]) # 
// (!\path|ram|altsyncram_component|auto_generated|q_b [2]) ) ) ) # ( \path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( (\path|ram|altsyncram_component|auto_generated|q_b [2]) # 
// (\path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( !\path|ram|altsyncram_component|auto_generated|q_b [0] $ 
// (!\path|ram|altsyncram_component|auto_generated|q_b [2]) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector6~1 .extended_lut = "off";
defparam \path|Selector6~1 .lut_mask = 64'h55AA55FF0000FFAA;
defparam \path|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \path|Selector6~0 (
// Equation(s):
// \path|Selector6~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [7] & ( \path|Selector6~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [5] & (!\path|ram|altsyncram_component|auto_generated|q_b [4] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.dataf(!\path|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector6~0 .extended_lut = "off";
defparam \path|Selector6~0 .lut_mask = 64'h0000000080800000;
defparam \path|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N52
dffeas \path|endingVal[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[0] .is_wysiwyg = "true";
defparam \path|endingVal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \path|hexout1~0 (
// Equation(s):
// \path|hexout1~0_combout  = ( \timeCounter|out [3] & ( \path|endingVal [0] ) ) # ( !\timeCounter|out [3] )

	.dataa(gnd),
	.datab(!\path|endingVal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1~0 .extended_lut = "off";
defparam \path|hexout1~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \path|hexout1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N4
dffeas \path|hexout1[0] (
	.clk(\path|selectedClock~combout ),
	.d(gnd),
	.asdata(\path|hexout1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[0] .is_wysiwyg = "true";
defparam \path|hexout1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \path|Selector5~1 (
// Equation(s):
// \path|Selector5~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [3] & ( \path|ram|altsyncram_component|auto_generated|q_b [1] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [2]) # 
// (!\path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [3] & ( \path|ram|altsyncram_component|auto_generated|q_b [1] & ( (\path|ram|altsyncram_component|auto_generated|q_b [2] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( \path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( (\path|ram|altsyncram_component|auto_generated|q_b [0]) # 
// (\path|ram|altsyncram_component|auto_generated|q_b [2]) ) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( (\path|ram|altsyncram_component|auto_generated|q_b [2] & 
// \path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector5~1 .extended_lut = "off";
defparam \path|Selector5~1 .lut_mask = 64'h05055F5F5050FAFA;
defparam \path|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \path|Selector5~0 (
// Equation(s):
// \path|Selector5~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [7] & ( \path|Selector5~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [6] & (!\path|ram|altsyncram_component|auto_generated|q_b [5] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [4])) ) ) )

	.dataa(gnd),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.dataf(!\path|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector5~0 .extended_lut = "off";
defparam \path|Selector5~0 .lut_mask = 64'h00000000C0000000;
defparam \path|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \path|endingVal[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[1] .is_wysiwyg = "true";
defparam \path|endingVal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \path|hexout1~1 (
// Equation(s):
// \path|hexout1~1_combout  = ( \timeCounter|out [3] & ( \path|endingVal [1] ) ) # ( !\timeCounter|out [3] )

	.dataa(!\path|endingVal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1~1 .extended_lut = "off";
defparam \path|hexout1~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \path|hexout1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N43
dffeas \path|hexout1[1] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[1] .is_wysiwyg = "true";
defparam \path|hexout1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N9
cyclonev_lcell_comb \path|Selector4~1 (
// Equation(s):
// \path|Selector4~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [1] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [3] & (!\path|ram|altsyncram_component|auto_generated|q_b [0] & !\path|ram|altsyncram_component|auto_generated|q_b 
// [2])) # (\path|ram|altsyncram_component|auto_generated|q_b [3] & ((!\path|ram|altsyncram_component|auto_generated|q_b [0]) # (!\path|ram|altsyncram_component|auto_generated|q_b [2]))) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( 
// (\path|ram|altsyncram_component|auto_generated|q_b [3] & ((\path|ram|altsyncram_component|auto_generated|q_b [2]) # (\path|ram|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector4~1 .extended_lut = "off";
defparam \path|Selector4~1 .lut_mask = 64'h05550555F550F550;
defparam \path|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N18
cyclonev_lcell_comb \path|Selector4~0 (
// Equation(s):
// \path|Selector4~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [5] & ( \path|Selector4~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [7] & (!\path|ram|altsyncram_component|auto_generated|q_b [4] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.dataf(!\path|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector4~0 .extended_lut = "off";
defparam \path|Selector4~0 .lut_mask = 64'h0000000080800000;
defparam \path|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \path|endingVal[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[2] .is_wysiwyg = "true";
defparam \path|endingVal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \path|hexout1~2 (
// Equation(s):
// \path|hexout1~2_combout  = (!\timeCounter|out [3]) # (\path|endingVal [2])

	.dataa(gnd),
	.datab(!\path|endingVal [2]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1~2 .extended_lut = "off";
defparam \path|hexout1~2 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \path|hexout1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N46
dffeas \path|hexout1[2] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[2] .is_wysiwyg = "true";
defparam \path|hexout1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \path|Selector3~1 (
// Equation(s):
// \path|Selector3~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [3] & ( \path|ram|altsyncram_component|auto_generated|q_b [2] & ( (\path|ram|altsyncram_component|auto_generated|q_b [1] & \path|ram|altsyncram_component|auto_generated|q_b 
// [0]) ) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [3] & ( \path|ram|altsyncram_component|auto_generated|q_b [2] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] $ (!\path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// \path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [2] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [1] & !\path|ram|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( 
// !\path|ram|altsyncram_component|auto_generated|q_b [3] & ( !\path|ram|altsyncram_component|auto_generated|q_b [2] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [0]) # (\path|ram|altsyncram_component|auto_generated|q_b [1]) ) ) )

	.dataa(gnd),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector3~1 .extended_lut = "off";
defparam \path|Selector3~1 .lut_mask = 64'hF3F3C0C03C3C0303;
defparam \path|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \path|Selector3~0 (
// Equation(s):
// \path|Selector3~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [7] & ( !\path|Selector3~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [6] & (!\path|ram|altsyncram_component|auto_generated|q_b [5] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [4])) ) ) )

	.dataa(gnd),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.dataf(!\path|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector3~0 .extended_lut = "off";
defparam \path|Selector3~0 .lut_mask = 64'hC000000000000000;
defparam \path|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N2
dffeas \path|endingVal[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[3] .is_wysiwyg = "true";
defparam \path|endingVal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N57
cyclonev_lcell_comb \path|hexout1[3]~feeder (
// Equation(s):
// \path|hexout1[3]~feeder_combout  = \path|endingVal [3]

	.dataa(!\path|endingVal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1[3]~feeder .extended_lut = "off";
defparam \path|hexout1[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \path|hexout1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N59
dffeas \path|hexout1[3] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1[3]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[3] .is_wysiwyg = "true";
defparam \path|hexout1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \path|Selector2~1 (
// Equation(s):
// \path|Selector2~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [2] & ( (\path|ram|altsyncram_component|auto_generated|q_b [1] & (!\path|ram|altsyncram_component|auto_generated|q_b [0] $ (\path|ram|altsyncram_component|auto_generated|q_b 
// [3]))) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [2] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [0] & ((!\path|ram|altsyncram_component|auto_generated|q_b [1]) # (!\path|ram|altsyncram_component|auto_generated|q_b [3]))) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector2~1 .extended_lut = "off";
defparam \path|Selector2~1 .lut_mask = 64'hAA88AA8822112211;
defparam \path|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N45
cyclonev_lcell_comb \path|Selector2~0 (
// Equation(s):
// \path|Selector2~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [7] & ( !\path|Selector2~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [5] & (!\path|ram|altsyncram_component|auto_generated|q_b [4] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.dataf(!\path|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector2~0 .extended_lut = "off";
defparam \path|Selector2~0 .lut_mask = 64'h8080000000000000;
defparam \path|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N46
dffeas \path|endingVal[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[4] .is_wysiwyg = "true";
defparam \path|endingVal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N48
cyclonev_lcell_comb \path|hexout1[4]~feeder (
// Equation(s):
// \path|hexout1[4]~feeder_combout  = \path|endingVal [4]

	.dataa(!\path|endingVal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1[4]~feeder .extended_lut = "off";
defparam \path|hexout1[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \path|hexout1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N50
dffeas \path|hexout1[4] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1[4]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[4] .is_wysiwyg = "true";
defparam \path|hexout1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N33
cyclonev_lcell_comb \path|Selector1~1 (
// Equation(s):
// \path|Selector1~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [2] & ( \path|ram|altsyncram_component|auto_generated|q_b [0] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] $ (\path|ram|altsyncram_component|auto_generated|q_b 
// [3]) ) ) ) # ( \path|ram|altsyncram_component|auto_generated|q_b [2] & ( !\path|ram|altsyncram_component|auto_generated|q_b [0] & ( !\path|ram|altsyncram_component|auto_generated|q_b [3] ) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [2] & ( 
// !\path|ram|altsyncram_component|auto_generated|q_b [0] & ( !\path|ram|altsyncram_component|auto_generated|q_b [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector1~1 .extended_lut = "off";
defparam \path|Selector1~1 .lut_mask = 64'hF0F0FF000000F00F;
defparam \path|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N36
cyclonev_lcell_comb \path|Selector1~0 (
// Equation(s):
// \path|Selector1~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [5] & ( !\path|Selector1~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [7] & (!\path|ram|altsyncram_component|auto_generated|q_b [4] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.dataf(!\path|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector1~0 .extended_lut = "off";
defparam \path|Selector1~0 .lut_mask = 64'h8080000000000000;
defparam \path|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N37
dffeas \path|endingVal[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[5] .is_wysiwyg = "true";
defparam \path|endingVal[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N51
cyclonev_lcell_comb \path|hexout1[5]~feeder (
// Equation(s):
// \path|hexout1[5]~feeder_combout  = \path|endingVal [5]

	.dataa(gnd),
	.datab(!\path|endingVal [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1[5]~feeder .extended_lut = "off";
defparam \path|hexout1[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \path|hexout1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N52
dffeas \path|hexout1[5] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1[5]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[5] .is_wysiwyg = "true";
defparam \path|hexout1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \path|Selector0~1 (
// Equation(s):
// \path|Selector0~1_combout  = ( \path|ram|altsyncram_component|auto_generated|q_b [1] & ( !\path|ram|altsyncram_component|auto_generated|q_b [3] $ (((\path|ram|altsyncram_component|auto_generated|q_b [0] & \path|ram|altsyncram_component|auto_generated|q_b 
// [2]))) ) ) # ( !\path|ram|altsyncram_component|auto_generated|q_b [1] & ( (!\path|ram|altsyncram_component|auto_generated|q_b [3] & ((\path|ram|altsyncram_component|auto_generated|q_b [2]))) # (\path|ram|altsyncram_component|auto_generated|q_b [3] & 
// (!\path|ram|altsyncram_component|auto_generated|q_b [0] & !\path|ram|altsyncram_component|auto_generated|q_b [2])) ) )

	.dataa(!\path|ram|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\path|ram|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector0~1 .extended_lut = "off";
defparam \path|Selector0~1 .lut_mask = 64'h0AF00AF0F0A5F0A5;
defparam \path|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \path|Selector0~0 (
// Equation(s):
// \path|Selector0~0_combout  = ( !\path|ram|altsyncram_component|auto_generated|q_b [7] & ( !\path|Selector0~1_combout  & ( (!\path|ram|altsyncram_component|auto_generated|q_b [6] & (!\path|ram|altsyncram_component|auto_generated|q_b [5] & 
// !\path|ram|altsyncram_component|auto_generated|q_b [4])) ) ) )

	.dataa(gnd),
	.datab(!\path|ram|altsyncram_component|auto_generated|q_b [6]),
	.datac(!\path|ram|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\path|ram|altsyncram_component|auto_generated|q_b [4]),
	.datae(!\path|ram|altsyncram_component|auto_generated|q_b [7]),
	.dataf(!\path|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Selector0~0 .extended_lut = "off";
defparam \path|Selector0~0 .lut_mask = 64'hC000000000000000;
defparam \path|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N38
dffeas \path|endingVal[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingVal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingVal[6] .is_wysiwyg = "true";
defparam \path|endingVal[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \path|hexout1~3 (
// Equation(s):
// \path|hexout1~3_combout  = (!\timeCounter|out [3]) # (\path|endingVal [6])

	.dataa(!\path|endingVal [6]),
	.datab(!\timeCounter|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout1~3 .extended_lut = "off";
defparam \path|hexout1~3 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \path|hexout1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N29
dffeas \path|hexout1[6] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout1[6] .is_wysiwyg = "true";
defparam \path|hexout1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \path|Mux33~0 (
// Equation(s):
// \path|Mux33~0_combout  = ( \addrIterator|out [1] & ( \addrIterator|out [3] ) ) # ( !\addrIterator|out [1] & ( (!\addrIterator|out [0] $ (!\addrIterator|out [2])) # (\addrIterator|out [3]) ) )

	.dataa(gnd),
	.datab(!\addrIterator|out [3]),
	.datac(!\addrIterator|out [0]),
	.datad(!\addrIterator|out [2]),
	.datae(gnd),
	.dataf(!\addrIterator|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux33~0 .extended_lut = "off";
defparam \path|Mux33~0 .lut_mask = 64'h3FF33FF333333333;
defparam \path|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N49
dffeas \path|endingAddr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[0] .is_wysiwyg = "true";
defparam \path|endingAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N21
cyclonev_lcell_comb \path|hexout2~0 (
// Equation(s):
// \path|hexout2~0_combout  = ( \timeCounter|out [3] & ( \path|endingAddr [0] ) ) # ( !\timeCounter|out [3] )

	.dataa(gnd),
	.datab(!\path|endingAddr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2~0 .extended_lut = "off";
defparam \path|hexout2~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \path|hexout2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N22
dffeas \path|hexout2[0] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[0] .is_wysiwyg = "true";
defparam \path|hexout2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N27
cyclonev_lcell_comb \path|Mux32~0 (
// Equation(s):
// \path|Mux32~0_combout  = ( \addrIterator|out [1] & ( \addrIterator|out [0] & ( \addrIterator|out [3] ) ) ) # ( !\addrIterator|out [1] & ( \addrIterator|out [0] & ( (\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) ) # ( \addrIterator|out [1] & ( 
// !\addrIterator|out [0] & ( (\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) ) # ( !\addrIterator|out [1] & ( !\addrIterator|out [0] & ( \addrIterator|out [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addrIterator|out [3]),
	.datad(!\addrIterator|out [2]),
	.datae(!\addrIterator|out [1]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux32~0 .extended_lut = "off";
defparam \path|Mux32~0 .lut_mask = 64'h0F0F0FFF0FFF0F0F;
defparam \path|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N29
dffeas \path|endingAddr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[1] .is_wysiwyg = "true";
defparam \path|endingAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \path|hexout2[1]~feeder (
// Equation(s):
// \path|hexout2[1]~feeder_combout  = \path|endingAddr [1]

	.dataa(!\path|endingAddr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2[1]~feeder .extended_lut = "off";
defparam \path|hexout2[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \path|hexout2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N25
dffeas \path|hexout2[1] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2[1]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[1] .is_wysiwyg = "true";
defparam \path|hexout2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N21
cyclonev_lcell_comb \path|Mux31~0 (
// Equation(s):
// \path|Mux31~0_combout  = ( \addrIterator|out [1] & ( \addrIterator|out [0] & ( \addrIterator|out [3] ) ) ) # ( !\addrIterator|out [1] & ( \addrIterator|out [0] & ( \addrIterator|out [3] ) ) ) # ( \addrIterator|out [1] & ( !\addrIterator|out [0] & ( 
// (!\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) ) # ( !\addrIterator|out [1] & ( !\addrIterator|out [0] & ( \addrIterator|out [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addrIterator|out [3]),
	.datad(!\addrIterator|out [2]),
	.datae(!\addrIterator|out [1]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux31~0 .extended_lut = "off";
defparam \path|Mux31~0 .lut_mask = 64'h0F0FFF0F0F0F0F0F;
defparam \path|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N23
dffeas \path|endingAddr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[2] .is_wysiwyg = "true";
defparam \path|endingAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \path|hexout2[2]~feeder (
// Equation(s):
// \path|hexout2[2]~feeder_combout  = \path|endingAddr [2]

	.dataa(gnd),
	.datab(!\path|endingAddr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2[2]~feeder .extended_lut = "off";
defparam \path|hexout2[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \path|hexout2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N8
dffeas \path|hexout2[2] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2[2]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[2] .is_wysiwyg = "true";
defparam \path|hexout2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \path|Mux30~0 (
// Equation(s):
// \path|Mux30~0_combout  = ( \addrIterator|out [1] & ( \addrIterator|out [0] & ( (\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) ) # ( !\addrIterator|out [1] & ( \addrIterator|out [0] & ( (!\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) ) # ( 
// \addrIterator|out [1] & ( !\addrIterator|out [0] & ( \addrIterator|out [3] ) ) ) # ( !\addrIterator|out [1] & ( !\addrIterator|out [0] & ( (\addrIterator|out [2]) # (\addrIterator|out [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addrIterator|out [3]),
	.datad(!\addrIterator|out [2]),
	.datae(!\addrIterator|out [1]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux30~0 .extended_lut = "off";
defparam \path|Mux30~0 .lut_mask = 64'h0FFF0F0FFF0F0FFF;
defparam \path|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N53
dffeas \path|endingAddr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[3] .is_wysiwyg = "true";
defparam \path|endingAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \path|hexout2[3]~feeder (
// Equation(s):
// \path|hexout2[3]~feeder_combout  = \path|endingAddr [3]

	.dataa(!\path|endingAddr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2[3]~feeder .extended_lut = "off";
defparam \path|hexout2[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \path|hexout2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N52
dffeas \path|hexout2[3] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2[3]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[3] .is_wysiwyg = "true";
defparam \path|hexout2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \path|Mux29~0 (
// Equation(s):
// \path|Mux29~0_combout  = ( \addrIterator|out [0] & ( \addrIterator|out [1] ) ) # ( !\addrIterator|out [0] & ( \addrIterator|out [1] & ( \addrIterator|out [3] ) ) ) # ( \addrIterator|out [0] & ( !\addrIterator|out [1] ) ) # ( !\addrIterator|out [0] & ( 
// !\addrIterator|out [1] & ( (\addrIterator|out [3]) # (\addrIterator|out [2]) ) ) )

	.dataa(gnd),
	.datab(!\addrIterator|out [2]),
	.datac(!\addrIterator|out [3]),
	.datad(gnd),
	.datae(!\addrIterator|out [0]),
	.dataf(!\addrIterator|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux29~0 .extended_lut = "off";
defparam \path|Mux29~0 .lut_mask = 64'h3F3FFFFF0F0FFFFF;
defparam \path|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N40
dffeas \path|endingAddr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[4] .is_wysiwyg = "true";
defparam \path|endingAddr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N54
cyclonev_lcell_comb \path|hexout2[4]~feeder (
// Equation(s):
// \path|hexout2[4]~feeder_combout  = \path|endingAddr [4]

	.dataa(gnd),
	.datab(!\path|endingAddr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2[4]~feeder .extended_lut = "off";
defparam \path|hexout2[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \path|hexout2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N55
dffeas \path|hexout2[4] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2[4]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[4] .is_wysiwyg = "true";
defparam \path|hexout2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \path|Mux28~0 (
// Equation(s):
// \path|Mux28~0_combout  = ( \addrIterator|out [2] & ( \addrIterator|out [0] & ( (\addrIterator|out [3]) # (\addrIterator|out [1]) ) ) ) # ( !\addrIterator|out [2] & ( \addrIterator|out [0] ) ) # ( \addrIterator|out [2] & ( !\addrIterator|out [0] & ( 
// \addrIterator|out [3] ) ) ) # ( !\addrIterator|out [2] & ( !\addrIterator|out [0] & ( (\addrIterator|out [3]) # (\addrIterator|out [1]) ) ) )

	.dataa(gnd),
	.datab(!\addrIterator|out [1]),
	.datac(!\addrIterator|out [3]),
	.datad(gnd),
	.datae(!\addrIterator|out [2]),
	.dataf(!\addrIterator|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux28~0 .extended_lut = "off";
defparam \path|Mux28~0 .lut_mask = 64'h3F3F0F0FFFFF3F3F;
defparam \path|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \path|endingAddr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[5] .is_wysiwyg = "true";
defparam \path|endingAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \path|hexout2[5]~feeder (
// Equation(s):
// \path|hexout2[5]~feeder_combout  = \path|endingAddr [5]

	.dataa(gnd),
	.datab(!\path|endingAddr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2[5]~feeder .extended_lut = "off";
defparam \path|hexout2[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \path|hexout2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N22
dffeas \path|hexout2[5] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout2[5]~feeder_combout ),
	.asdata(\path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\timeCounter|out [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[5] .is_wysiwyg = "true";
defparam \path|hexout2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \path|Mux27~0 (
// Equation(s):
// \path|Mux27~0_combout  = ( \addrIterator|out [1] & ( ((\addrIterator|out [0] & \addrIterator|out [2])) # (\addrIterator|out [3]) ) ) # ( !\addrIterator|out [1] & ( (!\addrIterator|out [2]) # (\addrIterator|out [3]) ) )

	.dataa(!\addrIterator|out [0]),
	.datab(!\addrIterator|out [3]),
	.datac(gnd),
	.datad(!\addrIterator|out [2]),
	.datae(gnd),
	.dataf(!\addrIterator|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux27~0 .extended_lut = "off";
defparam \path|Mux27~0 .lut_mask = 64'hFF33FF3333773377;
defparam \path|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N53
dffeas \path|endingAddr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|endingAddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|endingAddr[6] .is_wysiwyg = "true";
defparam \path|endingAddr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N45
cyclonev_lcell_comb \path|hexout2~1 (
// Equation(s):
// \path|hexout2~1_combout  = ( \timeCounter|out [3] & ( \path|endingAddr [6] ) ) # ( !\timeCounter|out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\path|endingAddr [6]),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout2~1 .extended_lut = "off";
defparam \path|hexout2~1 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \path|hexout2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N26
dffeas \path|hexout2[6] (
	.clk(\path|selectedClock~combout ),
	.d(gnd),
	.asdata(\path|hexout2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout2[6] .is_wysiwyg = "true";
defparam \path|hexout2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \zeroOccupied~0 (
// Equation(s):
// \zeroOccupied~0_combout  = LCELL(( !\V_GPIO[29]~input_o  & ( !\V_GPIO[28]~input_o  & ( !\V_GPIO[30]~input_o  ) ) ))

	.dataa(gnd),
	.datab(!\V_GPIO[30]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\V_GPIO[29]~input_o ),
	.dataf(!\V_GPIO[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zeroOccupied~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zeroOccupied~0 .extended_lut = "off";
defparam \zeroOccupied~0 .lut_mask = 64'hCCCC000000000000;
defparam \zeroOccupied~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \controls|ps~1 (
// Equation(s):
// \controls|ps~1_combout  = ( \controls|ps [0] & ( \zeroOccupied~0_combout  & ( (!\SW[9]~input_o  & \controls|ps [1]) ) ) ) # ( !\controls|ps [0] & ( \zeroOccupied~0_combout  & ( (!\SW[9]~input_o  & ((!\controls|ps [1] & (\V_GPIO~5_combout )) # 
// (\controls|ps [1] & ((\timeCounter|out [3]))))) ) ) ) # ( \controls|ps [0] & ( !\zeroOccupied~0_combout  & ( !\SW[9]~input_o  ) ) ) # ( !\controls|ps [0] & ( !\zeroOccupied~0_combout  & ( (!\SW[9]~input_o  & ((!\controls|ps [1] & (\V_GPIO~5_combout )) # 
// (\controls|ps [1] & ((\timeCounter|out [3]))))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\V_GPIO~5_combout ),
	.datac(!\timeCounter|out [3]),
	.datad(!\controls|ps [1]),
	.datae(!\controls|ps [0]),
	.dataf(!\zeroOccupied~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controls|ps~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controls|ps~1 .extended_lut = "off";
defparam \controls|ps~1 .lut_mask = 64'h220AAAAA220A00AA;
defparam \controls|ps~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N2
dffeas \controls|ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controls|ps~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controls|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controls|ps[0] .is_wysiwyg = "true";
defparam \controls|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N57
cyclonev_lcell_comb \controls|ps~0 (
// Equation(s):
// \controls|ps~0_combout  = ( \controls|ps [1] & ( \zeroOccupied~0_combout  & ( !\SW[9]~input_o  ) ) ) # ( !\controls|ps [1] & ( \zeroOccupied~0_combout  & ( (!\SW[9]~input_o  & \controls|ps [0]) ) ) ) # ( \controls|ps [1] & ( !\zeroOccupied~0_combout  & ( 
// !\SW[9]~input_o  ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controls|ps [0]),
	.datae(!\controls|ps [1]),
	.dataf(!\zeroOccupied~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controls|ps~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controls|ps~0 .extended_lut = "off";
defparam \controls|ps~0 .lut_mask = 64'h0000AAAA00AAAAAA;
defparam \controls|ps~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N59
dffeas \controls|ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\controls|ps~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controls|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controls|ps[1] .is_wysiwyg = "true";
defparam \controls|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \path|Mux12~0 (
// Equation(s):
// \path|Mux12~0_combout  = ( \timeCounter|out [1] & ( \timeCounter|out [3] ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [2] & ((\timeCounter|out [0]))) # (\timeCounter|out [2] & ((!\timeCounter|out [0]) # (\timeCounter|out [3]))) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux12~0 .extended_lut = "off";
defparam \path|Mux12~0 .lut_mask = 64'h3D3D3D3D55555555;
defparam \path|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N37
dffeas \path|rushHourBegin[0] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[0] .is_wysiwyg = "true";
defparam \path|rushHourBegin[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \path|hexout3~0 (
// Equation(s):
// \path|hexout3~0_combout  = ( \controls|ps [0] & ( \path|rushHourBegin [0] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) ) # ( !\controls|ps [0] & ( \path|rushHourBegin [0] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # 
// (\counter|out [0]) ) ) ) # ( \controls|ps [0] & ( !\path|rushHourBegin [0] & ( (!\timeCounter|out [3] & (((\counter|out [1])) # (\counter|out [0]))) # (\timeCounter|out [3] & (((!\controls|ps [1])))) ) ) ) # ( !\controls|ps [0] & ( !\path|rushHourBegin 
// [0] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) )

	.dataa(!\counter|out [0]),
	.datab(!\timeCounter|out [3]),
	.datac(!\controls|ps [1]),
	.datad(!\counter|out [1]),
	.datae(!\controls|ps [0]),
	.dataf(!\path|rushHourBegin [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3~0 .extended_lut = "off";
defparam \path|hexout3~0 .lut_mask = 64'h77FF74FC77FF77FF;
defparam \path|hexout3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N7
dffeas \path|hexout3[0] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[0] .is_wysiwyg = "true";
defparam \path|hexout3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \path|hexout3[1]~feeder (
// Equation(s):
// \path|hexout3[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3[1]~feeder .extended_lut = "off";
defparam \path|hexout3[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout3[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \path|Mux11~0 (
// Equation(s):
// \path|Mux11~0_combout  = ( \timeCounter|out [1] & ( ((\timeCounter|out [2] & !\timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [3] & (\timeCounter|out [2] & \timeCounter|out [0])) # (\timeCounter|out [3] 
// & ((\timeCounter|out [0]) # (\timeCounter|out [2]))) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux11~0 .extended_lut = "off";
defparam \path|Mux11~0 .lut_mask = 64'h1717171775757575;
defparam \path|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N49
dffeas \path|rushHourBegin[1] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[1] .is_wysiwyg = "true";
defparam \path|rushHourBegin[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N33
cyclonev_lcell_comb \path|hexout3~1 (
// Equation(s):
// \path|hexout3~1_combout  = (\timeCounter|out [3] & (\controls|ps [1] & \controls|ps [0]))

	.dataa(!\timeCounter|out [3]),
	.datab(!\controls|ps [1]),
	.datac(!\controls|ps [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3~1 .extended_lut = "off";
defparam \path|hexout3~1 .lut_mask = 64'h0101010101010101;
defparam \path|hexout3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N43
dffeas \path|hexout3[1] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3[1]~feeder_combout ),
	.asdata(\path|rushHourBegin [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[1] .is_wysiwyg = "true";
defparam \path|hexout3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \path|hexout3[2]~feeder (
// Equation(s):
// \path|hexout3[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3[2]~feeder .extended_lut = "off";
defparam \path|hexout3[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout3[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \path|Mux10~0 (
// Equation(s):
// \path|Mux10~0_combout  = ( \timeCounter|out [1] & ( ((!\timeCounter|out [2] & !\timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (\timeCounter|out [3] & ((\timeCounter|out [0]) # (\timeCounter|out [2]))) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux10~0 .extended_lut = "off";
defparam \path|Mux10~0 .lut_mask = 64'h15151515D5D5D5D5;
defparam \path|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N52
dffeas \path|rushHourBegin[2] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[2] .is_wysiwyg = "true";
defparam \path|rushHourBegin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N31
dffeas \path|hexout3[2] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3[2]~feeder_combout ),
	.asdata(\path|rushHourBegin [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[2] .is_wysiwyg = "true";
defparam \path|hexout3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \path|hexout3[3]~feeder (
// Equation(s):
// \path|hexout3[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3[3]~feeder .extended_lut = "off";
defparam \path|hexout3[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout3[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \path|Mux9~0 (
// Equation(s):
// \path|Mux9~0_combout  = ( \timeCounter|out [1] & ( ((\timeCounter|out [2] & \timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [2] & ((\timeCounter|out [0]))) # (\timeCounter|out [2] & ((!\timeCounter|out 
// [0]) # (\timeCounter|out [3]))) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux9~0 .extended_lut = "off";
defparam \path|Mux9~0 .lut_mask = 64'h3D3D3D3D57575757;
defparam \path|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N13
dffeas \path|rushHourBegin[3] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[3] .is_wysiwyg = "true";
defparam \path|rushHourBegin[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y14_N34
dffeas \path|hexout3[3] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3[3]~feeder_combout ),
	.asdata(\path|rushHourBegin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[3] .is_wysiwyg = "true";
defparam \path|hexout3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \path|Mux8~0 (
// Equation(s):
// \path|Mux8~0_combout  = ( \timeCounter|out [1] & ( (\timeCounter|out [0]) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (\timeCounter|out [0]) # (\timeCounter|out [2]) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux8~0 .extended_lut = "off";
defparam \path|Mux8~0 .lut_mask = 64'h3F3F3F3F5F5F5F5F;
defparam \path|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N40
dffeas \path|rushHourBegin[4] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[4] .is_wysiwyg = "true";
defparam \path|rushHourBegin[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N9
cyclonev_lcell_comb \path|hexout3~2 (
// Equation(s):
// \path|hexout3~2_combout  = ( \controls|ps [0] & ( \path|rushHourBegin [4] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) ) # ( !\controls|ps [0] & ( \path|rushHourBegin [4] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # 
// (\counter|out [0]) ) ) ) # ( \controls|ps [0] & ( !\path|rushHourBegin [4] & ( (!\timeCounter|out [3] & (((\counter|out [1])) # (\counter|out [0]))) # (\timeCounter|out [3] & (((!\controls|ps [1])))) ) ) ) # ( !\controls|ps [0] & ( !\path|rushHourBegin 
// [4] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) )

	.dataa(!\counter|out [0]),
	.datab(!\timeCounter|out [3]),
	.datac(!\counter|out [1]),
	.datad(!\controls|ps [1]),
	.datae(!\controls|ps [0]),
	.dataf(!\path|rushHourBegin [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3~2 .extended_lut = "off";
defparam \path|hexout3~2 .lut_mask = 64'h7F7F7F4C7F7F7F7F;
defparam \path|hexout3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N10
dffeas \path|hexout3[4] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[4] .is_wysiwyg = "true";
defparam \path|hexout3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \path|Mux7~0 (
// Equation(s):
// \path|Mux7~0_combout  = ( \timeCounter|out [1] & ( ((!\timeCounter|out [2]) # (\timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [2] & ((\timeCounter|out [0]))) # (\timeCounter|out [2] & (\timeCounter|out 
// [3])) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux7~0 .extended_lut = "off";
defparam \path|Mux7~0 .lut_mask = 64'h1D1D1D1DDFDFDFDF;
defparam \path|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N56
dffeas \path|rushHourBegin[5] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[5] .is_wysiwyg = "true";
defparam \path|rushHourBegin[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \path|hexout3~3 (
// Equation(s):
// \path|hexout3~3_combout  = ( \controls|ps [0] & ( \path|rushHourBegin [5] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) ) # ( !\controls|ps [0] & ( \path|rushHourBegin [5] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # 
// (\counter|out [0]) ) ) ) # ( \controls|ps [0] & ( !\path|rushHourBegin [5] & ( (!\timeCounter|out [3] & (((\counter|out [1])) # (\counter|out [0]))) # (\timeCounter|out [3] & (((!\controls|ps [1])))) ) ) ) # ( !\controls|ps [0] & ( !\path|rushHourBegin 
// [5] & ( ((\counter|out [1]) # (\timeCounter|out [3])) # (\counter|out [0]) ) ) )

	.dataa(!\counter|out [0]),
	.datab(!\timeCounter|out [3]),
	.datac(!\controls|ps [1]),
	.datad(!\counter|out [1]),
	.datae(!\controls|ps [0]),
	.dataf(!\path|rushHourBegin [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3~3 .extended_lut = "off";
defparam \path|hexout3~3 .lut_mask = 64'h77FF74FC77FF77FF;
defparam \path|hexout3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N20
dffeas \path|hexout3[5] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[5] .is_wysiwyg = "true";
defparam \path|hexout3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \path|Mux6~0 (
// Equation(s):
// \path|Mux6~0_combout  = ( \timeCounter|out [1] & ( ((\timeCounter|out [2] & \timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [3] & (!\timeCounter|out [2])) # (\timeCounter|out [3] & ((\timeCounter|out 
// [0]) # (\timeCounter|out [2]))) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [2]),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux6~0 .extended_lut = "off";
defparam \path|Mux6~0 .lut_mask = 64'h9D9D9D9D57575757;
defparam \path|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N59
dffeas \path|rushHourBegin[6] (
	.clk(\V_GPIO~5_combout ),
	.d(\path|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourBegin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourBegin[6] .is_wysiwyg = "true";
defparam \path|rushHourBegin[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \path|hexout3~4 (
// Equation(s):
// \path|hexout3~4_combout  = ( \controls|ps [0] & ( \path|rushHourBegin [6] & ( (!\timeCounter|out [3] & (((\counter|out [1])) # (\counter|out [0]))) # (\timeCounter|out [3] & (((\controls|ps [1])))) ) ) ) # ( !\controls|ps [0] & ( \path|rushHourBegin [6] & 
// ( (!\timeCounter|out [3] & ((\counter|out [1]) # (\counter|out [0]))) ) ) ) # ( \controls|ps [0] & ( !\path|rushHourBegin [6] & ( (!\timeCounter|out [3] & ((\counter|out [1]) # (\counter|out [0]))) ) ) ) # ( !\controls|ps [0] & ( !\path|rushHourBegin [6] 
// & ( (!\timeCounter|out [3] & ((\counter|out [1]) # (\counter|out [0]))) ) ) )

	.dataa(!\counter|out [0]),
	.datab(!\timeCounter|out [3]),
	.datac(!\controls|ps [1]),
	.datad(!\counter|out [1]),
	.datae(!\controls|ps [0]),
	.dataf(!\path|rushHourBegin [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout3~4 .extended_lut = "off";
defparam \path|hexout3~4 .lut_mask = 64'h44CC44CC44CC47CF;
defparam \path|hexout3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N2
dffeas \path|hexout3[6] (
	.clk(\path|selectedClock~combout ),
	.d(\path|hexout3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout3[6] .is_wysiwyg = "true";
defparam \path|hexout3[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N3
cyclonev_lcell_comb \path|hexout4[0]~feeder (
// Equation(s):
// \path|hexout4[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[0]~feeder .extended_lut = "off";
defparam \path|hexout4[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N21
cyclonev_lcell_comb \path|Mux19~0 (
// Equation(s):
// \path|Mux19~0_combout  = ( \timeCounter|out [1] & ( \timeCounter|out [3] ) ) # ( !\timeCounter|out [1] & ( !\timeCounter|out [2] $ (((!\timeCounter|out [0]) # (\timeCounter|out [3]))) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux19~0 .extended_lut = "off";
defparam \path|Mux19~0 .lut_mask = 64'h656565650F0F0F0F;
defparam \path|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N23
dffeas \path|rushHourEnd[0] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[0] .is_wysiwyg = "true";
defparam \path|rushHourEnd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N4
dffeas \path|hexout4[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[0]~feeder_combout ),
	.asdata(\path|rushHourEnd [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[0] .is_wysiwyg = "true";
defparam \path|hexout4[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N6
cyclonev_lcell_comb \path|hexout4[1]~feeder (
// Equation(s):
// \path|hexout4[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[1]~feeder .extended_lut = "off";
defparam \path|hexout4[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N48
cyclonev_lcell_comb \path|Mux18~0 (
// Equation(s):
// \path|Mux18~0_combout  = ( \timeCounter|out [1] & ( ((\timeCounter|out [2] & !\timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (\timeCounter|out [2] & ((\timeCounter|out [3]) # (\timeCounter|out [0]))) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux18~0 .extended_lut = "off";
defparam \path|Mux18~0 .lut_mask = 64'h151515154F4F4F4F;
defparam \path|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N50
dffeas \path|rushHourEnd[1] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[1] .is_wysiwyg = "true";
defparam \path|rushHourEnd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \path|hexout4[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[1]~feeder_combout ),
	.asdata(\path|rushHourEnd [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[1] .is_wysiwyg = "true";
defparam \path|hexout4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \path|hexout4[2]~feeder (
// Equation(s):
// \path|hexout4[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[2]~feeder .extended_lut = "off";
defparam \path|hexout4[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N18
cyclonev_lcell_comb \path|Mux17~0 (
// Equation(s):
// \path|Mux17~0_combout  = ( \timeCounter|out [1] & ( ((!\timeCounter|out [2] & !\timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( (\timeCounter|out [2] & \timeCounter|out [3]) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux17~0 .extended_lut = "off";
defparam \path|Mux17~0 .lut_mask = 64'h050505058F8F8F8F;
defparam \path|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N20
dffeas \path|rushHourEnd[2] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[2] .is_wysiwyg = "true";
defparam \path|rushHourEnd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N1
dffeas \path|hexout4[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[2]~feeder_combout ),
	.asdata(\path|rushHourEnd [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[2] .is_wysiwyg = "true";
defparam \path|hexout4[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N9
cyclonev_lcell_comb \path|hexout4[3]~feeder (
// Equation(s):
// \path|hexout4[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[3]~feeder .extended_lut = "off";
defparam \path|hexout4[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N51
cyclonev_lcell_comb \path|Mux16~0 (
// Equation(s):
// \path|Mux16~0_combout  = ( \timeCounter|out [1] & ( (\timeCounter|out [2] & (\timeCounter|out [0] & !\timeCounter|out [3])) ) ) # ( !\timeCounter|out [1] & ( (!\timeCounter|out [3] & (!\timeCounter|out [2] $ (!\timeCounter|out [0]))) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux16~0 .extended_lut = "off";
defparam \path|Mux16~0 .lut_mask = 64'h6060606010101010;
defparam \path|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N53
dffeas \path|rushHourEnd[3] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[3] .is_wysiwyg = "true";
defparam \path|rushHourEnd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N10
dffeas \path|hexout4[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[3]~feeder_combout ),
	.asdata(\path|rushHourEnd [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[3] .is_wysiwyg = "true";
defparam \path|hexout4[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N36
cyclonev_lcell_comb \path|hexout4[4]~feeder (
// Equation(s):
// \path|hexout4[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[4]~feeder .extended_lut = "off";
defparam \path|hexout4[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N15
cyclonev_lcell_comb \path|Mux15~0 (
// Equation(s):
// \path|Mux15~0_combout  = ( \timeCounter|out [0] & ( (!\timeCounter|out [3]) # ((!\timeCounter|out [2] & !\timeCounter|out [1])) ) ) # ( !\timeCounter|out [0] & ( (\timeCounter|out [2] & (!\timeCounter|out [1] & !\timeCounter|out [3])) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(gnd),
	.datac(!\timeCounter|out [1]),
	.datad(!\timeCounter|out [3]),
	.datae(gnd),
	.dataf(!\timeCounter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux15~0 .extended_lut = "off";
defparam \path|Mux15~0 .lut_mask = 64'h50005000FFA0FFA0;
defparam \path|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N17
dffeas \path|rushHourEnd[4] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[4] .is_wysiwyg = "true";
defparam \path|rushHourEnd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N37
dffeas \path|hexout4[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[4]~feeder_combout ),
	.asdata(\path|rushHourEnd [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[4] .is_wysiwyg = "true";
defparam \path|hexout4[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N30
cyclonev_lcell_comb \path|hexout4[5]~feeder (
// Equation(s):
// \path|hexout4[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|hexout4[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|hexout4[5]~feeder .extended_lut = "off";
defparam \path|hexout4[5]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \path|hexout4[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \path|Mux14~0 (
// Equation(s):
// \path|Mux14~0_combout  = ( \timeCounter|out [0] & ( (!\timeCounter|out [3] & ((!\timeCounter|out [2]) # (\timeCounter|out [1]))) ) ) # ( !\timeCounter|out [0] & ( (!\timeCounter|out [3] & (\timeCounter|out [1] & !\timeCounter|out [2])) ) )

	.dataa(!\timeCounter|out [3]),
	.datab(!\timeCounter|out [1]),
	.datac(!\timeCounter|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux14~0 .extended_lut = "off";
defparam \path|Mux14~0 .lut_mask = 64'h20202020A2A2A2A2;
defparam \path|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N44
dffeas \path|rushHourEnd[5] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[5] .is_wysiwyg = "true";
defparam \path|rushHourEnd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N31
dffeas \path|hexout4[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|hexout4[5]~feeder_combout ),
	.asdata(\path|rushHourEnd [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[5] .is_wysiwyg = "true";
defparam \path|hexout4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \timeCounter|out[3]~_wirecell (
// Equation(s):
// \timeCounter|out[3]~_wirecell_combout  = ( !\timeCounter|out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timeCounter|out[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timeCounter|out[3]~_wirecell .extended_lut = "off";
defparam \timeCounter|out[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \timeCounter|out[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N12
cyclonev_lcell_comb \path|Mux13~0 (
// Equation(s):
// \path|Mux13~0_combout  = ( \timeCounter|out [1] & ( ((\timeCounter|out [2] & \timeCounter|out [0])) # (\timeCounter|out [3]) ) ) # ( !\timeCounter|out [1] & ( !\timeCounter|out [2] $ (\timeCounter|out [3]) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux13~0 .extended_lut = "off";
defparam \path|Mux13~0 .lut_mask = 64'hA5A5A5A51F1F1F1F;
defparam \path|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N14
dffeas \path|rushHourEnd[6] (
	.clk(\zeroOccupied~0_combout ),
	.d(\path|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|rushHourEnd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|rushHourEnd[6] .is_wysiwyg = "true";
defparam \path|rushHourEnd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \path|hexout4[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timeCounter|out[3]~_wirecell_combout ),
	.asdata(\path|rushHourEnd [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\path|hexout3~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout4[6] .is_wysiwyg = "true";
defparam \path|hexout4[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N24
cyclonev_lcell_comb \path|Mux26~0 (
// Equation(s):
// \path|Mux26~0_combout  = ( \timeCounter|out [3] ) # ( !\timeCounter|out [3] & ( (!\timeCounter|out [1] & (!\timeCounter|out [2] $ (!\timeCounter|out [0]))) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [1]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux26~0 .extended_lut = "off";
defparam \path|Mux26~0 .lut_mask = 64'h6060FFFF6060FFFF;
defparam \path|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N26
dffeas \path|hexout5[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[0] .is_wysiwyg = "true";
defparam \path|hexout5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N45
cyclonev_lcell_comb \path|Mux25~0 (
// Equation(s):
// \path|Mux25~0_combout  = ( \timeCounter|out [3] & ( \timeCounter|out [1] ) ) # ( !\timeCounter|out [3] & ( \timeCounter|out [1] & ( (\timeCounter|out [2] & !\timeCounter|out [0]) ) ) ) # ( \timeCounter|out [3] & ( !\timeCounter|out [1] ) ) # ( 
// !\timeCounter|out [3] & ( !\timeCounter|out [1] & ( (\timeCounter|out [2] & \timeCounter|out [0]) ) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(gnd),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux25~0 .extended_lut = "off";
defparam \path|Mux25~0 .lut_mask = 64'h0505FFFF5050FFFF;
defparam \path|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N46
dffeas \path|hexout5[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[1] .is_wysiwyg = "true";
defparam \path|hexout5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N3
cyclonev_lcell_comb \path|Mux24~0 (
// Equation(s):
// \path|Mux24~0_combout  = ( \timeCounter|out [3] & ( \timeCounter|out [1] ) ) # ( !\timeCounter|out [3] & ( \timeCounter|out [1] & ( (!\timeCounter|out [2] & !\timeCounter|out [0]) ) ) ) # ( \timeCounter|out [3] & ( !\timeCounter|out [1] ) )

	.dataa(!\timeCounter|out [2]),
	.datab(gnd),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux24~0 .extended_lut = "off";
defparam \path|Mux24~0 .lut_mask = 64'h0000FFFFA0A0FFFF;
defparam \path|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N4
dffeas \path|hexout5[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[2] .is_wysiwyg = "true";
defparam \path|hexout5[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N57
cyclonev_lcell_comb \path|Mux23~0 (
// Equation(s):
// \path|Mux23~0_combout  = ( \timeCounter|out [3] & ( \timeCounter|out [1] ) ) # ( !\timeCounter|out [3] & ( \timeCounter|out [1] & ( (\timeCounter|out [2] & \timeCounter|out [0]) ) ) ) # ( \timeCounter|out [3] & ( !\timeCounter|out [1] ) ) # ( 
// !\timeCounter|out [3] & ( !\timeCounter|out [1] & ( !\timeCounter|out [2] $ (!\timeCounter|out [0]) ) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(gnd),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux23~0 .extended_lut = "off";
defparam \path|Mux23~0 .lut_mask = 64'h5A5AFFFF0505FFFF;
defparam \path|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N59
dffeas \path|hexout5[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[3] .is_wysiwyg = "true";
defparam \path|hexout5[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N15
cyclonev_lcell_comb \path|Mux22~0 (
// Equation(s):
// \path|Mux22~0_combout  = ( \timeCounter|out [3] & ( \timeCounter|out [1] ) ) # ( !\timeCounter|out [3] & ( \timeCounter|out [1] & ( \timeCounter|out [0] ) ) ) # ( \timeCounter|out [3] & ( !\timeCounter|out [1] ) ) # ( !\timeCounter|out [3] & ( 
// !\timeCounter|out [1] & ( (\timeCounter|out [0]) # (\timeCounter|out [2]) ) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(gnd),
	.datac(!\timeCounter|out [0]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux22~0 .extended_lut = "off";
defparam \path|Mux22~0 .lut_mask = 64'h5F5FFFFF0F0FFFFF;
defparam \path|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N16
dffeas \path|hexout5[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[4] .is_wysiwyg = "true";
defparam \path|hexout5[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N6
cyclonev_lcell_comb \path|Mux21~0 (
// Equation(s):
// \path|Mux21~0_combout  = ( \timeCounter|out [1] & ( ((!\timeCounter|out [2]) # (\timeCounter|out [3])) # (\timeCounter|out [0]) ) ) # ( !\timeCounter|out [1] & ( ((\timeCounter|out [0] & !\timeCounter|out [2])) # (\timeCounter|out [3]) ) )

	.dataa(gnd),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [2]),
	.datad(!\timeCounter|out [3]),
	.datae(gnd),
	.dataf(!\timeCounter|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux21~0 .extended_lut = "off";
defparam \path|Mux21~0 .lut_mask = 64'h30FF30FFF3FFF3FF;
defparam \path|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N8
dffeas \path|hexout5[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[5] .is_wysiwyg = "true";
defparam \path|hexout5[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N48
cyclonev_lcell_comb \path|Mux20~0 (
// Equation(s):
// \path|Mux20~0_combout  = ( \timeCounter|out [3] ) # ( !\timeCounter|out [3] & ( (!\timeCounter|out [2] & ((!\timeCounter|out [1]))) # (\timeCounter|out [2] & (\timeCounter|out [0] & \timeCounter|out [1])) ) )

	.dataa(!\timeCounter|out [2]),
	.datab(!\timeCounter|out [0]),
	.datac(!\timeCounter|out [1]),
	.datad(gnd),
	.datae(!\timeCounter|out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\path|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \path|Mux20~0 .extended_lut = "off";
defparam \path|Mux20~0 .lut_mask = 64'hA1A1FFFFA1A1FFFF;
defparam \path|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N49
dffeas \path|hexout5[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\path|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\path|hexout5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \path|hexout5[6] .is_wysiwyg = "true";
defparam \path|hexout5[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N58
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y81_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N18
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N18
cyclonev_io_ibuf \V_GPIO[25]~input (
	.i(V_GPIO[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[25]~input_o ));
// synopsys translate_off
defparam \V_GPIO[25]~input .bus_hold = "false";
defparam \V_GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y81_N1
cyclonev_io_ibuf \V_GPIO[35]~input (
	.i(V_GPIO[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[35]~input_o ));
// synopsys translate_off
defparam \V_GPIO[35]~input .bus_hold = "false";
defparam \V_GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N21
cyclonev_io_ibuf \V_GPIO[26]~input (
	.i(V_GPIO[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[26]~input_o ));
// synopsys translate_off
defparam \V_GPIO[26]~input .bus_hold = "false";
defparam \V_GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \V_GPIO[27]~input (
	.i(V_GPIO[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[27]~input_o ));
// synopsys translate_off
defparam \V_GPIO[27]~input .bus_hold = "false";
defparam \V_GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \V_GPIO[31]~input (
	.i(V_GPIO[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[31]~input_o ));
// synopsys translate_off
defparam \V_GPIO[31]~input .bus_hold = "false";
defparam \V_GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N2
cyclonev_io_ibuf \V_GPIO[32]~input (
	.i(V_GPIO[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[32]~input_o ));
// synopsys translate_off
defparam \V_GPIO[32]~input .bus_hold = "false";
defparam \V_GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \V_GPIO[33]~input (
	.i(V_GPIO[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[33]~input_o ));
// synopsys translate_off
defparam \V_GPIO[33]~input .bus_hold = "false";
defparam \V_GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \V_GPIO[34]~input (
	.i(V_GPIO[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\V_GPIO[34]~input_o ));
// synopsys translate_off
defparam \V_GPIO[34]~input .bus_hold = "false";
defparam \V_GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
