#include <iostream>
#include <string>

#include "lumex/applied/hardware/LumexHardware"

using namespace lumex::applied::hardware::caps;

namespace
{
/**
 * @brief Helper function to print boolean status with Yes/No
 * @param value Boolean value to print
 * @return String representation ("Yes" or "No")
 */
inline std::string
// NOLINTNEXTLINE(readability-identifier-naming)
_bool_to_yes_no (bool value)
{
  return value ? "Yes" : "No";
}
}

int
main ()
{
  std::cout << "=== CPU Vectorization Capabilities Detection Example ===\n\n";

  // Detect CPU vectorization capabilities
  std::cout << "Detecting CPU vectorization capabilities...\n";
  cpu_vectorization_info_t caps = CPUVectorizationDetector::detect ();

  std::cout << "\n--- Detection Results ---\n\n";

  // Display maximum SIMD width
  std::cout << "Maximum SIMD Register Width: " << caps.max_simd_width_bits
            << " bits\n\n";

  // Display SSE family support
  std::cout << "SSE Family Support:\n";
  std::cout << "  SSE:     " << _bool_to_yes_no (caps.supports_sse) << "\n";
  std::cout << "  SSE2:    " << _bool_to_yes_no (caps.supports_sse2) << "\n";
  std::cout << "  SSE3:    " << _bool_to_yes_no (caps.supports_sse3) << "\n";
  std::cout << "  SSSE3:   " << _bool_to_yes_no (caps.supports_ssse3) << "\n";
  std::cout << "  SSE4.1:  " << _bool_to_yes_no (caps.supports_sse41) << "\n";
  std::cout << "  SSE4.2:  " << _bool_to_yes_no (caps.supports_sse42)
            << "\n\n";

  // Display AVX family support
  std::cout << "AVX Family Support:\n";
  std::cout << "  AVX:     " << _bool_to_yes_no (caps.supports_avx) << "\n";
  std::cout << "  AVX2:    " << _bool_to_yes_no (caps.supports_avx2) << "\n\n";

  // Display AVX-512 support
  std::cout << "AVX-512 Family Support:\n";
  std::cout << "  AVX-512 Foundation: "
            << _bool_to_yes_no (caps.supports_avx512f) << "\n";
  std::cout << "  AVX-512 CD:        "
            << _bool_to_yes_no (caps.supports_avx512cd) << "\n";
  std::cout << "  AVX-512 BW:        "
            << _bool_to_yes_no (caps.supports_avx512bw) << "\n";
  std::cout << "  AVX-512 DQ:        "
            << _bool_to_yes_no (caps.supports_avx512dq) << "\n";
  std::cout << "  AVX-512 VL:        "
            << _bool_to_yes_no (caps.supports_avx512vl) << "\n\n";

  // Display FMA support
  std::cout << "FMA Support:\n";
  std::cout << "  FMA3:   " << _bool_to_yes_no (caps.supports_fma3) << "\n";
  std::cout << "  FMA4:   " << _bool_to_yes_no (caps.supports_fma4) << "\n\n";

  // Display ARM support
  std::cout << "ARM SIMD Support:\n";
  std::cout << "  NEON:   " << _bool_to_yes_no (caps.supports_neon) << "\n";
  std::cout << "  SVE:    " << _bool_to_yes_no (caps.supports_sve) << "\n\n";

  // Display summary
  std::cout << "--- Summary ---\n";
  std::string summary = CPUVectorizationDetector::get_summary (caps);
  if (summary.empty ())
    std::cout << "No vectorization technologies detected.\n";
  else
    std::cout << "Supported Technologies: " << summary << "\n";
  std::cout << "\n";

  // Example: Runtime code path selection
  std::cout << "--- Runtime Code Path Selection Example ---\n";
  std::cout << "Recommended optimization level: ";

  if (caps.supports_avx512f)
    {
      std::cout << "AVX-512 (Highest performance)\n";
      std::cout
          << "  -> Use AVX-512 optimized functions for maximum performance\n";
    }
  else if (caps.supports_avx2)
    {
      std::cout << "AVX2 (High performance)\n";
      std::cout << "  -> Use AVX2 optimized functions for high performance\n";
    }
  else if (caps.supports_avx)
    {
      std::cout << "AVX (Medium performance)\n";
      std::cout << "  -> Use AVX optimized functions for medium performance\n";
    }
  else if (caps.supports_sse42)
    {
      std::cout << "SSE4.2 (Good performance)\n";
      std::cout
          << "  -> Use SSE4.2 optimized functions for good performance\n";
    }
  else if (caps.supports_sse41)
    {
      std::cout << "SSE4.1 (Basic performance)\n";
      std::cout
          << "  -> Use SSE4.1 optimized functions for basic performance\n";
    }
  else if (caps.supports_sse2)
    {
      std::cout << "SSE2 (Minimal optimization)\n";
      std::cout
          << "  -> Use SSE2 optimized functions for minimal optimization\n";
    }
  else if (caps.supports_neon)
    {
      std::cout << "NEON (ARM optimization)\n";
      std::cout << "  -> Use NEON optimized functions for ARM processors\n";
    }
  else
    {
      std::cout << "Scalar (No SIMD optimization)\n";
      std::cout << "  -> Use scalar (non-vectorized) code\n";
    }

  std::cout << "\n";

  // Example: Check for specific feature combinations
  std::cout << "--- Feature Combination Examples ---\n";
  if (caps.supports_avx2 && caps.supports_fma3)
    std::cout << "✓ AVX2 + FMA3: Can use fused multiply-add operations with "
                 "256-bit vectors\n";
  if (caps.supports_avx512f && caps.supports_avx512vl)
    std::cout << "✓ AVX-512F + AVX-512VL: Can use AVX-512 instructions on "
                 "128/256-bit vectors\n";
  if (caps.supports_sse42 && !caps.supports_avx)
    std::cout << "✓ SSE4.2 only: CPU supports SSE4.2 but not AVX (older "
                 "processor)\n";

  std::cout << "\n=== Example completed successfully ===\n";

  return EXIT_SUCCESS;
}

/*
========================= EXAMPLE OUTPUT =========================
=== CPU Vectorization Capabilities Detection Example ===

Detecting CPU vectorization capabilities...
[17.01.2026_18:46:05] |    INFO| CPUVectorizationDetector : Detected CPU
vectorization capabilities - Max SIMD width: 256 bits, Technologies: SSE, SSE2,
SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, FMA3

--- Detection Results ---

Maximum SIMD Register Width: 256 bits

SSE Family Support:
  SSE:     Yes
  SSE2:    Yes
  SSE3:    Yes
  SSSE3:   Yes
  SSE4.1:  Yes
  SSE4.2:  Yes

AVX Family Support:
  AVX:     Yes
  AVX2:    Yes

AVX-512 Family Support:
  AVX-512 Foundation: No
  AVX-512 CD:        No
  AVX-512 BW:        No
  AVX-512 DQ:        No
  AVX-512 VL:        No

FMA Support:
  FMA3:   Yes
  FMA4:   No

ARM SIMD Support:
  NEON:   No
  SVE:    No

--- Summary ---
Supported Technologies: SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AVX, AVX2, FMA3

--- Runtime Code Path Selection Example ---
Recommended optimization level: AVX2 (High performance)
  -> Use AVX2 optimized functions for high performance

--- Feature Combination Examples ---
тЬУ AVX2 + FMA3: Can use fused multiply-add operations with 256-bit vectors

=== Example completed successfully ===
==================================================================
*/
