Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/chuck/DS_Artix_7_Vivado_Project/DS_Artix_7_Vivado_Project.srcs/sim_1/new/Test.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.num_spliter
Compiling module xil_defaultlib.num_to_seg
Compiling module xil_defaultlib.LED_CONTROL
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
