// Seed: 1354955321
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2
);
  always force id_2 = {id_1, "", -1'b0, -1, id_0, -1};
  logic id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output tri1 id_9,
    output tri id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8
  );
endmodule
