

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Sep 13 00:38:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cg4002
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.655 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 8 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:189]   --->   Operation 9 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:189]   --->   Operation 10 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:189]   --->   Operation 11 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 12 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 13 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.34ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_3, 0" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 14 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 15 'and' 'and_ln209' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.34ns)   --->   "%icmp_ln833_3 = icmp eq i52 %tmp_V_3, 0" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 16 'icmp' 'icmp_ln833_3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_3" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 17 'and' 'and_ln18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237]   --->   Operation 18 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237]   --->   Operation 19 'add' 'm_exp' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_3)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 20 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.33ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:253]   --->   Operation 21 'sub' 'e_frac_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.41ns)   --->   "%select_ln253 = select i1 %p_Result_22, i54 %e_frac_V, i54 %p_Result_s" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:253]   --->   Operation 22 'select' 'select_ln253' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %select_ln253, i7 0)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:256]   --->   Operation 23 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i61 %m_frac_l_V to i71" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:256]   --->   Operation 24 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 25 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.94ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 26 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 27 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.43ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 28 'select' 'm_exp_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %m_exp_2 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 29 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i71" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 30 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i61" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 31 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V = ashr i61 %m_frac_l_V, %zext_ln1285" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 32 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%sext_ln1287 = sext i61 %r_V to i71" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 33 'sext' 'sext_ln1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_1 = shl i71 %sext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 34 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i71 %sext_ln1287, i71 %r_V_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 35 'select' 'r_V_13' <Predicate = true> <Delay = 1.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_13, i32 7, i32 70)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 36 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_1 to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:259]   --->   Operation 37 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_3 = shl i64 %m_fix_l_V, %zext_ln1253" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:259]   --->   Operation 38 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_4 = ashr i64 %m_fix_l_V, %zext_ln1253" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:259]   --->   Operation 39 'ashr' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_13, i32 55, i32 70)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:264]   --->   Operation 40 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_13, i32 70)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:269]   --->   Operation 41 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %m_fix_hi_V to i31" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 42 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.63ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_14 = mul i31 23637, %r_V_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 43 'mul' 'r_V_14' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_23, i18 -131072)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 44 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i19 %rhs_V to i31" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 45 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_2 = add i31 %r_V_14, %sext_ln682_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 46 'add' 'ret_V_2' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_2, i32 18, i32 30)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_2, i32 30)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 48 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_2 to i18" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 49 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.89ns)   --->   "%icmp_ln805 = icmp eq i18 %trunc_ln805, 0" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 50 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 0.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%add_ln805 = add i13 1, %tmp_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 51 'add' 'add_ln805' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i13 %tmp_5, i13 %add_ln805" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 52 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.48ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_15, i13 %select_ln805, i13 %tmp_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:272]   --->   Operation 53 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.86ns)   --->   "%icmp_ln338 = icmp sgt i12 %m_exp, 0" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 54 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:259]   --->   Operation 55 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %select_ln1322, i7 0)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.71ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i71 %shl_ln, %sext_ln682" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 57 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 1.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.54>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_7 = sext i13 %r_exp_V_3 to i84" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:278]   --->   Operation 58 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (6.04ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:278]   --->   Operation 59 'mul' 'r_V_15' <Predicate = true> <Delay = 6.04> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_13 to i73" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:284]   --->   Operation 60 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_15, i32 13, i32 83)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:284]   --->   Operation 61 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_9, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:284]   --->   Operation 62 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln682_2 = sext i72 %rhs_V_1 to i73" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:284]   --->   Operation 63 'sext' 'sext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.50ns)   --->   "%ret_V_3 = sub nsw i73 %lhs_V, %sext_ln682_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:284]   --->   Operation 64 'sub' 'ret_V_3' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_3, i32 51, i32 58)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:315]   --->   Operation 65 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_3, i32 43, i32 50)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:125->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 66 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_3, i32 35, i32 42)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:127->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 67 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_3 to i35" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:128->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 68 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_3, i32 27, i32 34)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 69 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i8 %Z4_ind_V to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 70 'zext' 'zext_ln498_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 71 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.35ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 72 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i8 %Z3_V to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 73 'zext' 'zext_ln498_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 74 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.35ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 75 'load' 'p_Val2_19' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 8.20>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %m_diff_hi_V to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 76 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %zext_ln498" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 77 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.35ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 78 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_4 : Operation 79 [1/2] (1.35ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 79 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 80 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i35 %Z4_V to i36" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:144->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 81 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i10 %f_Z4_V to i36" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:144->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 82 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.21ns)   --->   "%ret_V_4 = add i36 %rhs_V_2, %lhs_V_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:144->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 83 'add' 'ret_V_4' <Predicate = true> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (1.35ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 84 'load' 'p_Val2_19' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 85 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i43 %tmp_i to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:152->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 86 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i36 %ret_V_4 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:152->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 87 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (4.41ns)   --->   "%r_V_16 = mul i79 %zext_ln1072_1, %zext_ln1070" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:152->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 88 'mul' 'r_V_16' <Predicate = true> <Delay = 4.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_16, i32 59, i32 78)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:152->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 89 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i20 %tmp_s to i36" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:159->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 90 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.21ns)   --->   "%add_ln657 = add i36 %zext_ln657, %ret_V_4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:159->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 91 'add' 'add_ln657' <Predicate = true> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i8 %Z2_V to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 92 'zext' 'zext_ln498_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %zext_ln498_3" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 93 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (1.35ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 94 'load' 'p_Val2_26' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 8.57>
ST_5 : Operation 95 [1/2] (1.35ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 95 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i43 %tmp_i to i44" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:149->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 96 'zext' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i36 %add_ln657 to i44" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:159->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 97 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.24ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_5, %zext_ln657_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:159->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 98 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (1.35ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 99 'load' 'p_Val2_26' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_26, i32 2, i32 41)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:168->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 100 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln662_6 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_1)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:168->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 101 'bitconcatenate' 'lshr_ln662_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i49 %lshr_ln662_6 to i93" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:171->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 102 'zext' 'zext_ln1070_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i44 %exp_Z2P_m_1_V to i93" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:171->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 103 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (4.68ns)   --->   "%r_V_17 = mul i93 %zext_ln1072_2, %zext_ln1070_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:171->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 104 'mul' 'r_V_17' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_2 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_17, i32 57, i32 92)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:171->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 105 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_1, i2 0)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 106 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i51 %lhs_V_2 to i52" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 107 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i36 %tmp_2 to i44" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 108 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.25ns)   --->   "%add_ln657_2 = add i44 %zext_ln657_2, %exp_Z2P_m_1_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 109 'add' 'add_ln657_2' <Predicate = true> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i44 %add_ln657_2 to i52" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 110 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.29ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln682, %zext_ln657_3" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:174->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 111 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 1.29> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:178->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 112 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:323]   --->   Operation 113 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.65>
ST_6 : Operation 114 [1/1] (0.33ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 114 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i58 %exp_Z1_V to i59" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 115 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.38ns)   --->   "%ret_V_6 = add i59 16, %lhs_V_3" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 116 'add' 'ret_V_6' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_11 = zext i50 %exp_Z1_hi_V to i100" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 117 'zext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 118 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (4.67ns)   --->   "%r_V_18 = mul i100 %zext_ln1072, %r_V_11" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 119 'mul' 'r_V_18' <Predicate = true> <Delay = 4.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_6, i49 0)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 120 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i100 %r_V_18 to i108" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 121 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i100 %r_V_18 to i107" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 122 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i59 %ret_V_6 to i58" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 123 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %trunc_ln1146, i49 0)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 124 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.64ns)   --->   "%ret_V_7 = add i108 %zext_ln657_5, %lhs_V_4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 125 'add' 'ret_V_7' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.63ns)   --->   "%add_ln1146_1 = add i107 %trunc_ln, %zext_ln1146" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 126 'add' 'add_ln1146_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %add_ln1146_1, i32 106)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 127 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.97ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:334]   --->   Operation 128 'add' 'r_exp_V' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.48ns)   --->   "%r_exp_V_2 = select i1 %tmp_7, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 129 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 130 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.69ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_8, 0" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 131 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.33ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 132 'or' 'or_ln338' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln253, i32 53)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:339]   --->   Operation 133 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_10, double 0.000000e+00, double 0x7FF0000000000000" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:339]   --->   Operation 134 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln853 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:355]   --->   Operation 135 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_7, i32 54, i32 105)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 136 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_6 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_7, i32 53, i32 104)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 137 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_4 = select i1 %tmp_7, i52 %tmp, i52 %tmp_6" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 138 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 139 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.94ns)   --->   "%out_exp_V = add i11 1023, %trunc_ln168" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 140 'add' 'out_exp_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_24 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:366]   --->   Operation 141 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_24 to double" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:366]   --->   Operation 142 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.33ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 143 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 144 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 145 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 146 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 147 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 148 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.49ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, double %select_ln339, double %bitcast_ln512" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 149 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 150 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 151 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 152 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 153 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 154 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln849_2, %xor_ln214" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 155 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, %icmp_ln853" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 156 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:187]   --->   Operation 157 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_22, true" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 158 'xor' 'xor_ln936' <Predicate = (or_ln214_1 & !sel_tmp16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 159 'and' 'x_is_pinf' <Predicate = (or_ln214_1 & !sel_tmp16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 160 'or' 'or_ln214' <Predicate = (or_ln214_1 & !sel_tmp16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, double 0x7FFFFFFFFFFFFFFF, double 0x7FF0000000000000" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 161 'select' 'select_ln214' <Predicate = (or_ln214_1 & !sel_tmp16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, double %select_ln214, double 0.000000e+00" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 162 'select' 'select_ln214_1' <Predicate = (or_ln214_1 & !sel_tmp16)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, double %select_ln214_1, double %sel_tmp6" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:214]   --->   Operation 163 'select' 'select_ln214_2' <Predicate = (!sel_tmp16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.49ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, double 0.000000e+00, double %select_ln214_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 164 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368]   --->   Operation 165 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 00000000]
p_Val2_s             (bitcast       ) [ 00000000]
p_Result_22          (bitselect     ) [ 01111111]
tmp_V                (partselect    ) [ 00000000]
tmp_V_3              (trunc         ) [ 00000000]
icmp_ln833           (icmp          ) [ 00000000]
icmp_ln837           (icmp          ) [ 00000000]
and_ln209            (and           ) [ 01111111]
icmp_ln833_3         (icmp          ) [ 00000000]
and_ln18             (and           ) [ 01111111]
zext_ln502           (zext          ) [ 00000000]
m_exp                (add           ) [ 00000000]
p_Result_s           (bitconcatenate) [ 00000000]
e_frac_V             (sub           ) [ 00000000]
select_ln253         (select        ) [ 01111110]
m_frac_l_V           (bitconcatenate) [ 00000000]
sext_ln682           (sext          ) [ 00000000]
isNeg                (bitselect     ) [ 00000000]
sub_ln1311           (sub           ) [ 00000000]
sext_ln1311          (sext          ) [ 00000000]
m_exp_2              (select        ) [ 00000000]
sext_ln1311_1        (sext          ) [ 00000000]
zext_ln1287          (zext          ) [ 00000000]
zext_ln1285          (zext          ) [ 00000000]
r_V                  (ashr          ) [ 00000000]
sext_ln1287          (sext          ) [ 00000000]
r_V_1                (shl           ) [ 00000000]
r_V_13               (select        ) [ 01100000]
m_fix_l_V            (partselect    ) [ 00000000]
zext_ln1253          (zext          ) [ 00000000]
r_V_3                (shl           ) [ 00000000]
r_V_4                (ashr          ) [ 00000000]
m_fix_hi_V           (partselect    ) [ 00000000]
p_Result_23          (bitselect     ) [ 00000000]
r_V_5                (sext          ) [ 00000000]
r_V_14               (mul           ) [ 00000000]
rhs_V                (bitconcatenate) [ 00000000]
sext_ln682_1         (sext          ) [ 00000000]
ret_V_2              (add           ) [ 00000000]
tmp_5                (partselect    ) [ 00000000]
p_Result_15          (bitselect     ) [ 00000000]
trunc_ln805          (trunc         ) [ 00000000]
icmp_ln805           (icmp          ) [ 00000000]
add_ln805            (add           ) [ 00000000]
select_ln805         (select        ) [ 00000000]
r_exp_V_3            (select        ) [ 01111110]
icmp_ln338           (icmp          ) [ 01111110]
select_ln1322        (select        ) [ 00000000]
shl_ln               (bitconcatenate) [ 00000000]
icmp_ln338_1         (icmp          ) [ 01111110]
r_V_7                (sext          ) [ 00000000]
r_V_15               (mul           ) [ 00000000]
lhs_V                (sext          ) [ 00000000]
tmp_9                (partselect    ) [ 00000000]
rhs_V_1              (bitconcatenate) [ 00000000]
sext_ln682_2         (sext          ) [ 00000000]
ret_V_3              (sub           ) [ 00000000]
m_diff_hi_V          (partselect    ) [ 01011000]
Z2_V                 (partselect    ) [ 01011100]
Z3_V                 (partselect    ) [ 01011000]
Z4_V                 (trunc         ) [ 01011000]
Z4_ind_V             (partselect    ) [ 01010000]
zext_ln498_1         (zext          ) [ 00000000]
table_f_Z3_array_V_s (getelementptr ) [ 01001000]
zext_ln498_2         (zext          ) [ 00000000]
table_f_Z3_array_V_2 (getelementptr ) [ 01001000]
zext_ln498           (zext          ) [ 00000000]
table_exp_Z1_array_1 (getelementptr ) [ 01000100]
table_f_Z3_array_V_1 (load          ) [ 00000000]
f_Z4_V               (partselect    ) [ 00000000]
lhs_V_1              (zext          ) [ 00000000]
rhs_V_2              (zext          ) [ 00000000]
ret_V_4              (add           ) [ 00000000]
p_Val2_19            (load          ) [ 00000000]
tmp_i                (bitconcatenate) [ 01000100]
zext_ln1070          (zext          ) [ 00000000]
zext_ln1072_1        (zext          ) [ 00000000]
r_V_16               (mul           ) [ 00000000]
tmp_s                (partselect    ) [ 00000000]
zext_ln657           (zext          ) [ 00000000]
add_ln657            (add           ) [ 01000100]
zext_ln498_3         (zext          ) [ 00000000]
table_f_Z2_array_V_s (getelementptr ) [ 01000100]
exp_Z1_V             (load          ) [ 01000010]
ret_V_5              (zext          ) [ 00000000]
zext_ln657_1         (zext          ) [ 00000000]
exp_Z2P_m_1_V        (add           ) [ 00000000]
p_Val2_26            (load          ) [ 00000000]
tmp_1                (partselect    ) [ 00000000]
lshr_ln662_6         (bitconcatenate) [ 00000000]
zext_ln1070_1        (zext          ) [ 00000000]
zext_ln1072_2        (zext          ) [ 00000000]
r_V_17               (mul           ) [ 00000000]
tmp_2                (partselect    ) [ 00000000]
lhs_V_2              (bitconcatenate) [ 00000000]
zext_ln682           (zext          ) [ 00000000]
zext_ln657_2         (zext          ) [ 00000000]
add_ln657_2          (add           ) [ 00000000]
zext_ln657_3         (zext          ) [ 00000000]
exp_Z1P_m_1_l_V      (add           ) [ 00000000]
exp_Z1P_m_1_V        (partselect    ) [ 01000010]
exp_Z1_hi_V          (partselect    ) [ 01000010]
or_ln214_1           (or            ) [ 01000001]
lhs_V_3              (zext          ) [ 00000000]
ret_V_6              (add           ) [ 00000000]
r_V_11               (zext          ) [ 00000000]
zext_ln1072          (zext          ) [ 00000000]
r_V_18               (mul           ) [ 00000000]
lhs_V_4              (bitconcatenate) [ 00000000]
zext_ln657_5         (zext          ) [ 00000000]
zext_ln1146          (zext          ) [ 00000000]
trunc_ln1146         (trunc         ) [ 00000000]
trunc_ln             (bitconcatenate) [ 00000000]
ret_V_7              (add           ) [ 00000000]
add_ln1146_1         (add           ) [ 00000000]
tmp_7                (bitselect     ) [ 00000000]
r_exp_V              (add           ) [ 00000000]
r_exp_V_2            (select        ) [ 00000000]
tmp_8                (partselect    ) [ 00000000]
icmp_ln849           (icmp          ) [ 00000000]
or_ln338             (or            ) [ 00000000]
tmp_10               (bitselect     ) [ 00000000]
select_ln339         (select        ) [ 00000000]
icmp_ln853           (icmp          ) [ 00000000]
tmp                  (partselect    ) [ 00000000]
tmp_6                (partselect    ) [ 00000000]
tmp_V_4              (select        ) [ 00000000]
trunc_ln168          (trunc         ) [ 00000000]
out_exp_V            (add           ) [ 00000000]
p_Result_24          (bitconcatenate) [ 00000000]
bitcast_ln512        (bitcast       ) [ 00000000]
xor_ln214            (xor           ) [ 00000000]
and_ln338            (and           ) [ 00000000]
xor_ln338            (xor           ) [ 00000000]
and_ln849            (and           ) [ 00000000]
or_ln849             (or            ) [ 00000000]
sel_tmp5             (and           ) [ 00000000]
sel_tmp6             (select        ) [ 01000001]
xor_ln338_1          (xor           ) [ 00000000]
and_ln338_1          (and           ) [ 00000000]
or_ln849_1           (or            ) [ 00000000]
xor_ln849            (xor           ) [ 00000000]
or_ln849_2           (or            ) [ 00000000]
tmp19                (and           ) [ 00000000]
sel_tmp16            (and           ) [ 01000001]
specpipeline_ln187   (specpipeline  ) [ 00000000]
xor_ln936            (xor           ) [ 00000000]
x_is_pinf            (and           ) [ 00000000]
or_ln214             (or            ) [ 00000000]
select_ln214         (select        ) [ 00000000]
select_ln214_1       (select        ) [ 00000000]
select_ln214_2       (select        ) [ 00000000]
UnifiedRetVal        (select        ) [ 00000000]
ret_ln368            (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_array_V_s_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_s/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_array_V_1/3 p_Val2_19/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="table_f_Z3_array_V_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_exp_Z1_array_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="58" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_array_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_f_Z2_array_V_s_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="42" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_array_V_s/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_26/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_22_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_V_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln833_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln837_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="and_ln209_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln833_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_3/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln18_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln502_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="e_frac_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_frac_l_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="61" slack="0"/>
<pin id="351" dir="0" index="1" bw="54" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln682_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="61" slack="0"/>
<pin id="359" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="isNeg_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln1311_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln1311_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="m_exp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="0" index="2" bw="12" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln1311_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1287_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln1285_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="61" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln1287_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="61" slack="0"/>
<pin id="407" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1287/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_13_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="61" slack="0"/>
<pin id="418" dir="0" index="2" bw="71" slack="0"/>
<pin id="419" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="m_fix_l_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="71" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln1253_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="r_V_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="r_V_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="m_fix_hi_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="71" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="0" index="3" bw="8" slack="0"/>
<pin id="454" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_23_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="71" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="r_V_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="rhs_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="18" slack="0"/>
<pin id="475" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln682_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="19" slack="0"/>
<pin id="481" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="13" slack="0"/>
<pin id="485" dir="0" index="1" bw="31" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="31" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln805_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="31" slack="0"/>
<pin id="501" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln805_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln805_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="13" slack="0"/>
<pin id="511" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln805_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="13" slack="0"/>
<pin id="517" dir="0" index="2" bw="13" slack="0"/>
<pin id="518" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="r_exp_V_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="13" slack="0"/>
<pin id="525" dir="0" index="2" bw="13" slack="0"/>
<pin id="526" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln338_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln1322_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="0" index="2" bw="64" slack="0"/>
<pin id="540" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="71" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln338_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="71" slack="0"/>
<pin id="554" dir="0" index="1" bw="61" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338_1/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="r_V_7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="1"/>
<pin id="560" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="r_V_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="72" slack="0"/>
<pin id="563" dir="0" index="1" bw="13" slack="0"/>
<pin id="564" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="lhs_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="71" slack="1"/>
<pin id="569" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="71" slack="0"/>
<pin id="572" dir="0" index="1" bw="84" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="rhs_V_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="72" slack="0"/>
<pin id="582" dir="0" index="1" bw="71" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln682_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="72" slack="0"/>
<pin id="590" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_2/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="71" slack="0"/>
<pin id="594" dir="0" index="1" bw="72" slack="0"/>
<pin id="595" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="m_diff_hi_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="73" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="Z2_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="73" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="7" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Z3_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="73" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Z4_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="73" slack="0"/>
<pin id="630" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="Z4_ind_V_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="73" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln498_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln498_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln498_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="2"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="f_Z4_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="26" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="lhs_V_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="35" slack="2"/>
<pin id="666" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="rhs_V_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="0"/>
<pin id="669" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="ret_V_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="0" index="1" bw="35" slack="0"/>
<pin id="674" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="43" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="2"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="0" index="3" bw="26" slack="0"/>
<pin id="682" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln1070_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="43" slack="0"/>
<pin id="688" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln1072_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="36" slack="0"/>
<pin id="692" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="r_V_16_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="36" slack="0"/>
<pin id="696" dir="0" index="1" bw="43" slack="0"/>
<pin id="697" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_s_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="20" slack="0"/>
<pin id="702" dir="0" index="1" bw="79" slack="0"/>
<pin id="703" dir="0" index="2" bw="7" slack="0"/>
<pin id="704" dir="0" index="3" bw="8" slack="0"/>
<pin id="705" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln657_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="20" slack="0"/>
<pin id="712" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln657_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="0"/>
<pin id="716" dir="0" index="1" bw="36" slack="0"/>
<pin id="717" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln498_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="2"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_3/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="ret_V_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="43" slack="1"/>
<pin id="726" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_5/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln657_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="36" slack="1"/>
<pin id="729" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="exp_Z2P_m_1_V_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="43" slack="0"/>
<pin id="732" dir="0" index="1" bw="36" slack="0"/>
<pin id="733" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="40" slack="0"/>
<pin id="738" dir="0" index="1" bw="42" slack="0"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="0" index="3" bw="7" slack="0"/>
<pin id="741" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="lshr_ln662_6_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="49" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="3"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="0" index="3" bw="40" slack="0"/>
<pin id="751" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln662_6/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln1070_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="49" slack="0"/>
<pin id="757" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln1072_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="44" slack="0"/>
<pin id="761" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="r_V_17_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="44" slack="0"/>
<pin id="765" dir="0" index="1" bw="49" slack="0"/>
<pin id="766" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="36" slack="0"/>
<pin id="771" dir="0" index="1" bw="93" slack="0"/>
<pin id="772" dir="0" index="2" bw="7" slack="0"/>
<pin id="773" dir="0" index="3" bw="8" slack="0"/>
<pin id="774" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="lhs_V_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="51" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="3"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="0" index="3" bw="40" slack="0"/>
<pin id="784" dir="0" index="4" bw="1" slack="0"/>
<pin id="785" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln682_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="51" slack="0"/>
<pin id="792" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln657_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="36" slack="0"/>
<pin id="796" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln657_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="36" slack="0"/>
<pin id="800" dir="0" index="1" bw="44" slack="0"/>
<pin id="801" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_2/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln657_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="44" slack="0"/>
<pin id="806" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="exp_Z1P_m_1_l_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="51" slack="0"/>
<pin id="810" dir="0" index="1" bw="44" slack="0"/>
<pin id="811" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="exp_Z1P_m_1_V_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="50" slack="0"/>
<pin id="816" dir="0" index="1" bw="52" slack="0"/>
<pin id="817" dir="0" index="2" bw="3" slack="0"/>
<pin id="818" dir="0" index="3" bw="7" slack="0"/>
<pin id="819" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="exp_Z1_hi_V_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="50" slack="0"/>
<pin id="826" dir="0" index="1" bw="58" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="0" index="3" bw="7" slack="0"/>
<pin id="829" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_ln214_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="5"/>
<pin id="836" dir="0" index="1" bw="1" slack="5"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="lhs_V_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="58" slack="1"/>
<pin id="840" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="ret_V_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="0"/>
<pin id="843" dir="0" index="1" bw="58" slack="0"/>
<pin id="844" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="r_V_11_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="50" slack="1"/>
<pin id="849" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1072_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="50" slack="1"/>
<pin id="852" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="r_V_18_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="50" slack="0"/>
<pin id="855" dir="0" index="1" bw="50" slack="0"/>
<pin id="856" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="lhs_V_4_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="108" slack="0"/>
<pin id="861" dir="0" index="1" bw="59" slack="0"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln657_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="100" slack="0"/>
<pin id="869" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_5/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln1146_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="100" slack="0"/>
<pin id="873" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln1146_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="59" slack="0"/>
<pin id="877" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="trunc_ln_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="107" slack="0"/>
<pin id="881" dir="0" index="1" bw="58" slack="0"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="ret_V_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="100" slack="0"/>
<pin id="889" dir="0" index="1" bw="108" slack="0"/>
<pin id="890" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln1146_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="107" slack="0"/>
<pin id="895" dir="0" index="1" bw="100" slack="0"/>
<pin id="896" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_7_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="107" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="r_exp_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="13" slack="5"/>
<pin id="910" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="r_exp_V_2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="13" slack="5"/>
<pin id="915" dir="0" index="2" bw="13" slack="0"/>
<pin id="916" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="0"/>
<pin id="921" dir="0" index="1" bw="13" slack="0"/>
<pin id="922" dir="0" index="2" bw="5" slack="0"/>
<pin id="923" dir="0" index="3" bw="5" slack="0"/>
<pin id="924" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln849_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln338_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="5"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_10_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="54" slack="5"/>
<pin id="943" dir="0" index="2" bw="7" slack="0"/>
<pin id="944" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="select_ln339_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="64" slack="0"/>
<pin id="950" dir="0" index="2" bw="64" slack="0"/>
<pin id="951" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln853_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="13" slack="0"/>
<pin id="957" dir="0" index="1" bw="11" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="52" slack="0"/>
<pin id="963" dir="0" index="1" bw="108" slack="0"/>
<pin id="964" dir="0" index="2" bw="7" slack="0"/>
<pin id="965" dir="0" index="3" bw="8" slack="0"/>
<pin id="966" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_6_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="52" slack="0"/>
<pin id="973" dir="0" index="1" bw="108" slack="0"/>
<pin id="974" dir="0" index="2" bw="7" slack="0"/>
<pin id="975" dir="0" index="3" bw="8" slack="0"/>
<pin id="976" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_V_4_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="52" slack="0"/>
<pin id="984" dir="0" index="2" bw="52" slack="0"/>
<pin id="985" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln168_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="13" slack="0"/>
<pin id="991" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="out_exp_V_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="0"/>
<pin id="995" dir="0" index="1" bw="11" slack="0"/>
<pin id="996" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="p_Result_24_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="0" index="2" bw="11" slack="0"/>
<pin id="1003" dir="0" index="3" bw="52" slack="0"/>
<pin id="1004" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bitcast_ln512_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="64" slack="0"/>
<pin id="1011" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="xor_ln214_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="and_ln338_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="5"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="xor_ln338_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="5"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="and_ln849_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="or_ln849_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sel_tmp5_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sel_tmp6_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="0"/>
<pin id="1050" dir="0" index="2" bw="64" slack="0"/>
<pin id="1051" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="xor_ln338_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="and_ln338_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="5"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="or_ln849_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="5"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_1/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="xor_ln849_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="or_ln849_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_2/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp19_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp19/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sel_tmp16_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="xor_ln936_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="6"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/7 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="x_is_pinf_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="6"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/7 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="or_ln214_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="6"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/7 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="select_ln214_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="6"/>
<pin id="1112" dir="0" index="1" bw="64" slack="0"/>
<pin id="1113" dir="0" index="2" bw="64" slack="0"/>
<pin id="1114" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="select_ln214_1_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="64" slack="0"/>
<pin id="1120" dir="0" index="2" bw="64" slack="0"/>
<pin id="1121" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/7 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="select_ln214_2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="1"/>
<pin id="1127" dir="0" index="1" bw="64" slack="0"/>
<pin id="1128" dir="0" index="2" bw="64" slack="1"/>
<pin id="1129" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_2/7 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="UnifiedRetVal_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="0" index="1" bw="64" slack="0"/>
<pin id="1134" dir="0" index="2" bw="64" slack="0"/>
<pin id="1135" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/7 "/>
</bind>
</comp>

<comp id="1138" class="1007" name="grp_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="31" slack="0"/>
<pin id="1140" dir="0" index="1" bw="16" slack="0"/>
<pin id="1141" dir="0" index="2" bw="19" slack="0"/>
<pin id="1142" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/1 ret_V_2/1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="p_Result_22_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="6"/>
<pin id="1151" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_22 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="and_ln209_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="5"/>
<pin id="1156" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln209 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="and_ln18_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="5"/>
<pin id="1163" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="select_ln253_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="54" slack="5"/>
<pin id="1169" dir="1" index="1" bw="54" slack="5"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="r_V_13_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="71" slack="1"/>
<pin id="1174" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="r_exp_V_3_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="13" slack="1"/>
<pin id="1179" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln338_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="5"/>
<pin id="1186" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="icmp_ln338_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="5"/>
<pin id="1194" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln338_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="m_diff_hi_V_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="2"/>
<pin id="1199" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1202" class="1005" name="Z2_V_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="2"/>
<pin id="1204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1209" class="1005" name="Z3_V_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="1"/>
<pin id="1211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1215" class="1005" name="Z4_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="35" slack="2"/>
<pin id="1217" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1220" class="1005" name="Z4_ind_V_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="1"/>
<pin id="1222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z4_ind_V "/>
</bind>
</comp>

<comp id="1225" class="1005" name="table_f_Z3_array_V_s_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_s "/>
</bind>
</comp>

<comp id="1230" class="1005" name="table_f_Z3_array_V_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="1"/>
<pin id="1232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="table_exp_Z1_array_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="8" slack="1"/>
<pin id="1237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_array_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_i_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="43" slack="1"/>
<pin id="1242" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1245" class="1005" name="add_ln657_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="36" slack="1"/>
<pin id="1247" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln657 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="table_f_Z2_array_V_s_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="8" slack="1"/>
<pin id="1252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_array_V_s "/>
</bind>
</comp>

<comp id="1255" class="1005" name="exp_Z1_V_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="58" slack="1"/>
<pin id="1257" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1260" class="1005" name="exp_Z1P_m_1_V_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="50" slack="1"/>
<pin id="1262" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1265" class="1005" name="exp_Z1_hi_V_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="50" slack="1"/>
<pin id="1267" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1270" class="1005" name="or_ln214_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln214_1 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="sel_tmp6_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="64" slack="1"/>
<pin id="1277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sel_tmp16_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="106" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="106" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="321" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="273" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="361" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="321" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="387" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="349" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="357" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="391" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="361" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="436"><net_src comp="387" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="423" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="423" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="433" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="415" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="415" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="449" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="459" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="70" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="483" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="483" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="492" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="514" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="483" pin="4"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="321" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="361" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="437" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="443" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="357" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="576"><net_src comp="78" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="82" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="585"><net_src comp="84" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="570" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="86" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="567" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="90" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="92" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="592" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="592" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="98" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="100" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="592" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="88" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="592" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="102" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="104" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="660"><net_src comp="108" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="217" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="110" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="112" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="670"><net_src comp="654" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="664" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="114" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="116" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="685"><net_src comp="217" pin="7"/><net_sink comp="677" pin=3"/></net>

<net id="689"><net_src comp="677" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="671" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="118" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="120" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="713"><net_src comp="700" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="671" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="742"><net_src comp="124" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="255" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="126" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="128" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="752"><net_src comp="130" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="86" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="754"><net_src comp="736" pin="4"/><net_sink comp="746" pin=3"/></net>

<net id="758"><net_src comp="746" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="730" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="755" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="775"><net_src comp="132" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="134" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="136" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="786"><net_src comp="138" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="86" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="736" pin="4"/><net_sink comp="779" pin=3"/></net>

<net id="789"><net_src comp="140" pin="0"/><net_sink comp="779" pin=4"/></net>

<net id="793"><net_src comp="779" pin="5"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="769" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="730" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="790" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="142" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="90" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="830"><net_src comp="144" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="242" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="146" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="134" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="845"><net_src comp="148" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="847" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="150" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="841" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="152" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="853" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="853" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="841" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="154" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="152" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="867" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="859" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="879" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="871" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="156" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="158" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="911"><net_src comp="160" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="899" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="907" pin="2"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="162" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="912" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="927"><net_src comp="164" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="928"><net_src comp="166" pin="0"/><net_sink comp="919" pin=3"/></net>

<net id="933"><net_src comp="919" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="168" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="170" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="172" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="940" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="174" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="176" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="912" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="178" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="967"><net_src comp="180" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="887" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="182" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="184" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="977"><net_src comp="180" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="887" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="172" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="186" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="986"><net_src comp="899" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="961" pin="4"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="971" pin="4"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="912" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="40" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="188" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="86" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="993" pin="2"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="981" pin="3"/><net_sink comp="999" pin=3"/></net>

<net id="1012"><net_src comp="999" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="834" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="190" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="935" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="190" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="929" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1019" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1013" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="947" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="1009" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="935" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="190" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="929" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="190" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1061" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1013" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="955" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="190" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="202" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1116"><net_src comp="176" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1122"><net_src comp="1105" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1110" pin="3"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="174" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1130"><net_src comp="1117" pin="3"/><net_sink comp="1125" pin=1"/></net>

<net id="1136"><net_src comp="174" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="1125" pin="3"/><net_sink comp="1131" pin=2"/></net>

<net id="1143"><net_src comp="54" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="467" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="479" pin="1"/><net_sink comp="1138" pin=2"/></net>

<net id="1146"><net_src comp="1138" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="1147"><net_src comp="1138" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="1152"><net_src comp="265" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1157"><net_src comp="299" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1160"><net_src comp="1154" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1164"><net_src comp="311" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1170"><net_src comp="341" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1175"><net_src comp="415" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1180"><net_src comp="522" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1187"><net_src comp="530" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1195"><net_src comp="552" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1200"><net_src comp="598" pin="4"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1205"><net_src comp="608" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1212"><net_src comp="618" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1218"><net_src comp="628" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1223"><net_src comp="632" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1228"><net_src comp="210" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1233"><net_src comp="223" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1238"><net_src comp="235" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1243"><net_src comp="677" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1248"><net_src comp="714" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1253"><net_src comp="248" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1258"><net_src comp="242" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1263"><net_src comp="814" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1268"><net_src comp="824" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1273"><net_src comp="834" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1278"><net_src comp="1047" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1283"><net_src comp="1089" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_array_s | {4 5 }
	Port: exp_generic<double> : table_f_Z3_array_V | {3 4 }
	Port: exp_generic<double> : table_f_Z2_array_V | {4 5 }
  - Chain level:
	State 1
		p_Result_22 : 1
		tmp_V : 1
		tmp_V_3 : 1
		icmp_ln833 : 2
		icmp_ln837 : 2
		and_ln209 : 3
		icmp_ln833_3 : 2
		and_ln18 : 3
		zext_ln502 : 2
		m_exp : 3
		p_Result_s : 2
		e_frac_V : 3
		select_ln253 : 4
		m_frac_l_V : 5
		sext_ln682 : 6
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		m_exp_2 : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		zext_ln1285 : 7
		r_V : 8
		sext_ln1287 : 9
		r_V_1 : 8
		r_V_13 : 10
		m_fix_l_V : 11
		zext_ln1253 : 7
		r_V_3 : 12
		r_V_4 : 12
		m_fix_hi_V : 11
		p_Result_23 : 11
		r_V_5 : 12
		r_V_14 : 13
		rhs_V : 12
		sext_ln682_1 : 13
		ret_V_2 : 14
		tmp_5 : 15
		p_Result_15 : 15
		trunc_ln805 : 15
		icmp_ln805 : 16
		add_ln805 : 16
		select_ln805 : 17
		r_exp_V_3 : 18
		icmp_ln338 : 4
		select_ln1322 : 13
		shl_ln : 14
		icmp_ln338_1 : 15
	State 2
		r_V_15 : 1
		tmp_9 : 2
		rhs_V_1 : 3
		sext_ln682_2 : 4
		ret_V_3 : 5
		m_diff_hi_V : 6
		Z2_V : 6
		Z3_V : 6
		Z4_V : 6
		Z4_ind_V : 6
	State 3
		table_f_Z3_array_V_s : 1
		table_f_Z3_array_V_1 : 2
		table_f_Z3_array_V_2 : 1
		p_Val2_19 : 2
	State 4
		table_exp_Z1_array_1 : 1
		exp_Z1_V : 2
		f_Z4_V : 1
		rhs_V_2 : 2
		ret_V_4 : 3
		tmp_i : 1
		zext_ln1070 : 2
		zext_ln1072_1 : 4
		r_V_16 : 5
		tmp_s : 6
		zext_ln657 : 7
		add_ln657 : 8
		table_f_Z2_array_V_s : 1
		p_Val2_26 : 2
	State 5
		exp_Z2P_m_1_V : 1
		tmp_1 : 1
		lshr_ln662_6 : 2
		zext_ln1070_1 : 3
		zext_ln1072_2 : 2
		r_V_17 : 4
		tmp_2 : 5
		lhs_V_2 : 2
		zext_ln682 : 3
		zext_ln657_2 : 6
		add_ln657_2 : 7
		zext_ln657_3 : 8
		exp_Z1P_m_1_l_V : 9
		exp_Z1P_m_1_V : 10
		exp_Z1_hi_V : 1
	State 6
		ret_V_6 : 1
		r_V_18 : 1
		lhs_V_4 : 2
		zext_ln657_5 : 2
		zext_ln1146 : 2
		trunc_ln1146 : 2
		trunc_ln : 3
		ret_V_7 : 3
		add_ln1146_1 : 4
		tmp_7 : 5
		r_exp_V_2 : 6
		tmp_8 : 7
		icmp_ln849 : 8
		or_ln338 : 9
		select_ln339 : 1
		icmp_ln853 : 7
		tmp : 4
		tmp_6 : 4
		tmp_V_4 : 6
		trunc_ln168 : 7
		out_exp_V : 8
		p_Result_24 : 9
		bitcast_ln512 : 10
		and_ln338 : 9
		and_ln849 : 9
		or_ln849 : 9
		sel_tmp5 : 9
		sel_tmp6 : 9
		xor_ln338_1 : 9
		and_ln338_1 : 9
		or_ln849_1 : 9
		xor_ln849 : 9
		or_ln849_2 : 9
		tmp19 : 9
		sel_tmp16 : 9
	State 7
		select_ln214_2 : 1
		UnifiedRetVal : 2
		ret_ln368 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln253_fu_341  |    0    |    0    |    55   |
|          |     m_exp_2_fu_379     |    0    |    0    |    12   |
|          |      r_V_13_fu_415     |    0    |    0    |    70   |
|          |   select_ln805_fu_514  |    0    |    0    |    13   |
|          |    r_exp_V_3_fu_522    |    0    |    0    |    13   |
|          |  select_ln1322_fu_536  |    0    |    0    |    56   |
|  select  |    r_exp_V_2_fu_912    |    0    |    0    |    13   |
|          |   select_ln339_fu_947  |    0    |    0    |    56   |
|          |     tmp_V_4_fu_981     |    0    |    0    |    55   |
|          |    sel_tmp6_fu_1047    |    0    |    0    |    56   |
|          |  select_ln214_fu_1110  |    0    |    0    |    56   |
|          | select_ln214_1_fu_1117 |    0    |    0    |    56   |
|          | select_ln214_2_fu_1125 |    0    |    0    |    56   |
|          |  UnifiedRetVal_fu_1131 |    0    |    0    |    56   |
|----------|------------------------|---------|---------|---------|
|          |      m_exp_fu_321      |    0    |    0    |    18   |
|          |    add_ln805_fu_508    |    0    |    0    |    20   |
|          |     ret_V_4_fu_671     |    0    |    0    |    42   |
|          |    add_ln657_fu_714    |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_730  |    0    |    0    |    50   |
|    add   |   add_ln657_2_fu_798   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_808 |    0    |    0    |    58   |
|          |     ret_V_6_fu_841     |    0    |    0    |    65   |
|          |     ret_V_7_fu_887     |    0    |    0    |   115   |
|          |   add_ln1146_1_fu_893  |    0    |    0    |   114   |
|          |     r_exp_V_fu_907     |    0    |    0    |    20   |
|          |    out_exp_V_fu_993    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|   ashr   |       r_V_fu_399       |    0    |    0    |   174   |
|          |      r_V_4_fu_443      |    0    |    0    |   179   |
|----------|------------------------|---------|---------|---------|
|    shl   |      r_V_1_fu_409      |    0    |    0    |   174   |
|          |      r_V_3_fu_437      |    0    |    0    |   179   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln833_fu_287   |    0    |    0    |    13   |
|          |    icmp_ln837_fu_293   |    0    |    0    |    29   |
|          |   icmp_ln833_3_fu_305  |    0    |    0    |    29   |
|   icmp   |    icmp_ln805_fu_502   |    0    |    0    |    20   |
|          |    icmp_ln338_fu_530   |    0    |    0    |    13   |
|          |   icmp_ln338_1_fu_552  |    0    |    0    |    50   |
|          |    icmp_ln849_fu_929   |    0    |    0    |    9    |
|          |    icmp_ln853_fu_955   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |      r_V_15_fu_561     |    4    |    0    |    73   |
|    mul   |      r_V_16_fu_694     |    4    |    0    |    22   |
|          |      r_V_17_fu_763     |    6    |    0    |    20   |
|          |      r_V_18_fu_853     |    9    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |     e_frac_V_fu_335    |    0    |    0    |    61   |
|    sub   |    sub_ln1311_fu_369   |    0    |    0    |    18   |
|          |     ret_V_3_fu_592     |    0    |    0    |    79   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln209_fu_299    |    0    |    0    |    2    |
|          |     and_ln18_fu_311    |    0    |    0    |    2    |
|          |    and_ln338_fu_1019   |    0    |    0    |    2    |
|          |    and_ln849_fu_1029   |    0    |    0    |    2    |
|    and   |    sel_tmp5_fu_1041    |    0    |    0    |    2    |
|          |   and_ln338_1_fu_1061  |    0    |    0    |    2    |
|          |      tmp19_fu_1083     |    0    |    0    |    2    |
|          |    sel_tmp16_fu_1089   |    0    |    0    |    2    |
|          |    x_is_pinf_fu_1100   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln214_1_fu_834   |    0    |    0    |    2    |
|          |     or_ln338_fu_935    |    0    |    0    |    2    |
|    or    |    or_ln849_fu_1035    |    0    |    0    |    2    |
|          |   or_ln849_1_fu_1066   |    0    |    0    |    2    |
|          |   or_ln849_2_fu_1077   |    0    |    0    |    2    |
|          |    or_ln214_fu_1105    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln214_fu_1013   |    0    |    0    |    2    |
|          |    xor_ln338_fu_1024   |    0    |    0    |    2    |
|    xor   |   xor_ln338_1_fu_1055  |    0    |    0    |    2    |
|          |    xor_ln849_fu_1071   |    0    |    0    |    2    |
|          |    xor_ln936_fu_1095   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1138      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_read_read_fu_204   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_22_fu_265   |    0    |    0    |    0    |
|          |      isNeg_fu_361      |    0    |    0    |    0    |
| bitselect|   p_Result_23_fu_459   |    0    |    0    |    0    |
|          |   p_Result_15_fu_492   |    0    |    0    |    0    |
|          |      tmp_7_fu_899      |    0    |    0    |    0    |
|          |      tmp_10_fu_940     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_V_fu_273      |    0    |    0    |    0    |
|          |    m_fix_l_V_fu_423    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_449   |    0    |    0    |    0    |
|          |      tmp_5_fu_483      |    0    |    0    |    0    |
|          |      tmp_9_fu_570      |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_598   |    0    |    0    |    0    |
|          |       Z2_V_fu_608      |    0    |    0    |    0    |
|          |       Z3_V_fu_618      |    0    |    0    |    0    |
|partselect|     Z4_ind_V_fu_632    |    0    |    0    |    0    |
|          |      f_Z4_V_fu_654     |    0    |    0    |    0    |
|          |      tmp_s_fu_700      |    0    |    0    |    0    |
|          |      tmp_1_fu_736      |    0    |    0    |    0    |
|          |      tmp_2_fu_769      |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_814  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_824   |    0    |    0    |    0    |
|          |      tmp_8_fu_919      |    0    |    0    |    0    |
|          |       tmp_fu_961       |    0    |    0    |    0    |
|          |      tmp_6_fu_971      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_3_fu_283     |    0    |    0    |    0    |
|          |   trunc_ln805_fu_499   |    0    |    0    |    0    |
|   trunc  |       Z4_V_fu_628      |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_875  |    0    |    0    |    0    |
|          |   trunc_ln168_fu_989   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln502_fu_317   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_391   |    0    |    0    |    0    |
|          |   zext_ln1285_fu_395   |    0    |    0    |    0    |
|          |   zext_ln1253_fu_433   |    0    |    0    |    0    |
|          |   zext_ln498_1_fu_642  |    0    |    0    |    0    |
|          |   zext_ln498_2_fu_646  |    0    |    0    |    0    |
|          |    zext_ln498_fu_650   |    0    |    0    |    0    |
|          |     lhs_V_1_fu_664     |    0    |    0    |    0    |
|          |     rhs_V_2_fu_667     |    0    |    0    |    0    |
|          |   zext_ln1070_fu_686   |    0    |    0    |    0    |
|          |  zext_ln1072_1_fu_690  |    0    |    0    |    0    |
|          |    zext_ln657_fu_710   |    0    |    0    |    0    |
|   zext   |   zext_ln498_3_fu_720  |    0    |    0    |    0    |
|          |     ret_V_5_fu_724     |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_727  |    0    |    0    |    0    |
|          |  zext_ln1070_1_fu_755  |    0    |    0    |    0    |
|          |  zext_ln1072_2_fu_759  |    0    |    0    |    0    |
|          |    zext_ln682_fu_790   |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_794  |    0    |    0    |    0    |
|          |   zext_ln657_3_fu_804  |    0    |    0    |    0    |
|          |     lhs_V_3_fu_838     |    0    |    0    |    0    |
|          |      r_V_11_fu_847     |    0    |    0    |    0    |
|          |   zext_ln1072_fu_850   |    0    |    0    |    0    |
|          |   zext_ln657_5_fu_867  |    0    |    0    |    0    |
|          |   zext_ln1146_fu_871   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_327   |    0    |    0    |    0    |
|          |    m_frac_l_V_fu_349   |    0    |    0    |    0    |
|          |      rhs_V_fu_471      |    0    |    0    |    0    |
|          |      shl_ln_fu_544     |    0    |    0    |    0    |
|          |     rhs_V_1_fu_580     |    0    |    0    |    0    |
|bitconcatenate|      tmp_i_fu_677      |    0    |    0    |    0    |
|          |   lshr_ln662_6_fu_746  |    0    |    0    |    0    |
|          |     lhs_V_2_fu_779     |    0    |    0    |    0    |
|          |     lhs_V_4_fu_859     |    0    |    0    |    0    |
|          |     trunc_ln_fu_879    |    0    |    0    |    0    |
|          |   p_Result_24_fu_999   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln682_fu_357   |    0    |    0    |    0    |
|          |   sext_ln1311_fu_375   |    0    |    0    |    0    |
|          |  sext_ln1311_1_fu_387  |    0    |    0    |    0    |
|          |   sext_ln1287_fu_405   |    0    |    0    |    0    |
|   sext   |      r_V_5_fu_467      |    0    |    0    |    0    |
|          |   sext_ln682_1_fu_479  |    0    |    0    |    0    |
|          |      r_V_7_fu_558      |    0    |    0    |    0    |
|          |      lhs_V_fu_567      |    0    |    0    |    0    |
|          |   sext_ln682_2_fu_588  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    24   |    0    |   2453  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        Z2_V_reg_1202        |    8   |
|        Z3_V_reg_1209        |    8   |
|        Z4_V_reg_1215        |   35   |
|      Z4_ind_V_reg_1220      |    8   |
|      add_ln657_reg_1245     |   36   |
|      and_ln18_reg_1161      |    1   |
|      and_ln209_reg_1154     |    1   |
|    exp_Z1P_m_1_V_reg_1260   |   50   |
|      exp_Z1_V_reg_1255      |   58   |
|     exp_Z1_hi_V_reg_1265    |   50   |
|    icmp_ln338_1_reg_1192    |    1   |
|     icmp_ln338_reg_1184     |    1   |
|     m_diff_hi_V_reg_1197    |    8   |
|     or_ln214_1_reg_1270     |    1   |
|     p_Result_22_reg_1149    |    1   |
|       r_V_13_reg_1172       |   71   |
|      r_exp_V_3_reg_1177     |   13   |
|      sel_tmp16_reg_1280     |    1   |
|      sel_tmp6_reg_1275      |   64   |
|    select_ln253_reg_1167    |   54   |
|table_exp_Z1_array_1_reg_1235|    8   |
|table_f_Z2_array_V_s_reg_1250|    8   |
|table_f_Z3_array_V_2_reg_1230|    8   |
|table_f_Z3_array_V_s_reg_1225|    8   |
|        tmp_i_reg_1240       |   43   |
+-----------------------------+--------+
|            Total            |   545  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||   3.02  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |  2453  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   545  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    3   |   545  |  2489  |
+-----------+--------+--------+--------+--------+
