<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: DRAMSimII::dramTimingSpecification Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<div class="nav">
<b>DRAMSimII</b>::<a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html">dramTimingSpecification</a></div>
<h1>DRAMSimII::dramTimingSpecification Class Reference</h1><!-- doxytag: class="DRAMSimII::dramTimingSpecification" -->contains all the specs for this channel's DIMMs  
<a href="#_details">More...</a>
<p>
<code>#include &lt;dramTimingSpecification.h&gt;</code>
<p>

<p>
<a href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9d7579e4380e46e82037abaa4b66c23d"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_al" ref="9d7579e4380e46e82037abaa4b66c23d" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#9d7579e4380e46e82037abaa4b66c23d">t_al</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">additive latency, used with posted cas <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d614ab324c6403098ea38dfef74e7511"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_burst" ref="d614ab324c6403098ea38dfef74e7511" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#d614ab324c6403098ea38dfef74e7511">t_burst</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of cycles utilized per cacheline burst <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="90fc28d880ecddb9dc38d06ec0e47b51"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_cas" ref="90fc28d880ecddb9dc38d06ec0e47b51" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#90fc28d880ecddb9dc38d06ec0e47b51">t_cas</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">delay between start of CAS and start of burst <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="36cd35bc4fe4011d2150369b5533b6f8"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_ccd" ref="36cd35bc4fe4011d2150369b5533b6f8" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#36cd35bc4fe4011d2150369b5533b6f8">t_ccd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">column-to-column delay, the minimum column <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> timing, determined by internal burst (prefetch) length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e75936fa6cf1dd899b1ce418a5f03ed"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_cmd" ref="1e75936fa6cf1dd899b1ce418a5f03ed" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#1e75936fa6cf1dd899b1ce418a5f03ed">t_cmd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> bus duration... <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4c48938c79b6a582f30d7bb08a7d3b1a"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_cwd" ref="4c48938c79b6a582f30d7bb08a7d3b1a" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#4c48938c79b6a582f30d7bb08a7d3b1a">t_cwd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">delay between end of CASW and start of burst <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3374d0cc1cf81dcf78e15df33203a5f2"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_faw" ref="3374d0cc1cf81dcf78e15df33203a5f2" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#3374d0cc1cf81dcf78e15df33203a5f2">t_faw</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">four bank activation <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e1471717fcf27f364d6a965f1f6999c5"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_ras" ref="e1471717fcf27f364d6a965f1f6999c5" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#e1471717fcf27f364d6a965f1f6999c5">t_ras</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">interval between ACT and PRECHARGE to same bank <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3e2f6eba8bccf3565b9919e690ab2577"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rc" ref="3e2f6eba8bccf3565b9919e690ab2577" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#3e2f6eba8bccf3565b9919e690ab2577">t_rc</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">t_rc is simply t_ras + t_rp <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5006a322521fc6b9b8efd2090d6347c8"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rcd" ref="5006a322521fc6b9b8efd2090d6347c8" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#5006a322521fc6b9b8efd2090d6347c8">t_rcd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RAS to CAS delay of same bank. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="32841c33ff02608e6f1d30185951d0fb"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rfc" ref="32841c33ff02608e6f1d30185951d0fb" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#32841c33ff02608e6f1d30185951d0fb">t_rfc</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">refresh cycle time <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1eaa5da3e28c75ee163a2c22451a74ee"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rp" ref="1eaa5da3e28c75ee163a2c22451a74ee" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#1eaa5da3e28c75ee163a2c22451a74ee">t_rp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">interval between PRECHARGE and ACT to same bank <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="69e79d5b19032ccc5ae75d40603b5d68"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rrd" ref="69e79d5b19032ccc5ae75d40603b5d68" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#69e79d5b19032ccc5ae75d40603b5d68">t_rrd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">row to row activation delay <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d6878b377da09e507c0b533c193e079a"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rtp" ref="d6878b377da09e507c0b533c193e079a" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#d6878b377da09e507c0b533c193e079a">t_rtp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">read to precharge delay <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="39723c3b2fa584f2dc4df60edac1359b"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_rtrs" ref="39723c3b2fa584f2dc4df60edac1359b" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#39723c3b2fa584f2dc4df60edac1359b">t_rtrs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rank hand off penalty, also t_dqs <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8144f3a0a89aec22d7a5b7e23cfabe70"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_wr" ref="8144f3a0a89aec22d7a5b7e23cfabe70" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#8144f3a0a89aec22d7a5b7e23cfabe70">t_wr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write recovery time , time to restore data <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3c1516fbc19d0f70979446b1ded4078b"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_wtr" ref="3c1516fbc19d0f70979446b1ded4078b" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#3c1516fbc19d0f70979446b1ded4078b">t_wtr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write to read turnaround time <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5a8733a0e73fd0e00a7cc6c81f20bbcc"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_int_burst" ref="5a8733a0e73fd0e00a7cc6c81f20bbcc" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#5a8733a0e73fd0e00a7cc6c81f20bbcc">t_int_burst</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">internal prefetch length of DRAM devices, 4 for DDR2, 8 for DDR3 <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e951805a7b6d01c0a9dc96d4f8c276a2"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_buffer_delay" ref="e951805a7b6d01c0a9dc96d4f8c276a2" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#e951805a7b6d01c0a9dc96d4f8c276a2">t_buffer_delay</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the delay a <a class="el" href="class_d_r_a_m_sim_i_i_1_1transaction.html" title="a request to read or write some portion of memory, atomically">transaction</a> experiences before it can be converted to a series of commands <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1716fcdcac908e9df8a38d7db1156e6a"></a><!-- doxytag: member="DRAMSimII::dramTimingSpecification::t_refi" ref="1716fcdcac908e9df8a38d7db1156e6a" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html#1716fcdcac908e9df8a38d7db1156e6a">t_refi</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">refresh interval, should send one refresh every n ticks to a rank <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
contains all the specs for this channel's DIMMs <hr>The documentation for this class was generated from the following files:<ul>
<li>src/dramTimingSpecification.h<li>src/dramTimingSpecification.cpp</ul>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Apr 30 01:03:56 2008 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
