// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_ipv4_checksu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ip2checksum_V_data_V_dout,
        ip2checksum_V_data_V_empty_n,
        ip2checksum_V_data_V_read,
        ip2checksum_V_keep_V_dout,
        ip2checksum_V_keep_V_empty_n,
        ip2checksum_V_keep_V_read,
        ip2checksum_V_last_V_dout,
        ip2checksum_V_last_V_empty_n,
        ip2checksum_V_last_V_read,
        tx_ip2crcFifo_V_data_din,
        tx_ip2crcFifo_V_data_full_n,
        tx_ip2crcFifo_V_data_write,
        tx_ip2crcFifo_V_keep_din,
        tx_ip2crcFifo_V_keep_full_n,
        tx_ip2crcFifo_V_keep_write,
        tx_ip2crcFifo_V_last_din,
        tx_ip2crcFifo_V_last_full_n,
        tx_ip2crcFifo_V_last_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] ip2checksum_V_data_V_dout;
input   ip2checksum_V_data_V_empty_n;
output   ip2checksum_V_data_V_read;
input  [63:0] ip2checksum_V_keep_V_dout;
input   ip2checksum_V_keep_V_empty_n;
output   ip2checksum_V_keep_V_read;
input  [0:0] ip2checksum_V_last_V_dout;
input   ip2checksum_V_last_V_empty_n;
output   ip2checksum_V_last_V_read;
output  [511:0] tx_ip2crcFifo_V_data_din;
input   tx_ip2crcFifo_V_data_full_n;
output   tx_ip2crcFifo_V_data_write;
output  [63:0] tx_ip2crcFifo_V_keep_din;
input   tx_ip2crcFifo_V_keep_full_n;
output   tx_ip2crcFifo_V_keep_write;
output  [0:0] tx_ip2crcFifo_V_last_din;
input   tx_ip2crcFifo_V_last_full_n;
output   tx_ip2crcFifo_V_last_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ip2checksum_V_data_V_read;
reg ip2checksum_V_keep_V_read;
reg ip2checksum_V_last_V_read;
reg tx_ip2crcFifo_V_data_write;
reg tx_ip2crcFifo_V_keep_write;
reg tx_ip2crcFifo_V_last_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op5;
wire   [0:0] tmp_nbreadreq_fu_126_p5;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op91;
reg   [0:0] tmp_reg_703;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_firstWord;
reg    ip2checksum_V_data_V_blk_n;
wire    ap_block_pp0_stage0;
reg    ip2checksum_V_keep_V_blk_n;
reg    ip2checksum_V_last_V_blk_n;
reg    tx_ip2crcFifo_V_data_blk_n;
reg    tx_ip2crcFifo_V_keep_blk_n;
reg    tx_ip2crcFifo_V_last_blk_n;
reg   [511:0] tmp_data_V_66_reg_707;
reg   [63:0] tmp_keep_V_reg_713;
reg   [0:0] tmp_last_V_reg_718;
wire   [15:0] add_ln214_1_fu_637_p2;
reg   [15:0] add_ln214_1_reg_725;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] or_ln99_fu_693_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln647_fu_183_p1;
wire   [7:0] p_Result_128_i_i_fu_173_p4;
wire   [15:0] agg_result_V_0_1_i_i_fu_187_p3;
wire   [7:0] p_Result_128_1_i_fu_209_p4;
wire   [7:0] p_Result_128_i43_i_fu_199_p4;
wire   [15:0] agg_result_V_0_1_i_fu_219_p3;
wire   [16:0] zext_ln700_fu_227_p1;
wire   [16:0] zext_ln647_fu_195_p1;
wire   [16:0] add_ln700_fu_231_p2;
wire   [7:0] p_Result_128_1_i1_fu_251_p4;
wire   [7:0] p_Result_128_i46_i_fu_241_p4;
wire   [15:0] agg_result_V_0_1_i1_fu_261_p3;
wire   [7:0] p_Result_128_1_i2_fu_283_p4;
wire   [7:0] p_Result_128_i49_i_fu_273_p4;
wire   [15:0] agg_result_V_0_1_i2_fu_293_p3;
wire   [16:0] zext_ln700_2_fu_301_p1;
wire   [16:0] zext_ln647_1_fu_269_p1;
wire   [16:0] add_ln700_12_fu_305_p2;
wire   [17:0] zext_ln700_1_fu_237_p1;
wire   [17:0] zext_ln700_3_fu_311_p1;
wire   [17:0] add_ln700_13_fu_315_p2;
wire   [7:0] p_Result_128_1_i3_fu_335_p4;
wire   [7:0] p_Result_128_i52_i_fu_325_p4;
wire   [15:0] agg_result_V_0_1_i3_fu_345_p3;
wire   [7:0] p_Result_128_1_i4_fu_367_p4;
wire   [7:0] p_Result_128_i55_i_fu_357_p4;
wire   [15:0] agg_result_V_0_1_i4_fu_377_p3;
wire   [7:0] p_Result_128_1_i5_fu_399_p4;
wire   [7:0] p_Result_128_i58_i_fu_389_p4;
wire   [15:0] agg_result_V_0_1_i5_fu_409_p3;
wire   [7:0] p_Result_128_1_i6_fu_431_p4;
wire   [7:0] p_Result_128_i61_i_fu_421_p4;
wire   [15:0] agg_result_V_0_1_i6_fu_441_p3;
wire   [18:0] zext_ln700_5_fu_353_p1;
wire   [18:0] zext_ln700_4_fu_321_p1;
wire   [16:0] zext_ln700_6_fu_449_p1;
wire   [16:0] zext_ln647_3_fu_417_p1;
wire   [16:0] add_ln700_15_fu_459_p2;
wire   [17:0] zext_ln647_2_fu_385_p1;
wire   [17:0] zext_ln700_7_fu_465_p1;
wire   [17:0] add_ln700_16_fu_469_p2;
wire   [18:0] add_ln700_14_fu_453_p2;
wire   [18:0] zext_ln700_8_fu_475_p1;
wire   [18:0] add_ln700_17_fu_479_p2;
wire   [7:0] p_Result_128_1_i7_fu_499_p4;
wire   [7:0] p_Result_128_i64_i_fu_489_p4;
wire   [15:0] agg_result_V_0_1_i7_fu_509_p3;
wire   [7:0] p_Result_128_1_i8_fu_531_p4;
wire   [7:0] p_Result_128_i67_i_fu_521_p4;
wire   [15:0] agg_result_V_0_1_i8_fu_541_p3;
wire   [16:0] zext_ln700_10_fu_549_p1;
wire   [16:0] zext_ln647_4_fu_517_p1;
wire   [16:0] add_ln700_18_fu_553_p2;
wire   [19:0] zext_ln700_9_fu_485_p1;
wire   [19:0] zext_ln700_11_fu_559_p1;
wire   [19:0] add_ln700_19_fu_563_p2;
wire   [3:0] tmp_s_fu_569_p4;
wire   [15:0] add_ln214_4_fu_589_p2;
wire   [15:0] add_ln214_fu_583_p2;
wire   [15:0] add_ln214_5_fu_595_p2;
wire   [15:0] add_ln214_7_fu_607_p2;
wire   [15:0] zext_ln1503_fu_579_p1;
wire   [15:0] add_ln214_9_fu_619_p2;
wire   [15:0] add_ln214_8_fu_613_p2;
wire   [15:0] add_ln214_10_fu_625_p2;
wire   [15:0] add_ln214_6_fu_601_p2;
wire   [15:0] add_ln214_11_fu_631_p2;
wire   [15:0] r_V_fu_647_p2;
wire   [7:0] trunc_ln647_29_fu_662_p1;
wire   [7:0] p_Result_128_i70_i_fu_652_p4;
wire   [15:0] checksum_V_fu_666_p3;
wire   [511:0] p_Result_s_fu_674_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 cics_firstWord = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln214_1_reg_725 <= add_ln214_1_fu_637_p2;
        tmp_data_V_66_reg_707 <= ip2checksum_V_data_V_dout;
        tmp_keep_V_reg_713 <= ip2checksum_V_keep_V_dout;
        tmp_last_V_reg_718 <= ip2checksum_V_last_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_703 == 1'd1) & (or_ln99_fu_693_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= tmp_last_V_reg_718;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_703 <= tmp_nbreadreq_fu_126_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_data_V_blk_n = ip2checksum_V_data_V_empty_n;
    end else begin
        ip2checksum_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_data_V_read = 1'b1;
    end else begin
        ip2checksum_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_keep_V_blk_n = ip2checksum_V_keep_V_empty_n;
    end else begin
        ip2checksum_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_keep_V_read = 1'b1;
    end else begin
        ip2checksum_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_last_V_blk_n = ip2checksum_V_last_V_empty_n;
    end else begin
        ip2checksum_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_126_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip2checksum_V_last_V_read = 1'b1;
    end else begin
        ip2checksum_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_data_blk_n = tx_ip2crcFifo_V_data_full_n;
    end else begin
        tx_ip2crcFifo_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_data_write = 1'b1;
    end else begin
        tx_ip2crcFifo_V_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_keep_blk_n = tx_ip2crcFifo_V_keep_full_n;
    end else begin
        tx_ip2crcFifo_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_keep_write = 1'b1;
    end else begin
        tx_ip2crcFifo_V_keep_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_last_blk_n = tx_ip2crcFifo_V_last_full_n;
    end else begin
        tx_ip2crcFifo_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_703 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_ip2crcFifo_V_last_write = 1'b1;
    end else begin
        tx_ip2crcFifo_V_last_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_10_fu_625_p2 = (agg_result_V_0_1_i7_fu_509_p3 + add_ln214_9_fu_619_p2);

assign add_ln214_11_fu_631_p2 = (add_ln214_8_fu_613_p2 + add_ln214_10_fu_625_p2);

assign add_ln214_1_fu_637_p2 = (add_ln214_6_fu_601_p2 + add_ln214_11_fu_631_p2);

assign add_ln214_4_fu_589_p2 = (agg_result_V_0_1_i3_fu_345_p3 + agg_result_V_0_1_i2_fu_293_p3);

assign add_ln214_5_fu_595_p2 = (agg_result_V_0_1_i1_fu_261_p3 + add_ln214_4_fu_589_p2);

assign add_ln214_6_fu_601_p2 = (add_ln214_fu_583_p2 + add_ln214_5_fu_595_p2);

assign add_ln214_7_fu_607_p2 = (agg_result_V_0_1_i6_fu_441_p3 + agg_result_V_0_1_i5_fu_409_p3);

assign add_ln214_8_fu_613_p2 = (agg_result_V_0_1_i4_fu_377_p3 + add_ln214_7_fu_607_p2);

assign add_ln214_9_fu_619_p2 = (zext_ln1503_fu_579_p1 + agg_result_V_0_1_i8_fu_541_p3);

assign add_ln214_fu_583_p2 = (agg_result_V_0_1_i_i_fu_187_p3 + agg_result_V_0_1_i_fu_219_p3);

assign add_ln700_12_fu_305_p2 = (zext_ln700_2_fu_301_p1 + zext_ln647_1_fu_269_p1);

assign add_ln700_13_fu_315_p2 = (zext_ln700_1_fu_237_p1 + zext_ln700_3_fu_311_p1);

assign add_ln700_14_fu_453_p2 = (zext_ln700_5_fu_353_p1 + zext_ln700_4_fu_321_p1);

assign add_ln700_15_fu_459_p2 = (zext_ln700_6_fu_449_p1 + zext_ln647_3_fu_417_p1);

assign add_ln700_16_fu_469_p2 = (zext_ln647_2_fu_385_p1 + zext_ln700_7_fu_465_p1);

assign add_ln700_17_fu_479_p2 = (add_ln700_14_fu_453_p2 + zext_ln700_8_fu_475_p1);

assign add_ln700_18_fu_553_p2 = (zext_ln700_10_fu_549_p1 + zext_ln647_4_fu_517_p1);

assign add_ln700_19_fu_563_p2 = (zext_ln700_9_fu_485_p1 + zext_ln700_11_fu_559_p1);

assign add_ln700_fu_231_p2 = (zext_ln700_fu_227_p1 + zext_ln647_fu_195_p1);

assign agg_result_V_0_1_i1_fu_261_p3 = {{p_Result_128_1_i1_fu_251_p4}, {p_Result_128_i46_i_fu_241_p4}};

assign agg_result_V_0_1_i2_fu_293_p3 = {{p_Result_128_1_i2_fu_283_p4}, {p_Result_128_i49_i_fu_273_p4}};

assign agg_result_V_0_1_i3_fu_345_p3 = {{p_Result_128_1_i3_fu_335_p4}, {p_Result_128_i52_i_fu_325_p4}};

assign agg_result_V_0_1_i4_fu_377_p3 = {{p_Result_128_1_i4_fu_367_p4}, {p_Result_128_i55_i_fu_357_p4}};

assign agg_result_V_0_1_i5_fu_409_p3 = {{p_Result_128_1_i5_fu_399_p4}, {p_Result_128_i58_i_fu_389_p4}};

assign agg_result_V_0_1_i6_fu_441_p3 = {{p_Result_128_1_i6_fu_431_p4}, {p_Result_128_i61_i_fu_421_p4}};

assign agg_result_V_0_1_i7_fu_509_p3 = {{p_Result_128_1_i7_fu_499_p4}, {p_Result_128_i64_i_fu_489_p4}};

assign agg_result_V_0_1_i8_fu_541_p3 = {{p_Result_128_1_i8_fu_531_p4}, {p_Result_128_i67_i_fu_521_p4}};

assign agg_result_V_0_1_i_fu_219_p3 = {{p_Result_128_1_i_fu_209_p4}, {p_Result_128_i43_i_fu_199_p4}};

assign agg_result_V_0_1_i_i_fu_187_p3 = {{trunc_ln647_fu_183_p1}, {p_Result_128_i_i_fu_173_p4}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_703 == 1'd1) & (io_acc_block_signal_op91 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_126_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_703 == 1'd1) & (io_acc_block_signal_op91 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_126_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_703 == 1'd1) & (io_acc_block_signal_op91 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_126_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_126_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_reg_703 == 1'd1) & (io_acc_block_signal_op91 == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign checksum_V_fu_666_p3 = {{trunc_ln647_29_fu_662_p1}, {p_Result_128_i70_i_fu_652_p4}};

assign io_acc_block_signal_op5 = (ip2checksum_V_last_V_empty_n & ip2checksum_V_keep_V_empty_n & ip2checksum_V_data_V_empty_n);

assign io_acc_block_signal_op91 = (tx_ip2crcFifo_V_last_full_n & tx_ip2crcFifo_V_keep_full_n & tx_ip2crcFifo_V_data_full_n);

assign or_ln99_fu_693_p2 = (tmp_last_V_reg_718 | cics_firstWord);

assign p_Result_128_1_i1_fu_251_p4 = {{ip2checksum_V_data_V_dout[39:32]}};

assign p_Result_128_1_i2_fu_283_p4 = {{ip2checksum_V_data_V_dout[55:48]}};

assign p_Result_128_1_i3_fu_335_p4 = {{ip2checksum_V_data_V_dout[71:64]}};

assign p_Result_128_1_i4_fu_367_p4 = {{ip2checksum_V_data_V_dout[87:80]}};

assign p_Result_128_1_i5_fu_399_p4 = {{ip2checksum_V_data_V_dout[103:96]}};

assign p_Result_128_1_i6_fu_431_p4 = {{ip2checksum_V_data_V_dout[119:112]}};

assign p_Result_128_1_i7_fu_499_p4 = {{ip2checksum_V_data_V_dout[135:128]}};

assign p_Result_128_1_i8_fu_531_p4 = {{ip2checksum_V_data_V_dout[151:144]}};

assign p_Result_128_1_i_fu_209_p4 = {{ip2checksum_V_data_V_dout[23:16]}};

assign p_Result_128_i43_i_fu_199_p4 = {{ip2checksum_V_data_V_dout[31:24]}};

assign p_Result_128_i46_i_fu_241_p4 = {{ip2checksum_V_data_V_dout[47:40]}};

assign p_Result_128_i49_i_fu_273_p4 = {{ip2checksum_V_data_V_dout[63:56]}};

assign p_Result_128_i52_i_fu_325_p4 = {{ip2checksum_V_data_V_dout[79:72]}};

assign p_Result_128_i55_i_fu_357_p4 = {{ip2checksum_V_data_V_dout[95:88]}};

assign p_Result_128_i58_i_fu_389_p4 = {{ip2checksum_V_data_V_dout[111:104]}};

assign p_Result_128_i61_i_fu_421_p4 = {{ip2checksum_V_data_V_dout[127:120]}};

assign p_Result_128_i64_i_fu_489_p4 = {{ip2checksum_V_data_V_dout[143:136]}};

assign p_Result_128_i67_i_fu_521_p4 = {{ip2checksum_V_data_V_dout[159:152]}};

assign p_Result_128_i70_i_fu_652_p4 = {{r_V_fu_647_p2[15:8]}};

assign p_Result_128_i_i_fu_173_p4 = {{ip2checksum_V_data_V_dout[15:8]}};

assign p_Result_s_fu_674_p5 = {{tmp_data_V_66_reg_707[511:96]}, {checksum_V_fu_666_p3}, {tmp_data_V_66_reg_707[79:0]}};

assign r_V_fu_647_p2 = (16'd65535 ^ add_ln214_1_reg_725);

assign tmp_nbreadreq_fu_126_p5 = (ip2checksum_V_last_V_empty_n & ip2checksum_V_keep_V_empty_n & ip2checksum_V_data_V_empty_n);

assign tmp_s_fu_569_p4 = {{add_ln700_19_fu_563_p2[19:16]}};

assign trunc_ln647_29_fu_662_p1 = r_V_fu_647_p2[7:0];

assign trunc_ln647_fu_183_p1 = ip2checksum_V_data_V_dout[7:0];

assign tx_ip2crcFifo_V_data_din = ((cics_firstWord[0:0] === 1'b1) ? p_Result_s_fu_674_p5 : tmp_data_V_66_reg_707);

assign tx_ip2crcFifo_V_keep_din = tmp_keep_V_reg_713;

assign tx_ip2crcFifo_V_last_din = tmp_last_V_reg_718;

assign zext_ln1503_fu_579_p1 = tmp_s_fu_569_p4;

assign zext_ln647_1_fu_269_p1 = agg_result_V_0_1_i1_fu_261_p3;

assign zext_ln647_2_fu_385_p1 = agg_result_V_0_1_i4_fu_377_p3;

assign zext_ln647_3_fu_417_p1 = agg_result_V_0_1_i5_fu_409_p3;

assign zext_ln647_4_fu_517_p1 = agg_result_V_0_1_i7_fu_509_p3;

assign zext_ln647_fu_195_p1 = agg_result_V_0_1_i_i_fu_187_p3;

assign zext_ln700_10_fu_549_p1 = agg_result_V_0_1_i8_fu_541_p3;

assign zext_ln700_11_fu_559_p1 = add_ln700_18_fu_553_p2;

assign zext_ln700_1_fu_237_p1 = add_ln700_fu_231_p2;

assign zext_ln700_2_fu_301_p1 = agg_result_V_0_1_i2_fu_293_p3;

assign zext_ln700_3_fu_311_p1 = add_ln700_12_fu_305_p2;

assign zext_ln700_4_fu_321_p1 = add_ln700_13_fu_315_p2;

assign zext_ln700_5_fu_353_p1 = agg_result_V_0_1_i3_fu_345_p3;

assign zext_ln700_6_fu_449_p1 = agg_result_V_0_1_i6_fu_441_p3;

assign zext_ln700_7_fu_465_p1 = add_ln700_15_fu_459_p2;

assign zext_ln700_8_fu_475_p1 = add_ln700_16_fu_469_p2;

assign zext_ln700_9_fu_485_p1 = add_ln700_17_fu_479_p2;

assign zext_ln700_fu_227_p1 = agg_result_V_0_1_i_fu_219_p3;

endmodule //compute_ipv4_checksu
