;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
	SUB #72, @206
	MOV -1, <-20
	JMN 36, 8
	JMZ <121, 103
	JMZ <121, 103
	SUB -207, <-120
	SUB @121, 106
	CMP 36, @8
	CMP 36, @8
	JMN 36, 8
	SLT @121, 109
	SUB @121, 106
	JMN 46, <408
	JMN 46, <408
	MOV 46, 408
	SLT 128, -500
	JMP <-127, 100
	JMP @12, #200
	SLT @3, 0
	SPL -1, @-21
	JMP -7, @-20
	SUB @-127, 100
	MOV 12, @10
	ADD 270, 60
	ADD @-30, 9
	ADD #271, <1
	DAT <12, <209
	SUB <0, @2
	MOV -1, <-20
	SPL 210, 30
	SPL 210, 30
	SPL 0, <922
	SPL 210, 30
	SPL 0, <922
	ADD #12, @-810
	CMP -207, <-120
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
