{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@151:177@HdlStmProcess", "        interpolation_counter <= 0;\n      end\n    end\n  end\n\n  always @(posedge dac_clk) begin\n    if (dma_transfer_suspend) begin\n      dma_data_valid <= 1'b0;\n      dma_data_valid_adjacent <=  1'b0;\n      triggered <= 1'b0;\n    end else begin\n      dma_data_valid <= dma_valid ? 1'b1 : dma_data_valid;\n      dma_data_valid_adjacent <= dma_valid_adjacent ? 1'b1 : dma_data_valid_adjacent;\n      triggered <= trigger ? 1'b1 : triggered | !trigger_active;\n    end\n\n    if (start_sync_channels == 1'b0) begin\n      transmit_ready <= triggered;\n    end else begin\n      transmit_ready <= (dma_data_valid & dma_data_valid_adjacent) ? triggered : ~dma_data_valid;\n    end\n  end\n\n  assign dac_int_valid = transmit_ready ? dac_int_valid_d : 1'b0;\n\n  always @(posedge dac_clk) begin\n    case (filter_mask)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[157, "    if (dma_transfer_suspend) begin\n"], [158, "      dma_data_valid <= 1'b0;\n"], [159, "      dma_data_valid_adjacent <=  1'b0;\n"], [160, "      triggered <= 1'b0;\n"], [162, "      dma_data_valid <= dma_valid ? 1'b1 : dma_data_valid;\n"], [163, "      dma_data_valid_adjacent <= dma_valid_adjacent ? 1'b1 : dma_data_valid_adjacent;\n"], [164, "      triggered <= trigger ? 1'b1 : triggered | !trigger_active;\n"], [168, "      transmit_ready <= triggered;\n"], [170, "      transmit_ready <= (dma_data_valid & dma_data_valid_adjacent) ? triggered : ~dma_data_valid;\n"]], "Add": [[160, "    if (dma_transfer_suspend == 1'b0) begin\n"], [160, "      transfer <= trigger ? 1'b1 : transfer | !trigger_active;\n"], [164, "      transfer <= 1'b0;\n"], [168, "      transmit_ready <= dma_valid & transfer;\n"], [170, "      transmit_ready <= dma_valid & dma_valid_adjacent & transfer;\n"]]}}