{
  "Top": "horn_schunck_hls",
  "RtlTop": "horn_schunck_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "horn_schunck_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Ix": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Ix_address0",
          "name": "Ix_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Ix_ce0",
          "name": "Ix_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Ix_q0",
          "name": "Ix_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Iy": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Iy_address0",
          "name": "Iy_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Iy_ce0",
          "name": "Iy_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Iy_q0",
          "name": "Iy_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "It": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "It_address0",
          "name": "It_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "It_ce0",
          "name": "It_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "It_q0",
          "name": "It_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "u": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "u_address0",
          "name": "u_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_ce0",
          "name": "u_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_q0",
          "name": "u_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "u_address1",
          "name": "u_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_ce1",
          "name": "u_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_we1",
          "name": "u_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_d1",
          "name": "u_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "u_q1",
          "name": "u_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "v": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v_address0",
          "name": "v_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_ce0",
          "name": "v_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_q0",
          "name": "v_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v_address1",
          "name": "v_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_ce1",
          "name": "v_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_we1",
          "name": "v_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_d1",
          "name": "v_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v_q1",
          "name": "v_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -setup=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "horn_schunck_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1813522",
    "Latency": "1813521"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "horn_schunck_hls",
    "Version": "1.0",
    "DisplayName": "Horn_schunck_hls",
    "Revision": "2114397119",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_horn_schunck_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/hsl\/src\/horn_schunck_hsl.cpp",
      "..\/..\/..\/hsl\/src\/horn_schunck_hsl.h"
    ],
    "TestBench": ["..\/..\/..\/hsl\/src\/main_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/horn_schunck_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/horn_schunck_hls_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3.vhd",
      "impl\/vhdl\/horn_schunck_hls_mac_muladd_16s_16s_25ns_28_4_1.vhd",
      "impl\/vhdl\/horn_schunck_hls_mac_muladd_16s_16s_28s_28_1_1.vhd",
      "impl\/vhdl\/horn_schunck_hls_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/horn_schunck_hls_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/horn_schunck_hls_sdiv_44ns_16s_28_48_1.vhd",
      "impl\/vhdl\/horn_schunck_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/horn_schunck_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/horn_schunck_hls_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3.v",
      "impl\/verilog\/horn_schunck_hls_mac_muladd_16s_16s_25ns_28_4_1.v",
      "impl\/verilog\/horn_schunck_hls_mac_muladd_16s_16s_28s_28_1_1.v",
      "impl\/verilog\/horn_schunck_hls_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/horn_schunck_hls_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/horn_schunck_hls_sdiv_44ns_16s_28_48_1.v",
      "impl\/verilog\/horn_schunck_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/horn_schunck_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "Ix_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"Ix_address0": "DATA"},
      "ports": ["Ix_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Ix"
        }]
    },
    "Ix_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"Ix_q0": "DATA"},
      "ports": ["Ix_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Ix"
        }]
    },
    "Iy_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"Iy_address0": "DATA"},
      "ports": ["Iy_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Iy"
        }]
    },
    "Iy_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"Iy_q0": "DATA"},
      "ports": ["Iy_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Iy"
        }]
    },
    "It_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"It_address0": "DATA"},
      "ports": ["It_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "It"
        }]
    },
    "It_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"It_q0": "DATA"},
      "ports": ["It_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "It"
        }]
    },
    "u_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"u_address0": "DATA"},
      "ports": ["u_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"u_q0": "DATA"},
      "ports": ["u_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"u_address1": "DATA"},
      "ports": ["u_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"u_d1": "DATA"},
      "ports": ["u_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "u_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"u_q1": "DATA"},
      "ports": ["u_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "v_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v_address0": "DATA"},
      "ports": ["v_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"v_q0": "DATA"},
      "ports": ["v_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"v_address1": "DATA"},
      "ports": ["v_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v_d1": "DATA"},
      "ports": ["v_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    },
    "v_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"v_q1": "DATA"},
      "ports": ["v_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Ix_address0": {
      "dir": "out",
      "width": "12"
    },
    "Ix_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Ix_q0": {
      "dir": "in",
      "width": "16"
    },
    "Iy_address0": {
      "dir": "out",
      "width": "12"
    },
    "Iy_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Iy_q0": {
      "dir": "in",
      "width": "16"
    },
    "It_address0": {
      "dir": "out",
      "width": "12"
    },
    "It_ce0": {
      "dir": "out",
      "width": "1"
    },
    "It_q0": {
      "dir": "in",
      "width": "16"
    },
    "u_address0": {
      "dir": "out",
      "width": "12"
    },
    "u_ce0": {
      "dir": "out",
      "width": "1"
    },
    "u_q0": {
      "dir": "in",
      "width": "16"
    },
    "u_address1": {
      "dir": "out",
      "width": "12"
    },
    "u_ce1": {
      "dir": "out",
      "width": "1"
    },
    "u_we1": {
      "dir": "out",
      "width": "1"
    },
    "u_d1": {
      "dir": "out",
      "width": "16"
    },
    "u_q1": {
      "dir": "in",
      "width": "16"
    },
    "v_address0": {
      "dir": "out",
      "width": "12"
    },
    "v_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v_q0": {
      "dir": "in",
      "width": "16"
    },
    "v_address1": {
      "dir": "out",
      "width": "12"
    },
    "v_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v_we1": {
      "dir": "out",
      "width": "1"
    },
    "v_d1": {
      "dir": "out",
      "width": "16"
    },
    "v_q1": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "horn_schunck_hls",
      "BindInstances": "icmp_ln11_fu_128_p2 iter_2_fu_134_p2 icmp_ln12_fu_140_p2 add_ln20_fu_164_p2 add_ln21_fu_171_p2",
      "Instances": [{
          "ModuleName": "horn_schunck_hls_Pipeline_VITIS_LOOP_13_3",
          "InstanceName": "grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100",
          "BindInstances": "icmp_ln13_fu_255_p2 add_ln19_fu_290_p2 add_ln29_fu_347_p2 add_ln30_fu_392_p2 mac_muladd_16s_16s_28s_28_1_1_U7 mac_muladd_16s_16s_28s_28_1_1_U8 mac_muladd_16s_16s_28s_28_1_1_U7 mac_muladd_16s_16s_28s_28_1_1_U8 mac_muladd_16s_16s_25ns_28_4_1_U5 mac_muladd_16s_16s_25ns_28_4_1_U5 mac_muladd_16s_16s_28s_28_4_1_U6 mac_muladd_16s_16s_28s_28_4_1_U6 mul_16s_16s_32_1_1_U1 sdiv_44ns_16s_28_48_1_U2 sub_ln37_fu_528_p2 mul_16s_16s_32_1_1_U3 sdiv_44ns_16s_28_48_1_U4 sub_ln38_fu_556_p2"
        }]
    },
    "Info": {
      "horn_schunck_hls_Pipeline_VITIS_LOOP_13_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "horn_schunck_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "horn_schunck_hls_Pipeline_VITIS_LOOP_13_3": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "2921",
          "LatencyAvg": "2921",
          "LatencyWorst": "2921",
          "PipelineII": "2920",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "15.908"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_3",
            "TripCount": "62",
            "Latency": "2919",
            "PipelineII": "47",
            "PipelineDepth": "53",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "1",
            "SourceLocation": "",
            "IssueType": "II Violation",
            "ViolationType": "Memory Dependency"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "5520",
          "UTIL_DSP": "~0",
          "FF": "8829",
          "AVAIL_FF": "1326720",
          "UTIL_FF": "~0",
          "LUT": "7059",
          "AVAIL_LUT": "663360",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "horn_schunck_hls": {
        "Latency": {
          "LatencyBest": "1813521",
          "LatencyAvg": "1813521",
          "LatencyWorst": "1813521",
          "PipelineII": "1813522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "15.908"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "10",
            "Latency": "1813520",
            "PipelineII": "",
            "PipelineDepth": "181352",
            "PipelineType": "no",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": "",
            "Loops": [{
                "Name": "VITIS_LOOP_12_2",
                "TripCount": "62",
                "Latency": "181350",
                "PipelineII": "",
                "PipelineDepth": "2925",
                "PipelineType": "no",
                "TargetTI": "",
                "RealTI": "",
                "isPerfectNested": "1",
                "SourceLocation": ""
              }]
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "5520",
          "UTIL_DSP": "~0",
          "FF": "8894",
          "AVAIL_FF": "1326720",
          "UTIL_FF": "~0",
          "LUT": "7249",
          "AVAIL_LUT": "663360",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-18 17:59:54 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
