
---------- Begin Simulation Statistics ----------
final_tick                               68125030341000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91931                       # Simulator instruction rate (inst/s)
host_mem_usage                                 838620                       # Number of bytes of host memory used
host_op_rate                                    93951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10877.71                       # Real time elapsed on the host
host_tick_rate                             6262812042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1021976434                       # Number of ops (including micro ops) simulated
sim_seconds                                 68.125030                       # Number of seconds simulated
sim_ticks                                68125030341000                       # Number of ticks simulated
system.cpu.Branches                         166018442                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1021976434                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           10                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           10                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     136250060682                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               136250060682                       # Number of busy cycles
system.cpu.num_cc_register_reads            346739556                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           343986363                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    134137841                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     8195733                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             889644859                       # Number of integer alu accesses
system.cpu.num_int_insts                    889644859                       # number of integer instructions
system.cpu.num_int_register_reads          1362016816                       # number of times the integer registers were read
system.cpu.num_int_register_writes          766169990                       # number of times the integer registers were written
system.cpu.num_load_insts                   269301196                       # Number of load instructions
system.cpu.num_mem_refs                     371075032                       # number of memory refs
system.cpu.num_store_insts                  101773836                       # Number of store instructions
system.cpu.num_vec_alu_accesses                   758                       # Number of vector alu accesses
system.cpu.num_vec_insts                          758                       # number of vector instructions
system.cpu.num_vec_register_reads                 948                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                446                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    27      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 650828658     63.68%     63.68% # Class of executed instruction
system.cpu.op_class::IntMult                    77478      0.01%     63.69% # Class of executed instruction
system.cpu.op_class::IntDiv                        31      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      4      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                       71      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdAlu                      112      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                      108      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                      78      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     63.69% # Class of executed instruction
system.cpu.op_class::MemRead                269301196     26.35%     90.04% # Class of executed instruction
system.cpu.op_class::MemWrite               101773836      9.96%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1021981599                       # Class of executed instruction
system.cpu.valuePred.lookups                747575199                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted    226957840                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted     50055273                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted    111459552                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted       130669290                       # Number of Load value predictions
system.cpu.valuePred.numPredicted           277179556                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.818812                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.303592                       # VP Coverage
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1269697812                       # Transaction distribution
system.membus.trans_dist::ReadResp         1269697888                       # Transaction distribution
system.membus.trans_dist::WriteReq          101769197                       # Transaction distribution
system.membus.trans_dist::WriteResp         101769196                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              1241                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             1241                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            76                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             76                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            76                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000010332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    742926471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2742936803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000020664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   1363908744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5363929408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1371468402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1371468402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1371468402                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1473355935000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2270174709000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy       722130373000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000020664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      980771963                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4980792627                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000020664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000020664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data    383136781                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       383136781                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000005166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       269693963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1269699129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      101769273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          101769273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          58715874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          14396646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73112520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     58715874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58715874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          5624024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5624024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         58715874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20020670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78736543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000005166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 254952165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.575856559250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       659085                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       659085                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2607398653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9897145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1269699129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  101769273                       # Number of write requests accepted
system.mem_ctrls.readBursts                1269699129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                101769273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ               25290967                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              91220104                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          63448822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1         587122519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          55738754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3         171686159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         107658011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          67814022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          32151697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          18150247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          81094505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          12497584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          8791676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8360741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          8569885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7639847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7141372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6542321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            735239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            465599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            738495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            555871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            605107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            488899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            563979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            617733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            689984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1112239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1263632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1065969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           474616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           370826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           405326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           395631                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4480011946500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               6222040810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27812664984000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3600.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22350.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1112295804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6378011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0              87330753                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1              20835462                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1113161098                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              46843427                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               1528389                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0             17512681                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1              5780025                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             68988969                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              9448178                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1244213202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  194960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 658567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 659086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 659679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 659746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 659115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 659090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 659325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 659198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 659136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 659144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 659089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 659089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 659087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 659095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 659085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 659085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    136283489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    589.339665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   365.698999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.547097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     31483012     23.10%     23.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15375327     11.28%     34.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7884689      5.79%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6415169      4.71%     44.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      5890856      4.32%     49.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      5032462      3.69%     52.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3771921      2.77%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3513546      2.58%     58.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     56916507     41.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    136283489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       659085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1888.080597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    207.397047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15661.321416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       658280     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143          637      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215          103      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-524287           30      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-655359           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-786431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-917503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::917504-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.57286e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.96608e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.96608e+06-2.09715e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.22822e+06-2.3593e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.49037e+06-2.62144e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.62144e+06-2.75251e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.88358e+06-3.01466e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.40787e+06-3.53894e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        659085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       659085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.005354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           657400     99.74%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1016      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              542      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        659085                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            79642122368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ              1618621888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               675145280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4980792627                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            383136781                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1169.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  68125030264000                       # Total gap between requests
system.mem_ctrls.avgGap                      49673.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000020664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    853247867                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data     41044869                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 58715873.504611849785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12524733.753938395530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 602493.221574358409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000005166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    269693963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    101769273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 21733417371000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 6079247613000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1802963687357000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21733.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22541.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  17716189.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         201916365420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         107321093385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1004154827340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        30162324060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5377731830640.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     25972486174830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4288444345920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       36982216961595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.857989                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 10853663219250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2274844260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 54996522861750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         771147767460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         409874747370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7880919449340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        24904212840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5377731830640.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     30726246944580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     285277381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       45476102334150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.538820                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 335635125500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2274844260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 65514550955500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68125030341000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 68125030341000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
