#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffd9e5029d0 .scope module, "t_sync_bcd_counter" "t_sync_bcd_counter" 2 3;
 .timescale 0 0;
v0x7ffd9e713980_0 .var "t_Clk", 0 0;
v0x7ffd9e713a20_0 .net "t_Q1", 0 0, v0x7ffd9e711e50_0;  1 drivers
v0x7ffd9e713ac0_0 .net "t_Q2", 0 0, v0x7ffd9e712370_0;  1 drivers
v0x7ffd9e713b90_0 .net "t_Q4", 0 0, v0x7ffd9e7128b0_0;  1 drivers
v0x7ffd9e713c60_0 .net "t_Q8", 0 0, v0x7ffd9e712da0_0;  1 drivers
v0x7ffd9e713d70_0 .var "t_Rst_b", 0 0;
v0x7ffd9e713e00_0 .var "t_TQ1", 0 0;
S_0x7ffd9e701bc0 .scope module, "M" "sync_bcd_counter" 2 8, 3 3 0, S_0x7ffd9e5029d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q8"
    .port_info 1 /OUTPUT 1 "Q4"
    .port_info 2 /OUTPUT 1 "Q2"
    .port_info 3 /OUTPUT 1 "Q1"
    .port_info 4 /INPUT 1 "TQ1"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /INPUT 1 "Rst_b"
L_0x7ffd9e713ed0 .functor AND 1, v0x7ffd9e712da0_0, v0x7ffd9e711e50_0, C4<1>, C4<1>;
L_0x7ffd9e713f40 .functor AND 1, v0x7ffd9e7128b0_0, v0x7ffd9e712370_0, v0x7ffd9e711e50_0, C4<1>;
L_0x7ffd9e714030 .functor AND 1, L_0x7ffd9e7140c0, v0x7ffd9e711e50_0, C4<1>, C4<1>;
L_0x7ffd9e7140c0 .functor NOT 1, v0x7ffd9e712da0_0, C4<0>, C4<0>, C4<0>;
L_0x7ffd9e7141f0 .functor AND 1, v0x7ffd9e712370_0, v0x7ffd9e711e50_0, C4<1>, C4<1>;
L_0x7ffd9e714310 .functor OR 1, L_0x7ffd9e713ed0, L_0x7ffd9e713f40, C4<0>, C4<0>;
v0x7ffd9e712fe0_0 .net "Clk", 0 0, v0x7ffd9e713980_0;  1 drivers
v0x7ffd9e713100_0 .net "Q1", 0 0, v0x7ffd9e711e50_0;  alias, 1 drivers
v0x7ffd9e713190_0 .net "Q2", 0 0, v0x7ffd9e712370_0;  alias, 1 drivers
v0x7ffd9e713240_0 .net "Q4", 0 0, v0x7ffd9e7128b0_0;  alias, 1 drivers
v0x7ffd9e7132d0_0 .net "Q4Q2Q1", 0 0, L_0x7ffd9e713f40;  1 drivers
v0x7ffd9e7133a0_0 .net "Q8", 0 0, v0x7ffd9e712da0_0;  alias, 1 drivers
v0x7ffd9e713430_0 .net "Q8Q1", 0 0, L_0x7ffd9e713ed0;  1 drivers
v0x7ffd9e7134c0_0 .net "Rst_b", 0 0, v0x7ffd9e713d70_0;  1 drivers
v0x7ffd9e7135d0_0 .net "TQ1", 0 0, v0x7ffd9e713e00_0;  1 drivers
v0x7ffd9e7136e0_0 .net "TQ2", 0 0, L_0x7ffd9e714030;  1 drivers
v0x7ffd9e713770_0 .net "TQ4", 0 0, L_0x7ffd9e7141f0;  1 drivers
v0x7ffd9e713800_0 .net "TQ8", 0 0, L_0x7ffd9e714310;  1 drivers
v0x7ffd9e713890_0 .net *"_s0", 0 0, L_0x7ffd9e7140c0;  1 drivers
S_0x7ffd9e700660 .scope module, "F1" "Toggle_flip_flop" 3 21, 3 29 0, S_0x7ffd9e701bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "Clk"
    .port_info 3 /INPUT 1 "Rst_b"
v0x7ffd9e701db0_0 .net "Clk", 0 0, v0x7ffd9e713980_0;  alias, 1 drivers
v0x7ffd9e711e50_0 .var "Q", 0 0;
v0x7ffd9e711ef0_0 .net "Rst_b", 0 0, v0x7ffd9e713d70_0;  alias, 1 drivers
v0x7ffd9e711fa0_0 .net "T", 0 0, v0x7ffd9e713e00_0;  alias, 1 drivers
E_0x7ffd9e701d80/0 .event negedge, v0x7ffd9e711ef0_0;
E_0x7ffd9e701d80/1 .event posedge, v0x7ffd9e701db0_0;
E_0x7ffd9e701d80 .event/or E_0x7ffd9e701d80/0, E_0x7ffd9e701d80/1;
S_0x7ffd9e7120a0 .scope module, "F2" "Toggle_flip_flop" 3 22, 3 29 0, S_0x7ffd9e701bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "Clk"
    .port_info 3 /INPUT 1 "Rst_b"
v0x7ffd9e7122c0_0 .net "Clk", 0 0, v0x7ffd9e713980_0;  alias, 1 drivers
v0x7ffd9e712370_0 .var "Q", 0 0;
v0x7ffd9e712400_0 .net "Rst_b", 0 0, v0x7ffd9e713d70_0;  alias, 1 drivers
v0x7ffd9e7124d0_0 .net "T", 0 0, L_0x7ffd9e714030;  alias, 1 drivers
S_0x7ffd9e7125b0 .scope module, "F3" "Toggle_flip_flop" 3 23, 3 29 0, S_0x7ffd9e701bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "Clk"
    .port_info 3 /INPUT 1 "Rst_b"
v0x7ffd9e7127e0_0 .net "Clk", 0 0, v0x7ffd9e713980_0;  alias, 1 drivers
v0x7ffd9e7128b0_0 .var "Q", 0 0;
v0x7ffd9e712950_0 .net "Rst_b", 0 0, v0x7ffd9e713d70_0;  alias, 1 drivers
v0x7ffd9e712a20_0 .net "T", 0 0, L_0x7ffd9e7141f0;  alias, 1 drivers
S_0x7ffd9e712af0 .scope module, "F4" "Toggle_flip_flop" 3 24, 3 29 0, S_0x7ffd9e701bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "Clk"
    .port_info 3 /INPUT 1 "Rst_b"
v0x7ffd9e712d00_0 .net "Clk", 0 0, v0x7ffd9e713980_0;  alias, 1 drivers
v0x7ffd9e712da0_0 .var "Q", 0 0;
v0x7ffd9e712e40_0 .net "Rst_b", 0 0, v0x7ffd9e713d70_0;  alias, 1 drivers
v0x7ffd9e712ef0_0 .net "T", 0 0, L_0x7ffd9e714310;  alias, 1 drivers
    .scope S_0x7ffd9e700660;
T_0 ;
    %wait E_0x7ffd9e701d80;
    %load/vec4 v0x7ffd9e711ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd9e711e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffd9e711fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ffd9e711e50_0;
    %inv;
    %assign/vec4 v0x7ffd9e711e50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffd9e7120a0;
T_1 ;
    %wait E_0x7ffd9e701d80;
    %load/vec4 v0x7ffd9e712400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd9e712370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffd9e7124d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ffd9e712370_0;
    %inv;
    %assign/vec4 v0x7ffd9e712370_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffd9e7125b0;
T_2 ;
    %wait E_0x7ffd9e701d80;
    %load/vec4 v0x7ffd9e712950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd9e7128b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffd9e712a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7ffd9e7128b0_0;
    %inv;
    %assign/vec4 v0x7ffd9e7128b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffd9e712af0;
T_3 ;
    %wait E_0x7ffd9e701d80;
    %load/vec4 v0x7ffd9e712e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd9e712da0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffd9e712ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7ffd9e712da0_0;
    %inv;
    %assign/vec4 v0x7ffd9e712da0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffd9e5029d0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x7ffd9e713980_0;
    %inv;
    %store/vec4 v0x7ffd9e713980_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffd9e5029d0;
T_5 ;
    %vpi_call 2 14 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffd9e5029d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffd9e713e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffd9e713980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffd9e713d70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffd9e713d70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7ffd9e5029d0;
T_6 ;
    %delay 400, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7ffd9e5029d0;
T_7 ;
    %vpi_call 2 27 "$monitor", "%b %b %b %b", v0x7ffd9e713c60_0, v0x7ffd9e713b90_0, v0x7ffd9e713ac0_0, v0x7ffd9e713a20_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_sync_bcd_counter.v";
    "sync_bcd_counter.v";
