--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X28Y22.Y    SLICE_X28Y15.F1  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X28Y22.Y    SLICE_X28Y20.F4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X28Y22.Y    SLICE_X28Y22.G1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 220792 paths analyzed, 1759 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.488ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_3 (SLICE_X1Y11.CE), 4465 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.474ns (7.063ns logic, 8.411ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.514   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X28Y33.G3      net (fanout=41)       1.513   vga_sync_unit/v_count_reg<3>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.275ns (7.066ns logic, 8.209ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y35.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y35.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.G4      net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig1_reg<3>
                                                       counter_unit/dig1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.263ns (7.063ns logic, 8.200ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_2 (SLICE_X1Y10.CE), 4465 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.474ns (7.063ns logic, 8.411ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.514   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X28Y33.G3      net (fanout=41)       1.513   vga_sync_unit/v_count_reg<3>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.275ns (7.066ns logic, 8.209ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y35.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y35.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.G4      net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.263ns (7.063ns logic, 8.200ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_0 (SLICE_X1Y10.CE), 4465 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.474ns (7.063ns logic, 8.411ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.514   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X28Y33.G3      net (fanout=41)       1.513   vga_sync_unit/v_count_reg<3>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y34.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y34.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<11>
                                                       graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.F4      net (fanout=1)        0.506   graph_unit/rom_data_alien_boss<11>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.275ns (7.066ns logic, 8.209ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.026 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X28Y33.G4      net (fanout=44)       1.715   vga_sync_unit/v_count_reg<2>
    SLICE_X28Y33.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X30Y25.G3      net (fanout=5)        1.138   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X30Y25.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00005
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X31Y35.BX      net (fanout=12)       1.248   graph_unit/rom_addr_alien_boss<3>
    SLICE_X31Y35.X       Tbxx                  0.641   graph_unit/rom_data_alien_boss<9>
                                                       graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.G4      net (fanout=1)        0.295   graph_unit/rom_data_alien_boss<9>
    SLICE_X30Y31.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.F4      net (fanout=1)        0.547   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X24Y26.X       Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.G4      net (fanout=1)        0.021   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X25Y26.Y       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X25Y26.F4      net (fanout=7)        0.313   graph_unit/rd_alien_boss_on
    SLICE_X25Y26.X       Tilo                  0.612   graph_unit/alien_boss_hits_counter_reg_and0000
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X17Y22.G1      net (fanout=8)        1.168   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X17Y22.Y       Tilo                  0.612   counter_unit/dig0_reg_not0002
                                                       graph_unit/hit1
    SLICE_X15Y23.F4      net (fanout=5)        0.323   hit
    SLICE_X15Y23.X       Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=3)        1.432   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.263ns (7.063ns logic, 8.200ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X13Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X13Y18.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X13Y18.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X13Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X13Y20.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X13Y20.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X12Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X12Y33.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X12Y33.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_x_l_reg<1>/SR
  Logical resource: graph_unit/proj1_x_l_reg_1/SR
  Location pin: SLICE_X15Y22.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_x_l_reg<1>/SR
  Logical resource: graph_unit/proj1_x_l_reg_1/SR
  Location pin: SLICE_X15Y22.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_x_l_reg<1>/SR
  Logical resource: graph_unit/proj1_x_l_reg_0/SR
  Location pin: SLICE_X15Y22.SR
  Clock network: graph_unit/alien_alive_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   15.488|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 220792 paths, 0 nets, and 6081 connections

Design statistics:
   Minimum period:  15.488ns{1}   (Maximum frequency:  64.566MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 17:50:08 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 360 MB



