============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 22 2024  06:45:01 pm
  Module:                 Bounce_flash
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin lamp_counter_reg[4]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_counter_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-      71                  
     Required Time:=    2129                  
      Launch Clock:-       0                  
         Data Path:-    2129                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFHQX1        1  5.4   103   269     269    (-,-) 
  g8561/Y                 -       A->Y  F     BUFX6          5 23.4    83   116     385    (-,-) 
  g8475/Y                 -       A->Y  R     CLKINVX4       2  9.6    52    54     439    (-,-) 
  g8470__9945/Y           -       A->Y  F     NOR2X4         4 13.1   103    60     499    (-,-) 
  g8445__5122/Y           -       B->Y  F     AND2X6         3 10.6    49   103     602    (-,-) 
  g8424__9945/Y           -       B->Y  R     NOR2X2         1  4.5    96    65     667    (-,-) 
  g3/Y                    -       B0->Y R     OA21X1         1  5.4   103   176     843    (-,-) 
  g8543/Y                 -       C->Y  F     NAND3BX2       1  6.9   229   156     998    (-,-) 
  g8360__8246/Y           -       B->Y  R     NOR2X4         3 11.8   141   134    1132    (-,-) 
  g8353__4319/Y           -       B->Y  F     NOR2X2         1  7.1    96    92    1224    (-,-) 
  g8349__9315/Y           -       A->Y  R     NAND2X4        5 15.8    83    75    1299    (-,-) 
  g8336__5526/Y           -       A1->Y F     OAI21X1        2  7.2   275   180    1479    (-,-) 
  g8318__5107/Y           -       B0->Y R     AOI21X1        2  7.5   270   223    1702    (-,-) 
  g8308__2346/Y           -       B0->Y F     OAI21X1        1  4.5   201   196    1898    (-,-) 
  g8281__2398/Y           -       A1->Y F     AO22X1         1  4.5   101   230    2129    (-,-) 
  lamp_counter_reg[4]/D   -       -     F     DFFX2          1    -     -     0    2129    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin lamps_reg[4]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    2098                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8319__6161/Y           -       A1->Y R     OA21X1         4 13.0   210   254    1862    (-,-) 
  g8309__8428/Y           -       C0->Y F     OAI211X1       1  4.6   302   235    2097    (-,-) 
  lamps_reg[4]/D          -       -     F     DFFHQX1        1    -     -     0    2098    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (34 ps) Setup Check with Pin lamp_counter_reg[2]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_counter_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     100                  
     Required Time:=    2100                  
      Launch Clock:-       0                  
         Data Path:-    2066                  
             Slack:=      34                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFHQX1        1  5.4   103   269     269    (-,-) 
  g8561/Y                 -       A->Y  F     BUFX6          5 23.4    83   116     385    (-,-) 
  g8475/Y                 -       A->Y  R     CLKINVX4       2  9.6    52    54     439    (-,-) 
  g8470__9945/Y           -       A->Y  F     NOR2X4         4 13.1   103    60     499    (-,-) 
  g8445__5122/Y           -       B->Y  F     AND2X6         3 10.6    49   103     602    (-,-) 
  g8424__9945/Y           -       B->Y  R     NOR2X2         1  4.5    96    65     667    (-,-) 
  g3/Y                    -       B0->Y R     OA21X1         1  5.4   103   176     843    (-,-) 
  g8543/Y                 -       C->Y  F     NAND3BX2       1  6.9   229   156     998    (-,-) 
  g8360__8246/Y           -       B->Y  R     NOR2X4         3 11.8   141   134    1132    (-,-) 
  g8356__8428/Y           -       B0->Y F     AOI21X1        1  4.5   191   100    1232    (-,-) 
  g8352__8551/Y           -       A->Y  F     AND2X1         5 15.3   265   246    1478    (-,-) 
  g8314__2398/Y           -       A1->Y R     AOI211XL       1  4.8   449   339    1816    (-,-) 
  g8310__7482/Y           -       B0->Y F     OAI2BB1X1      1  4.5   202   250    2066    (-,-) 
  lamp_counter_reg[2]/D   -       -     F     DFFX2          1    -     -     0    2066    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (38 ps) Setup Check with Pin lamps_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      38                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y   -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y   -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y   -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8312__6783/Y   -       A1->Y R     OAI211X1       1  4.6   202   172    2014    (-,-) 
  lamps_reg[12]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (39 ps) Setup Check with Pin lamps_reg[11]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y   -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y   -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y   -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8311__5526/Y   -       A1->Y R     OAI211X1       1  4.6   199   172    2014    (-,-) 
  lamps_reg[11]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (39 ps) Setup Check with Pin lamps_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  reset          -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y  -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y  -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y  -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8313__3680/Y  -       A1->Y R     OAI211X1       1  4.6   199   172    2014    (-,-) 
  lamps_reg[9]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (39 ps) Setup Check with Pin lamps_reg[14]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y   -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y   -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y   -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8304__1705/Y   -       A1->Y R     OAI211X1       1  4.6   199   172    2014    (-,-) 
  lamps_reg[14]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (39 ps) Setup Check with Pin lamps_reg[8]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  reset          -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y  -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y  -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y  -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8294__8246/Y  -       A1->Y R     OAI211X1       1  4.6   199   172    2014    (-,-) 
  lamps_reg[8]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (39 ps) Setup Check with Pin lamps_reg[13]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     147                  
     Required Time:=    2053                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     914                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y   -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y   -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8332__6417/Y   -       B->Y  F     OR2X2          7 21.4   204   251    1842    (-,-) 
  g8305__5122/Y   -       A1->Y R     OAI211X1       1  4.6   199   172    2014    (-,-) 
  lamps_reg[13]/D -       -     R     DFFHQX1        1    -     -     0    2014    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (60 ps) Setup Check with Pin lamp_counter_reg[3]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_counter_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     143                  
     Required Time:=    2057                  
      Launch Clock:-       0                  
         Data Path:-    1997                  
             Slack:=      60                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFHQX1        1  5.4   103   269     269    (-,-) 
  g8561/Y                 -       A->Y  F     BUFX6          5 23.4    83   116     385    (-,-) 
  g8475/Y                 -       A->Y  R     CLKINVX4       2  9.6    52    54     439    (-,-) 
  g8470__9945/Y           -       A->Y  F     NOR2X4         4 13.1   103    60     499    (-,-) 
  g8445__5122/Y           -       B->Y  F     AND2X6         3 10.6    49   103     602    (-,-) 
  g8424__9945/Y           -       B->Y  R     NOR2X2         1  4.5    96    65     667    (-,-) 
  g3/Y                    -       B0->Y R     OA21X1         1  5.4   103   176     843    (-,-) 
  g8543/Y                 -       C->Y  F     NAND3BX2       1  6.9   229   156     998    (-,-) 
  g8360__8246/Y           -       B->Y  R     NOR2X4         3 11.8   141   134    1132    (-,-) 
  g8353__4319/Y           -       B->Y  F     NOR2X2         1  7.1    96    92    1224    (-,-) 
  g8349__9315/Y           -       A->Y  R     NAND2X4        5 15.8    83    75    1299    (-,-) 
  g8336__5526/Y           -       A1->Y F     OAI21X1        2  7.2   275   180    1479    (-,-) 
  g8318__5107/Y           -       B0->Y R     AOI21X1        2  7.5   270   223    1702    (-,-) 
  g8288__2802/Y           -       A1->Y F     OAI221X1       1  4.5   324   295    1997    (-,-) 
  lamp_counter_reg[3]/D   -       -     F     DFFX2          1    -     -     0    1997    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (64 ps) Setup Check with Pin current_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) lamp_counter_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) current_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     168                  
     Required Time:=    2032                  
      Launch Clock:-       0                  
         Data Path:-    1968                  
             Slack:=      64                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_counter_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamp_counter_reg[2]/Q  -       CK->Q R     DFFX2          8 27.6   221   308     308    (-,-) 
  g8463__8559/Y          -       B->Y  F     NAND2X2        2 10.8   215   183     491    (-,-) 
  g8449__5477/Y          -       B->Y  R     NAND2X6        4 14.6    88    96     587    (-,-) 
  g8442/Y                -       A->Y  F     INVX3          5 16.5   106    86     673    (-,-) 
  g8401__3680/Y          -       A0->Y R     AOI222X1       1  4.8   322   257     930    (-,-) 
  g8390__5477/Y          -       B->Y  F     NAND2X1        1  5.4   224   216    1146    (-,-) 
  g8362__5115/Y          -       C0->Y R     AOI211X2       2  7.1   232   183    1329    (-,-) 
  g8355__1705/Y          -       A->Y  F     NAND2X1        3 10.0   349   268    1598    (-,-) 
  g8343__7482/Y          -       A1->Y F     OA22X1         1  4.8   116   283    1880    (-,-) 
  g8333__8428/Y          -       C0->Y R     OAI211X1       1  4.5   204    87    1968    (-,-) 
  current_state_reg[0]/D -       -     R     DFFX2          1    -     -     0    1968    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: MET (70 ps) Setup Check with Pin lamps_reg[7]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    2029                  
             Slack:=      70                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8332__6417/Y           -       B->Y  R     OR2X2          7 21.3   173   197    1805    (-,-) 
  g8315__1617/Y           -       C0->Y F     OAI211X1       1  4.6   302   224    2029    (-,-) 
  lamps_reg[7]/D          -       -     F     DFFHQX1        1    -     -     0    2029    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (95 ps) Setup Check with Pin lamps_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     145                  
     Required Time:=    2055                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     860                  
             Slack:=      95                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset            -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8380__8557/Y    -       B->Y  R     AND2X1         9 26.6   406   286    1386    (-,-) 
  drc_buf_sp8518/Y -       A->Y  R     BUFX2          8 24.1   196   295    1681    (-,-) 
  g8372__6417/Y    -       B->Y  F     NAND2X1        1  4.8   189   164    1845    (-,-) 
  g8328__1666/Y    -       C0->Y R     OAI211X1       1  4.6   195   115    1960    (-,-) 
  lamps_reg[5]/D   -       -     R     DFFHQX1        1    -     -     0    1960    (-,-) 
#-----------------------------------------------------------------------------------------



Path 14: MET (96 ps) Setup Check with Pin lamps_reg[3]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-      70                  
     Required Time:=    2130                  
      Launch Clock:-       0                  
         Data Path:-    2034                  
             Slack:=      96                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8342/Y                 -       A->Y  F     INVX1          1  4.8    98   104    1712    (-,-) 
  g8327__1881/Y           -       A1->Y R     AOI22X1        1  4.7   207   150    1862    (-,-) 
  g8306__6260/Y           -       A->Y  F     NAND2X1        1  4.6   184   172    2034    (-,-) 
  lamps_reg[3]/D          -       -     F     DFFHQX1        1    -     -     0    2034    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (96 ps) Setup Check with Pin lamps_reg[2]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-      70                  
     Required Time:=    2130                  
      Launch Clock:-       0                  
         Data Path:-    2034                  
             Slack:=      96                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8334__5477/Y           -       B0->Y F     AOI21X1        1  4.8   202   106    1714    (-,-) 
  g8316__7098/Y           -       B0->Y R     AOI21X1        1  4.7   181   157    1871    (-,-) 
  g8295__5107/Y           -       A->Y  F     NAND2X1        1  4.6   184   163    2034    (-,-) 
  lamps_reg[2]/D          -       -     F     DFFHQX1        1    -     -     0    2034    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (98 ps) Setup Check with Pin lamps_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) lamps_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     117                  
     Required Time:=    2083                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     885                  
             Slack:=      98                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  reset          -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8438__5526/Y  -       B->Y  F     NAND2X1        3 10.0   347   185    1285    (-,-) 
  g8346__6260/Y  -       A1->Y F     OA21X4        11 31.8   166   306    1591    (-,-) 
  g8319__6161/Y  -       A1->Y F     OA21X1         4 13.1   237   264    1855    (-,-) 
  g8307__4319/Y  -       B->Y  R     NAND2X1        1  4.6   109   130    1985    (-,-) 
  lamps_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    1985    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (112 ps) Setup Check with Pin flick_active_reg/CK->D
          Group: clk
     Startpoint: (R) lamp_counter_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) flick_active_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-      90                  
     Required Time:=    2110                  
      Launch Clock:-       0                  
         Data Path:-    1998                  
             Slack:=     112                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  lamp_counter_reg[2]/CK -       -      R     (arrival)     26    -     0     -       0    (-,-) 
  lamp_counter_reg[2]/Q  -       CK->Q  F     DFFX2          8 27.7   246   350     350    (-,-) 
  g8465__6783/Y          -       B->Y   F     OR2XL          5 15.4   471   378     728    (-,-) 
  g8433__6131/Y          -       D->Y   F     OR4X1          1  4.7   134   365    1094    (-,-) 
  g8404__1881/Y          -       B0->Y  R     OAI22X1        1  4.5   219   140    1234    (-,-) 
  g8386__2883/Y          -       A0->Y  R     AO21X1         1  4.5    91   225    1458    (-,-) 
  g8376__7098/Y          -       A1N->Y R     OAI2BB1X1      2  7.5   144   184    1642    (-,-) 
  g8361__3680/Y          -       B0->Y  F     OAI21X1        1  4.5   190   155    1797    (-,-) 
  g8351__8246/Y          -       A1N->Y F     OAI2BB1X1      1  4.5   178   201    1998    (-,-) 
  flick_active_reg/D     -       -      F     DFFX1          1    -     -     0    1998    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (137 ps) Setup Check with Pin lamp_counter_reg[0]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamp_counter_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     143                  
     Required Time:=    2057                  
      Launch Clock:-       0                  
         Data Path:-    1920                  
             Slack:=     137                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFHQX1        1  5.4   103   269     269    (-,-) 
  g8561/Y                 -       A->Y  F     BUFX6          5 23.4    83   116     385    (-,-) 
  g8475/Y                 -       A->Y  R     CLKINVX4       2  9.6    52    54     439    (-,-) 
  g8470__9945/Y           -       A->Y  F     NOR2X4         4 13.1   103    60     499    (-,-) 
  g8445__5122/Y           -       B->Y  F     AND2X6         3 10.6    49   103     602    (-,-) 
  g8424__9945/Y           -       B->Y  R     NOR2X2         1  4.5    96    65     667    (-,-) 
  g3/Y                    -       B0->Y R     OA21X1         1  5.4   103   176     843    (-,-) 
  g8543/Y                 -       C->Y  F     NAND3BX2       1  6.9   229   156     998    (-,-) 
  g8360__8246/Y           -       B->Y  R     NOR2X4         3 11.8   141   134    1132    (-,-) 
  g8356__8428/Y           -       B0->Y F     AOI21X1        1  4.5   191   100    1232    (-,-) 
  g8352__8551/Y           -       A->Y  F     AND2X1         5 15.3   265   246    1478    (-,-) 
  g8339__6783/Y           -       B->Y  R     NOR2X1         1  4.8   185   173    1651    (-,-) 
  g8326__9315/Y           -       A1->Y F     OAI221X1       1  4.5   324   268    1920    (-,-) 
  lamp_counter_reg[0]/D   -       -     F     DFFX2          1    -     -     0    1920    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (210 ps) Setup Check with Pin lamp_counter_reg[1]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lamp_counter_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     175                  
     Required Time:=    2025                  
      Launch Clock:-       0                  
         Data Path:-    1815                  
             Slack:=     210                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q F     DFFHQX1        1  5.4   103   269     269    (-,-) 
  g8561/Y                 -       A->Y  F     BUFX6          5 23.4    83   116     385    (-,-) 
  g8471__6260/Y           -       A->Y  R     NOR2X4         4 12.8   125    98     483    (-,-) 
  g8448__7482/Y           -       B->Y  R     CLKAND2X3      3 12.1    79   130     613    (-,-) 
  g8441/Y                 -       A->Y  F     INVX1          3 10.0   174   119     733    (-,-) 
  g8428__7410/Y           -       B->Y  R     NAND2X1        2  8.1   178   131     864    (-,-) 
  g8411__5122/Y           -       B->Y  F     NAND2X1        2  7.4   268   201    1065    (-,-) 
  g8356__8428/Y           -       A1->Y R     AOI21X1        1  4.5   171   185    1250    (-,-) 
  g8352__8551/Y           -       A->Y  R     AND2X1         5 15.3   242   269    1519    (-,-) 
  g8345__1705/Y           -       B->Y  F     NAND2X1        1  4.8   194   179    1698    (-,-) 
  g8323__4319/Y           -       C0->Y R     OAI221X1       1  4.5   221   117    1815    (-,-) 
  lamp_counter_reg[1]/D   -       -     R     DFFX2          1    -     -     0    1815    (-,-) 
#------------------------------------------------------------------------------------------------



Path 20: MET (212 ps) Setup Check with Pin current_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) lamp_counter_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) current_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     172                  
     Required Time:=    2028                  
      Launch Clock:-       0                  
         Data Path:-    1816                  
             Slack:=     212                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_counter_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamp_counter_reg[2]/Q  -       CK->Q R     DFFX2          8 27.6   221   308     308    (-,-) 
  g8463__8559/Y          -       B->Y  F     NAND2X2        2 10.8   215   183     491    (-,-) 
  g8449__5477/Y          -       B->Y  R     NAND2X6        4 14.6    88    96     587    (-,-) 
  g8442/Y                -       A->Y  F     INVX3          5 16.5   106    86     673    (-,-) 
  g8401__3680/Y          -       A0->Y R     AOI222X1       1  4.8   322   257     930    (-,-) 
  g8390__5477/Y          -       B->Y  F     NAND2X1        1  5.4   224   216    1146    (-,-) 
  g8362__5115/Y          -       C0->Y R     AOI211X2       2  7.1   232   183    1329    (-,-) 
  g8355__1705/Y          -       A->Y  F     NAND2X1        3 10.0   349   268    1598    (-,-) 
  g8344__6131/Y          -       A1->Y R     OAI211X1       1  4.5   216   218    1816    (-,-) 
  current_state_reg[2]/D -       -     R     DFFX4          1    -     -     0    1816    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 21: MET (229 ps) Setup Check with Pin current_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) lamp_counter_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) current_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     154                  
     Required Time:=    2046                  
      Launch Clock:-       0                  
         Data Path:-    1817                  
             Slack:=     229                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  lamp_counter_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamp_counter_reg[2]/Q  -       CK->Q R     DFFX2          8 27.6   221   308     308    (-,-) 
  g8463__8559/Y          -       B->Y  F     NAND2X2        2 10.8   215   183     491    (-,-) 
  g8449__5477/Y          -       B->Y  R     NAND2X6        4 14.6    88    96     587    (-,-) 
  g8442/Y                -       A->Y  F     INVX3          5 16.5   106    86     673    (-,-) 
  g8401__3680/Y          -       A0->Y R     AOI222X1       1  4.8   322   257     930    (-,-) 
  g8390__5477/Y          -       B->Y  F     NAND2X1        1  5.4   224   216    1146    (-,-) 
  g8362__5115/Y          -       C0->Y R     AOI211X2       2  7.1   232   183    1329    (-,-) 
  g8355__1705/Y          -       A->Y  F     NAND2X1        3 10.0   349   268    1598    (-,-) 
  g8335__3680/Y          -       A1->Y R     OAI211X1       1  4.6   219   220    1817    (-,-) 
  current_state_reg[1]/D -       -     R     DFFHQX1        1    -     -     0    1817    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 22: MET (265 ps) Setup Check with Pin lamps_reg[10]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8329__4733/Y           -       A1->Y F     OAI211X1       1  4.6   302   225    1833    (-,-) 
  lamps_reg[10]/D         -       -     F     DFFHQX1        1    -     -     0    1834    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: MET (265 ps) Setup Check with Pin lamps_reg[15]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8325__9945/Y           -       A1->Y F     OAI211X1       1  4.6   302   225    1833    (-,-) 
  lamps_reg[15]/D         -       -     F     DFFHQX1        1    -     -     0    1834    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (265 ps) Setup Check with Pin lamps_reg[0]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8324__2883/Y           -       A1->Y F     OAI211X1       1  4.6   302   225    1833    (-,-) 
  lamps_reg[0]/D          -       -     F     DFFHQX1        1    -     -     0    1834    (-,-) 
#------------------------------------------------------------------------------------------------



Path 25: MET (265 ps) Setup Check with Pin lamps_reg[6]/CK->D
          Group: clk
     Startpoint: (R) current_state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     101                  
     Required Time:=    2099                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  current_state_reg[1]/Q  -       CK->Q R     DFFHQX1        1  5.4    93   231     231    (-,-) 
  g8561/Y                 -       A->Y  R     BUFX6          5 23.3    74   110     340    (-,-) 
  g8469__5107/Y           -       A->Y  F     NOR2X2         2  9.4    98    81     421    (-,-) 
  g8541/Y                 -       AN->Y F     NOR2BX2        2  9.2   117   140     561    (-,-) 
  g8437__6417/Y           -       B->Y  R     NOR2X4         2  8.0    93    83     644    (-,-) 
  g8418__1617/Y           -       A->Y  F     NAND2X2        1  5.6   121   104     748    (-,-) 
  g8542/Y                 -       B0->Y R     AOI2BB1X2      1  5.4   111   104     852    (-,-) 
  g8393__6161/Y           -       B->Y  F     NAND2X2        1  6.9   143   114     966    (-,-) 
  g8387__6131/Y           -       B->Y  R     NOR2X4         2  7.2    92    89    1055    (-,-) 
  g8379__6783/Y           -       B0->Y F     AOI2BB1X1      1  4.8   104    89    1144    (-,-) 
  g8348__5122/Y           -       A2->Y R     OAI31X1        1  4.8   283   183    1327    (-,-) 
  g8346__6260/Y           -       B0->Y R     OA21X4        11 31.8   150   281    1608    (-,-) 
  g8317__5115/Y           -       A1->Y F     OAI211X1       1  4.6   302   225    1833    (-,-) 
  lamps_reg[6]/D          -       -     F     DFFHQX1        1    -     -     0    1834    (-,-) 
#------------------------------------------------------------------------------------------------



Path 26: MET (733 ps) Setup Check with Pin blink_counter_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) blink_counter_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
             Setup:-     117                  
     Required Time:=    2083                  
      Launch Clock:-       0                  
       Input Delay:-    1100                  
         Data Path:-     250                  
             Slack:=     733                  

Exceptions/Constraints:
  input_delay             1100            bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reset                  -       -     R     (arrival)     15 47.6     0     0    1100    (-,-) 
  g8423__2346/Y          -       B->Y  F     NAND2X4        8 23.9   232   119    1219    (-,-) 
  g8389__7482/Y          -       B0->Y R     OAI2BB1X1      1  4.6   110   131    1350    (-,-) 
  blink_counter_reg[0]/D -       -     R     DFFHQX1        1    -     -     0    1350    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 27: MET (821 ps) Late External Delay Assertion at pin lamps[1]
          Group: clk
     Startpoint: (R) lamps_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     821                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_14_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[1]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  lamps[1]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (821 ps) Late External Delay Assertion at pin lamps[2]
          Group: clk
     Startpoint: (R) lamps_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=     821                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_13_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[2]/Q  -       CK->Q F     DFFHQX1        2  6.6   122   279     279    (-,-) 
  lamps[2]        -       -     F     (port)         -    -     -     0     279    (-,-) 
#----------------------------------------------------------------------------------------



Path 29: MET (822 ps) Late External Delay Assertion at pin lamps[0]
          Group: clk
     Startpoint: (R) lamps_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_15_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[0]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[0]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (822 ps) Late External Delay Assertion at pin lamps[3]
          Group: clk
     Startpoint: (R) lamps_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_12_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[3]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[3]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (822 ps) Late External Delay Assertion at pin lamps[4]
          Group: clk
     Startpoint: (R) lamps_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[4]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[4]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (822 ps) Late External Delay Assertion at pin lamps[5]
          Group: clk
     Startpoint: (R) lamps_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_10_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[5]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[5]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (822 ps) Late External Delay Assertion at pin lamps[6]
          Group: clk
     Startpoint: (R) lamps_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_9_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[6]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[6]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (822 ps) Late External Delay Assertion at pin lamps[7]
          Group: clk
     Startpoint: (R) lamps_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_8_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[7]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[7]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 35: MET (822 ps) Late External Delay Assertion at pin lamps[8]
          Group: clk
     Startpoint: (R) lamps_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_7_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[8]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[8]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[8]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 36: MET (822 ps) Late External Delay Assertion at pin lamps[9]
          Group: clk
     Startpoint: (R) lamps_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_6_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  lamps_reg[9]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[9]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[9]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (822 ps) Late External Delay Assertion at pin lamps[10]
          Group: clk
     Startpoint: (R) lamps_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_5_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[10]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[10]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[10]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------



Path 38: MET (822 ps) Late External Delay Assertion at pin lamps[11]
          Group: clk
     Startpoint: (R) lamps_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_4_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[11]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[11]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[11]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------



Path 39: MET (822 ps) Late External Delay Assertion at pin lamps[12]
          Group: clk
     Startpoint: (R) lamps_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_3_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[12]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[12]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[12]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------



Path 40: MET (822 ps) Late External Delay Assertion at pin lamps[13]
          Group: clk
     Startpoint: (R) lamps_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_2_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[13]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[13]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[13]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------



Path 41: MET (822 ps) Late External Delay Assertion at pin lamps[14]
          Group: clk
     Startpoint: (R) lamps_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8_1_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[14]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[14]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[14]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------



Path 42: MET (822 ps) Late External Delay Assertion at pin lamps[15]
          Group: clk
     Startpoint: (R) lamps_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) lamps[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2200            0     
                                              
      Output Delay:-    1100                  
     Required Time:=    1100                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     822                  

Exceptions/Constraints:
  output_delay             1100            bound_flasher_gate.s_line_8 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  lamps_reg[15]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  lamps_reg[15]/Q  -       CK->Q F     DFFHQX1        2  6.5   121   278     278    (-,-) 
  lamps[15]        -       -     F     (port)         -    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

