{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    output logic shift_ena\n);\n    logic [1:0] count; // 2-bit counter to count up to 4\n\n    always @(posedge clk) begin\n        if (reset) begin\n            count <= 2'b00;     // Reset the counter\n            shift_ena <= 1'b1;  // Assert shift_ena on reset\n        end else if (count < 2'b11) begin\n            count <= count + 1; // Increment counter\n            shift_ena <= 1'b1;   // Keep shift_ena asserted\n        end else begin\n            shift_ena <= 1'b0;   // Deassert shift_ena after 4 cycles\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}