INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elbadri/Multiplier_beta/Multiplier_beta.sim/sim_1/synth/timing/coreFabricCompSimu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fabric_comp
INFO: [VRFC 10-311] analyzing module glbl
