
PRB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b8d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000038b4  0801ba64  0801ba64  0002ba64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f318  0801f318  00030114  2**0
                  CONTENTS
  4 .ARM          00000008  0801f318  0801f318  0002f318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f320  0801f320  00030114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f320  0801f320  0002f320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f324  0801f324  0002f324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000114  20000000  0801f328  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030114  2**0
                  CONTENTS
 10 .bss          0000db20  20000114  20000114  00030114  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000dc34  2000dc34  00030114  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030114  2**0
                  CONTENTS, READONLY
 13 .debug_info   000394d4  00000000  00000000  00030144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009194  00000000  00000000  00069618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000027e0  00000000  00000000  000727b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000025c0  00000000  00000000  00074f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003719f  00000000  00000000  00077550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00041d63  00000000  00000000  000ae6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00101df9  00000000  00000000  000f0452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001f224b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ab68  00000000  00000000  001f229c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801ba4c 	.word	0x0801ba4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	0801ba4c 	.word	0x0801ba4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <Analog_Start>:
extern Meas_Data meas_data;

static void Calc_Pt100();

void Analog_Start(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&pt100_input_buffer, sizeof(pt100_input_buffer)/2);
 8000578:	2206      	movs	r2, #6
 800057a:	4904      	ldr	r1, [pc, #16]	; (800058c <Analog_Start+0x18>)
 800057c:	4804      	ldr	r0, [pc, #16]	; (8000590 <Analog_Start+0x1c>)
 800057e:	f003 f96d 	bl	800385c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim3);
 8000582:	4804      	ldr	r0, [pc, #16]	; (8000594 <Analog_Start+0x20>)
 8000584:	f007 f858 	bl	8007638 <HAL_TIM_Base_Start>

}
 8000588:	bf00      	nop
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000130 	.word	0x20000130
 8000590:	20000698 	.word	0x20000698
 8000594:	20000798 	.word	0x20000798

08000598 <Analog_Read>:

void Analog_Read(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	Calc_Pt100();
 800059c:	f000 f802 	bl	80005a4 <Calc_Pt100>
}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <Calc_Pt100>:

static void Calc_Pt100()
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
	float sum = 0;
 80005aa:	f04f 0300 	mov.w	r3, #0
 80005ae:	607b      	str	r3, [r7, #4]
	if(pt100_data_ready)
 80005b0:	4b15      	ldr	r3, [pc, #84]	; (8000608 <Calc_Pt100+0x64>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d020      	beq.n	80005fa <Calc_Pt100+0x56>
	{
		for (int i = 0; i < PT100_INPUT_BUFFER_SIZE; ++i) {
 80005b8:	2300      	movs	r3, #0
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	e00e      	b.n	80005dc <Calc_Pt100+0x38>
			sum+=pt100_buf[i];
 80005be:	4a13      	ldr	r2, [pc, #76]	; (800060c <Calc_Pt100+0x68>)
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4413      	add	r3, r2
 80005c6:	edd3 7a00 	vldr	s15, [r3]
 80005ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80005ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005d2:	edc7 7a01 	vstr	s15, [r7, #4]
		for (int i = 0; i < PT100_INPUT_BUFFER_SIZE; ++i) {
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	3301      	adds	r3, #1
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	2b27      	cmp	r3, #39	; 0x27
 80005e0:	dded      	ble.n	80005be <Calc_Pt100+0x1a>
		}
		meas_data.pt100 = sum/PT100_INPUT_BUFFER_SIZE;
 80005e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80005e6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8000610 <Calc_Pt100+0x6c>
 80005ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <Calc_Pt100+0x70>)
 80005f0:	edc3 7a02 	vstr	s15, [r3, #8]
		pt100_data_ready = 0;
 80005f4:	4b04      	ldr	r3, [pc, #16]	; (8000608 <Calc_Pt100+0x64>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
	}
}
 80005fa:	bf00      	nop
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	200001dc 	.word	0x200001dc
 800060c:	2000013c 	.word	0x2000013c
 8000610:	42200000 	.word	0x42200000
 8000614:	200009ac 	.word	0x200009ac

08000618 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000618:	b480      	push	{r7}
 800061a:	b08d      	sub	sp, #52	; 0x34
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	float pt100_0, pt100_1, pt100_2, pt100_3, pt100_4, vRef;
	vRef = pt100_input_buffer.V_ref;
 8000620:	4b55      	ldr	r3, [pc, #340]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 8000622:	895b      	ldrh	r3, [r3, #10]
 8000624:	ee07 3a90 	vmov	s15, r3
 8000628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800062c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	vRef = 3.3f*(float)V_REF_VALUE/vRef;
 8000630:	4b52      	ldr	r3, [pc, #328]	; (800077c <HAL_ADC_ConvCpltCallback+0x164>)
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	ee07 3a90 	vmov	s15, r3
 8000638:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800063c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 8000640:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000644:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000648:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800064c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	pt100_0 = pt100_input_buffer.Pt100_0 * 3.3f/vRef;
 8000650:	4b49      	ldr	r3, [pc, #292]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	ee07 3a90 	vmov	s15, r3
 8000658:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800065c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 8000660:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000664:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000668:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800066c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	pt100_1 = pt100_input_buffer.Pt100_1 * 3.3f/vRef;
 8000670:	4b41      	ldr	r3, [pc, #260]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 8000672:	885b      	ldrh	r3, [r3, #2]
 8000674:	ee07 3a90 	vmov	s15, r3
 8000678:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800067c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 8000680:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000684:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000688:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800068c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	pt100_2 = pt100_input_buffer.Pt100_2 * 3.3f/vRef;
 8000690:	4b39      	ldr	r3, [pc, #228]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 8000692:	889b      	ldrh	r3, [r3, #4]
 8000694:	ee07 3a90 	vmov	s15, r3
 8000698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800069c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 80006a0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80006a4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80006a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006ac:	edc7 7a08 	vstr	s15, [r7, #32]
	pt100_3 = pt100_input_buffer.Pt100_3 * 3.3f/vRef;
 80006b0:	4b31      	ldr	r3, [pc, #196]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 80006b2:	88db      	ldrh	r3, [r3, #6]
 80006b4:	ee07 3a90 	vmov	s15, r3
 80006b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006bc:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 80006c0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80006c4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80006c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006cc:	edc7 7a07 	vstr	s15, [r7, #28]
	pt100_4 = pt100_input_buffer.Pt100_4 * 3.3f/vRef;
 80006d0:	4b29      	ldr	r3, [pc, #164]	; (8000778 <HAL_ADC_ConvCpltCallback+0x160>)
 80006d2:	891b      	ldrh	r3, [r3, #8]
 80006d4:	ee07 3a90 	vmov	s15, r3
 80006d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006dc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000780 <HAL_ADC_ConvCpltCallback+0x168>
 80006e0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80006e4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80006e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006ec:	edc7 7a06 	vstr	s15, [r7, #24]
	float vpt100 = pt100_3 - pt100_1;
 80006f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80006f4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80006f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006fc:	edc7 7a05 	vstr	s15, [r7, #20]
	float ref = pt100_1-pt100_0;
 8000700:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000704:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800070c:	edc7 7a04 	vstr	s15, [r7, #16]
	float v_result = vpt100*100/ref;
 8000710:	edd7 7a05 	vldr	s15, [r7, #20]
 8000714:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000784 <HAL_ADC_ConvCpltCallback+0x16c>
 8000718:	ee67 6a87 	vmul.f32	s13, s15, s14
 800071c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000724:	edc7 7a03 	vstr	s15, [r7, #12]
	pt100_buf[j] = (v_result - 100)*2.5974f;
 8000728:	edd7 7a03 	vldr	s15, [r7, #12]
 800072c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000784 <HAL_ADC_ConvCpltCallback+0x16c>
 8000730:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <HAL_ADC_ConvCpltCallback+0x170>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800078c <HAL_ADC_ConvCpltCallback+0x174>
 800073c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000740:	4a13      	ldr	r2, [pc, #76]	; (8000790 <HAL_ADC_ConvCpltCallback+0x178>)
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	edc3 7a00 	vstr	s15, [r3]
	j++;
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <HAL_ADC_ConvCpltCallback+0x170>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	3301      	adds	r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <HAL_ADC_ConvCpltCallback+0x170>)
 8000754:	701a      	strb	r2, [r3, #0]
	if(j>=PT100_INPUT_BUFFER_SIZE)j=0;
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <HAL_ADC_ConvCpltCallback+0x170>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b27      	cmp	r3, #39	; 0x27
 800075c:	d902      	bls.n	8000764 <HAL_ADC_ConvCpltCallback+0x14c>
 800075e:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <HAL_ADC_ConvCpltCallback+0x170>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
	pt100_data_ready = 1;
 8000764:	4b0b      	ldr	r3, [pc, #44]	; (8000794 <HAL_ADC_ConvCpltCallback+0x17c>)
 8000766:	2201      	movs	r2, #1
 8000768:	701a      	strb	r2, [r3, #0]
}
 800076a:	bf00      	nop
 800076c:	3734      	adds	r7, #52	; 0x34
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	20000130 	.word	0x20000130
 800077c:	1fff7a2a 	.word	0x1fff7a2a
 8000780:	40533333 	.word	0x40533333
 8000784:	42c80000 	.word	0x42c80000
 8000788:	200001dd 	.word	0x200001dd
 800078c:	40263bcd 	.word	0x40263bcd
 8000790:	2000013c 	.word	0x2000013c
 8000794:	200001dc 	.word	0x200001dc

08000798 <set_bit>:
 */

#include <control_bit.h>

uint16_t set_bit(uint16_t value, uint8_t num)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	460a      	mov	r2, r1
 80007a2:	80fb      	strh	r3, [r7, #6]
 80007a4:	4613      	mov	r3, r2
 80007a6:	717b      	strb	r3, [r7, #5]
     return value | (1 << num);
 80007a8:	797b      	ldrb	r3, [r7, #5]
 80007aa:	2201      	movs	r2, #1
 80007ac:	fa02 f303 	lsl.w	r3, r2, r3
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b6:	4313      	orrs	r3, r2
 80007b8:	b21b      	sxth	r3, r3
 80007ba:	b29b      	uxth	r3, r3
}
 80007bc:	4618      	mov	r0, r3
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <Read_Inputs>:

extern Settings_Struct settings;
extern Meas_Data meas_data;

void Read_Inputs()
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	meas_data.d_inputs.in0 	= settings.retain.input_emulation_switches.in0  ? settings.retain.input_emulation_values.in0 :  HAL_GPIO_ReadPin(DIN_0_GPIO_Port, DIN_0_Pin);
 80007cc:	4b9f      	ldr	r3, [pc, #636]	; (8000a4c <Read_Inputs+0x284>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	f003 0301 	and.w	r3, r3, #1
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d005      	beq.n	80007e6 <Read_Inputs+0x1e>
 80007da:	4b9c      	ldr	r3, [pc, #624]	; (8000a4c <Read_Inputs+0x284>)
 80007dc:	789b      	ldrb	r3, [r3, #2]
 80007de:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	e008      	b.n	80007f8 <Read_Inputs+0x30>
 80007e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ea:	4899      	ldr	r0, [pc, #612]	; (8000a50 <Read_Inputs+0x288>)
 80007ec:	f005 fc08 	bl	8006000 <HAL_GPIO_ReadPin>
 80007f0:	4603      	mov	r3, r0
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	4996      	ldr	r1, [pc, #600]	; (8000a54 <Read_Inputs+0x28c>)
 80007fa:	780b      	ldrb	r3, [r1, #0]
 80007fc:	f362 0300 	bfi	r3, r2, #0, #1
 8000800:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in1 	= settings.retain.input_emulation_switches.in1  ? settings.retain.input_emulation_values.in1 :  HAL_GPIO_ReadPin(DIN_1_GPIO_Port, DIN_1_Pin);
 8000802:	4b92      	ldr	r3, [pc, #584]	; (8000a4c <Read_Inputs+0x284>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	b2db      	uxtb	r3, r3
 800080c:	2b00      	cmp	r3, #0
 800080e:	d005      	beq.n	800081c <Read_Inputs+0x54>
 8000810:	4b8e      	ldr	r3, [pc, #568]	; (8000a4c <Read_Inputs+0x284>)
 8000812:	789b      	ldrb	r3, [r3, #2]
 8000814:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000818:	b2da      	uxtb	r2, r3
 800081a:	e008      	b.n	800082e <Read_Inputs+0x66>
 800081c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000820:	488b      	ldr	r0, [pc, #556]	; (8000a50 <Read_Inputs+0x288>)
 8000822:	f005 fbed 	bl	8006000 <HAL_GPIO_ReadPin>
 8000826:	4603      	mov	r3, r0
 8000828:	f003 0301 	and.w	r3, r3, #1
 800082c:	b2da      	uxtb	r2, r3
 800082e:	4989      	ldr	r1, [pc, #548]	; (8000a54 <Read_Inputs+0x28c>)
 8000830:	780b      	ldrb	r3, [r1, #0]
 8000832:	f362 0341 	bfi	r3, r2, #1, #1
 8000836:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in2 	= settings.retain.input_emulation_switches.in2  ? settings.retain.input_emulation_values.in2 :  HAL_GPIO_ReadPin(DIN_2_GPIO_Port, DIN_2_Pin);
 8000838:	4b84      	ldr	r3, [pc, #528]	; (8000a4c <Read_Inputs+0x284>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	f003 0304 	and.w	r3, r3, #4
 8000840:	b2db      	uxtb	r3, r3
 8000842:	2b00      	cmp	r3, #0
 8000844:	d005      	beq.n	8000852 <Read_Inputs+0x8a>
 8000846:	4b81      	ldr	r3, [pc, #516]	; (8000a4c <Read_Inputs+0x284>)
 8000848:	789b      	ldrb	r3, [r3, #2]
 800084a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800084e:	b2da      	uxtb	r2, r3
 8000850:	e007      	b.n	8000862 <Read_Inputs+0x9a>
 8000852:	2101      	movs	r1, #1
 8000854:	4880      	ldr	r0, [pc, #512]	; (8000a58 <Read_Inputs+0x290>)
 8000856:	f005 fbd3 	bl	8006000 <HAL_GPIO_ReadPin>
 800085a:	4603      	mov	r3, r0
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	b2da      	uxtb	r2, r3
 8000862:	497c      	ldr	r1, [pc, #496]	; (8000a54 <Read_Inputs+0x28c>)
 8000864:	780b      	ldrb	r3, [r1, #0]
 8000866:	f362 0382 	bfi	r3, r2, #2, #1
 800086a:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in3 	= settings.retain.input_emulation_switches.in3  ? settings.retain.input_emulation_values.in3 :  HAL_GPIO_ReadPin(DIN_3_GPIO_Port, DIN_3_Pin);
 800086c:	4b77      	ldr	r3, [pc, #476]	; (8000a4c <Read_Inputs+0x284>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	f003 0308 	and.w	r3, r3, #8
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	d005      	beq.n	8000886 <Read_Inputs+0xbe>
 800087a:	4b74      	ldr	r3, [pc, #464]	; (8000a4c <Read_Inputs+0x284>)
 800087c:	789b      	ldrb	r3, [r3, #2]
 800087e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000882:	b2da      	uxtb	r2, r3
 8000884:	e007      	b.n	8000896 <Read_Inputs+0xce>
 8000886:	2102      	movs	r1, #2
 8000888:	4873      	ldr	r0, [pc, #460]	; (8000a58 <Read_Inputs+0x290>)
 800088a:	f005 fbb9 	bl	8006000 <HAL_GPIO_ReadPin>
 800088e:	4603      	mov	r3, r0
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	b2da      	uxtb	r2, r3
 8000896:	496f      	ldr	r1, [pc, #444]	; (8000a54 <Read_Inputs+0x28c>)
 8000898:	780b      	ldrb	r3, [r1, #0]
 800089a:	f362 03c3 	bfi	r3, r2, #3, #1
 800089e:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in4 	= settings.retain.input_emulation_switches.in4  ? settings.retain.input_emulation_values.in4 :  HAL_GPIO_ReadPin(DIN_4_GPIO_Port, DIN_4_Pin);
 80008a0:	4b6a      	ldr	r3, [pc, #424]	; (8000a4c <Read_Inputs+0x284>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	f003 0310 	and.w	r3, r3, #16
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d005      	beq.n	80008ba <Read_Inputs+0xf2>
 80008ae:	4b67      	ldr	r3, [pc, #412]	; (8000a4c <Read_Inputs+0x284>)
 80008b0:	789b      	ldrb	r3, [r3, #2]
 80008b2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	e007      	b.n	80008ca <Read_Inputs+0x102>
 80008ba:	2104      	movs	r1, #4
 80008bc:	4866      	ldr	r0, [pc, #408]	; (8000a58 <Read_Inputs+0x290>)
 80008be:	f005 fb9f 	bl	8006000 <HAL_GPIO_ReadPin>
 80008c2:	4603      	mov	r3, r0
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4962      	ldr	r1, [pc, #392]	; (8000a54 <Read_Inputs+0x28c>)
 80008cc:	780b      	ldrb	r3, [r1, #0]
 80008ce:	f362 1304 	bfi	r3, r2, #4, #1
 80008d2:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in5 	= settings.retain.input_emulation_switches.in5  ? settings.retain.input_emulation_values.in5 :  HAL_GPIO_ReadPin(DIN_5_GPIO_Port, DIN_5_Pin);
 80008d4:	4b5d      	ldr	r3, [pc, #372]	; (8000a4c <Read_Inputs+0x284>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	f003 0320 	and.w	r3, r3, #32
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d005      	beq.n	80008ee <Read_Inputs+0x126>
 80008e2:	4b5a      	ldr	r3, [pc, #360]	; (8000a4c <Read_Inputs+0x284>)
 80008e4:	789b      	ldrb	r3, [r3, #2]
 80008e6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	e007      	b.n	80008fe <Read_Inputs+0x136>
 80008ee:	2108      	movs	r1, #8
 80008f0:	4859      	ldr	r0, [pc, #356]	; (8000a58 <Read_Inputs+0x290>)
 80008f2:	f005 fb85 	bl	8006000 <HAL_GPIO_ReadPin>
 80008f6:	4603      	mov	r3, r0
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4955      	ldr	r1, [pc, #340]	; (8000a54 <Read_Inputs+0x28c>)
 8000900:	780b      	ldrb	r3, [r1, #0]
 8000902:	f362 1345 	bfi	r3, r2, #5, #1
 8000906:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in6 	= settings.retain.input_emulation_switches.in6  ? settings.retain.input_emulation_values.in6 :  HAL_GPIO_ReadPin(DIN_6_GPIO_Port, DIN_6_Pin);
 8000908:	4b50      	ldr	r3, [pc, #320]	; (8000a4c <Read_Inputs+0x284>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d005      	beq.n	8000922 <Read_Inputs+0x15a>
 8000916:	4b4d      	ldr	r3, [pc, #308]	; (8000a4c <Read_Inputs+0x284>)
 8000918:	789b      	ldrb	r3, [r3, #2]
 800091a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800091e:	b2da      	uxtb	r2, r3
 8000920:	e007      	b.n	8000932 <Read_Inputs+0x16a>
 8000922:	2110      	movs	r1, #16
 8000924:	484c      	ldr	r0, [pc, #304]	; (8000a58 <Read_Inputs+0x290>)
 8000926:	f005 fb6b 	bl	8006000 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	b2da      	uxtb	r2, r3
 8000932:	4948      	ldr	r1, [pc, #288]	; (8000a54 <Read_Inputs+0x28c>)
 8000934:	780b      	ldrb	r3, [r1, #0]
 8000936:	f362 1386 	bfi	r3, r2, #6, #1
 800093a:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in7 	= settings.retain.input_emulation_switches.in7  ? settings.retain.input_emulation_values.in7 :  HAL_GPIO_ReadPin(DIN_7_GPIO_Port, DIN_7_Pin);
 800093c:	4b43      	ldr	r3, [pc, #268]	; (8000a4c <Read_Inputs+0x284>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000944:	b2db      	uxtb	r3, r3
 8000946:	2b00      	cmp	r3, #0
 8000948:	d005      	beq.n	8000956 <Read_Inputs+0x18e>
 800094a:	4b40      	ldr	r3, [pc, #256]	; (8000a4c <Read_Inputs+0x284>)
 800094c:	789b      	ldrb	r3, [r3, #2]
 800094e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000952:	b2da      	uxtb	r2, r3
 8000954:	e007      	b.n	8000966 <Read_Inputs+0x19e>
 8000956:	2120      	movs	r1, #32
 8000958:	483f      	ldr	r0, [pc, #252]	; (8000a58 <Read_Inputs+0x290>)
 800095a:	f005 fb51 	bl	8006000 <HAL_GPIO_ReadPin>
 800095e:	4603      	mov	r3, r0
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	b2da      	uxtb	r2, r3
 8000966:	493b      	ldr	r1, [pc, #236]	; (8000a54 <Read_Inputs+0x28c>)
 8000968:	780b      	ldrb	r3, [r1, #0]
 800096a:	f362 13c7 	bfi	r3, r2, #7, #1
 800096e:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in8 	= settings.retain.input_emulation_switches.in8  ? settings.retain.input_emulation_values.in8 :  HAL_GPIO_ReadPin(DIN_8_GPIO_Port, DIN_8_Pin);
 8000970:	4b36      	ldr	r3, [pc, #216]	; (8000a4c <Read_Inputs+0x284>)
 8000972:	785b      	ldrb	r3, [r3, #1]
 8000974:	f003 0301 	and.w	r3, r3, #1
 8000978:	b2db      	uxtb	r3, r3
 800097a:	2b00      	cmp	r3, #0
 800097c:	d005      	beq.n	800098a <Read_Inputs+0x1c2>
 800097e:	4b33      	ldr	r3, [pc, #204]	; (8000a4c <Read_Inputs+0x284>)
 8000980:	78db      	ldrb	r3, [r3, #3]
 8000982:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000986:	b2da      	uxtb	r2, r3
 8000988:	e007      	b.n	800099a <Read_Inputs+0x1d2>
 800098a:	2140      	movs	r1, #64	; 0x40
 800098c:	4832      	ldr	r0, [pc, #200]	; (8000a58 <Read_Inputs+0x290>)
 800098e:	f005 fb37 	bl	8006000 <HAL_GPIO_ReadPin>
 8000992:	4603      	mov	r3, r0
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	b2da      	uxtb	r2, r3
 800099a:	492e      	ldr	r1, [pc, #184]	; (8000a54 <Read_Inputs+0x28c>)
 800099c:	784b      	ldrb	r3, [r1, #1]
 800099e:	f362 0300 	bfi	r3, r2, #0, #1
 80009a2:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in9 	= settings.retain.input_emulation_switches.in9  ? settings.retain.input_emulation_values.in9 :  HAL_GPIO_ReadPin(DIN_9_GPIO_Port, DIN_9_Pin);
 80009a4:	4b29      	ldr	r3, [pc, #164]	; (8000a4c <Read_Inputs+0x284>)
 80009a6:	785b      	ldrb	r3, [r3, #1]
 80009a8:	f003 0302 	and.w	r3, r3, #2
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d005      	beq.n	80009be <Read_Inputs+0x1f6>
 80009b2:	4b26      	ldr	r3, [pc, #152]	; (8000a4c <Read_Inputs+0x284>)
 80009b4:	78db      	ldrb	r3, [r3, #3]
 80009b6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	e008      	b.n	80009d0 <Read_Inputs+0x208>
 80009be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009c2:	4826      	ldr	r0, [pc, #152]	; (8000a5c <Read_Inputs+0x294>)
 80009c4:	f005 fb1c 	bl	8006000 <HAL_GPIO_ReadPin>
 80009c8:	4603      	mov	r3, r0
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4920      	ldr	r1, [pc, #128]	; (8000a54 <Read_Inputs+0x28c>)
 80009d2:	784b      	ldrb	r3, [r1, #1]
 80009d4:	f362 0341 	bfi	r3, r2, #1, #1
 80009d8:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in10 = settings.retain.input_emulation_switches.in10 ? settings.retain.input_emulation_values.in10 : HAL_GPIO_ReadPin(DIN_10_GPIO_Port, DIN_10_Pin);
 80009da:	4b1c      	ldr	r3, [pc, #112]	; (8000a4c <Read_Inputs+0x284>)
 80009dc:	785b      	ldrb	r3, [r3, #1]
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d005      	beq.n	80009f4 <Read_Inputs+0x22c>
 80009e8:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <Read_Inputs+0x284>)
 80009ea:	78db      	ldrb	r3, [r3, #3]
 80009ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	e008      	b.n	8000a06 <Read_Inputs+0x23e>
 80009f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009f8:	4818      	ldr	r0, [pc, #96]	; (8000a5c <Read_Inputs+0x294>)
 80009fa:	f005 fb01 	bl	8006000 <HAL_GPIO_ReadPin>
 80009fe:	4603      	mov	r3, r0
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	4913      	ldr	r1, [pc, #76]	; (8000a54 <Read_Inputs+0x28c>)
 8000a08:	784b      	ldrb	r3, [r1, #1]
 8000a0a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a0e:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in11 = settings.retain.input_emulation_switches.in11 ? settings.retain.input_emulation_values.in11 : HAL_GPIO_ReadPin(DIN_11_GPIO_Port, DIN_11_Pin);
 8000a10:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <Read_Inputs+0x284>)
 8000a12:	785b      	ldrb	r3, [r3, #1]
 8000a14:	f003 0308 	and.w	r3, r3, #8
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d005      	beq.n	8000a2a <Read_Inputs+0x262>
 8000a1e:	4b0b      	ldr	r3, [pc, #44]	; (8000a4c <Read_Inputs+0x284>)
 8000a20:	78db      	ldrb	r3, [r3, #3]
 8000a22:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	e008      	b.n	8000a3c <Read_Inputs+0x274>
 8000a2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a2e:	480b      	ldr	r0, [pc, #44]	; (8000a5c <Read_Inputs+0x294>)
 8000a30:	f005 fae6 	bl	8006000 <HAL_GPIO_ReadPin>
 8000a34:	4603      	mov	r3, r0
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	4905      	ldr	r1, [pc, #20]	; (8000a54 <Read_Inputs+0x28c>)
 8000a3e:	784b      	ldrb	r3, [r1, #1]
 8000a40:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a44:	704b      	strb	r3, [r1, #1]
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	2000093c 	.word	0x2000093c
 8000a50:	40020400 	.word	0x40020400
 8000a54:	200009ac 	.word	0x200009ac
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	40020800 	.word	0x40020800

08000a60 <Write_Outputs>:

void Write_Outputs()
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	meas_data.d_outputs.out0  = settings.retain.output_emulation_switches.out0  ? settings.retain.output_emulation_values.out0  :  0;
 8000a64:	4bb4      	ldr	r3, [pc, #720]	; (8000d38 <Write_Outputs+0x2d8>)
 8000a66:	791b      	ldrb	r3, [r3, #4]
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d005      	beq.n	8000a7e <Write_Outputs+0x1e>
 8000a72:	4bb1      	ldr	r3, [pc, #708]	; (8000d38 <Write_Outputs+0x2d8>)
 8000a74:	799b      	ldrb	r3, [r3, #6]
 8000a76:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a7a:	b2d9      	uxtb	r1, r3
 8000a7c:	e000      	b.n	8000a80 <Write_Outputs+0x20>
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4aae      	ldr	r2, [pc, #696]	; (8000d3c <Write_Outputs+0x2dc>)
 8000a82:	7893      	ldrb	r3, [r2, #2]
 8000a84:	f361 0300 	bfi	r3, r1, #0, #1
 8000a88:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out1  = settings.retain.output_emulation_switches.out1  ? settings.retain.output_emulation_values.out1  :  0;
 8000a8a:	4bab      	ldr	r3, [pc, #684]	; (8000d38 <Write_Outputs+0x2d8>)
 8000a8c:	791b      	ldrb	r3, [r3, #4]
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d005      	beq.n	8000aa4 <Write_Outputs+0x44>
 8000a98:	4ba7      	ldr	r3, [pc, #668]	; (8000d38 <Write_Outputs+0x2d8>)
 8000a9a:	799b      	ldrb	r3, [r3, #6]
 8000a9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000aa0:	b2d9      	uxtb	r1, r3
 8000aa2:	e000      	b.n	8000aa6 <Write_Outputs+0x46>
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4aa5      	ldr	r2, [pc, #660]	; (8000d3c <Write_Outputs+0x2dc>)
 8000aa8:	7893      	ldrb	r3, [r2, #2]
 8000aaa:	f361 0341 	bfi	r3, r1, #1, #1
 8000aae:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out2  = settings.retain.output_emulation_switches.out2  ? settings.retain.output_emulation_values.out2  :  0;
 8000ab0:	4ba1      	ldr	r3, [pc, #644]	; (8000d38 <Write_Outputs+0x2d8>)
 8000ab2:	791b      	ldrb	r3, [r3, #4]
 8000ab4:	f003 0304 	and.w	r3, r3, #4
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d005      	beq.n	8000aca <Write_Outputs+0x6a>
 8000abe:	4b9e      	ldr	r3, [pc, #632]	; (8000d38 <Write_Outputs+0x2d8>)
 8000ac0:	799b      	ldrb	r3, [r3, #6]
 8000ac2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000ac6:	b2d9      	uxtb	r1, r3
 8000ac8:	e000      	b.n	8000acc <Write_Outputs+0x6c>
 8000aca:	2100      	movs	r1, #0
 8000acc:	4a9b      	ldr	r2, [pc, #620]	; (8000d3c <Write_Outputs+0x2dc>)
 8000ace:	7893      	ldrb	r3, [r2, #2]
 8000ad0:	f361 0382 	bfi	r3, r1, #2, #1
 8000ad4:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out3  = settings.retain.output_emulation_switches.out3  ? settings.retain.output_emulation_values.out3  :  0;
 8000ad6:	4b98      	ldr	r3, [pc, #608]	; (8000d38 <Write_Outputs+0x2d8>)
 8000ad8:	791b      	ldrb	r3, [r3, #4]
 8000ada:	f003 0308 	and.w	r3, r3, #8
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d005      	beq.n	8000af0 <Write_Outputs+0x90>
 8000ae4:	4b94      	ldr	r3, [pc, #592]	; (8000d38 <Write_Outputs+0x2d8>)
 8000ae6:	799b      	ldrb	r3, [r3, #6]
 8000ae8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000aec:	b2d9      	uxtb	r1, r3
 8000aee:	e000      	b.n	8000af2 <Write_Outputs+0x92>
 8000af0:	2100      	movs	r1, #0
 8000af2:	4a92      	ldr	r2, [pc, #584]	; (8000d3c <Write_Outputs+0x2dc>)
 8000af4:	7893      	ldrb	r3, [r2, #2]
 8000af6:	f361 03c3 	bfi	r3, r1, #3, #1
 8000afa:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out4  = settings.retain.output_emulation_switches.out4  ? settings.retain.output_emulation_values.out4  :  0;
 8000afc:	4b8e      	ldr	r3, [pc, #568]	; (8000d38 <Write_Outputs+0x2d8>)
 8000afe:	791b      	ldrb	r3, [r3, #4]
 8000b00:	f003 0310 	and.w	r3, r3, #16
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d005      	beq.n	8000b16 <Write_Outputs+0xb6>
 8000b0a:	4b8b      	ldr	r3, [pc, #556]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b0c:	799b      	ldrb	r3, [r3, #6]
 8000b0e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000b12:	b2d9      	uxtb	r1, r3
 8000b14:	e000      	b.n	8000b18 <Write_Outputs+0xb8>
 8000b16:	2100      	movs	r1, #0
 8000b18:	4a88      	ldr	r2, [pc, #544]	; (8000d3c <Write_Outputs+0x2dc>)
 8000b1a:	7893      	ldrb	r3, [r2, #2]
 8000b1c:	f361 1304 	bfi	r3, r1, #4, #1
 8000b20:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out5  = settings.retain.output_emulation_switches.out5  ? settings.retain.output_emulation_values.out5  :  0;
 8000b22:	4b85      	ldr	r3, [pc, #532]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b24:	791b      	ldrb	r3, [r3, #4]
 8000b26:	f003 0320 	and.w	r3, r3, #32
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d005      	beq.n	8000b3c <Write_Outputs+0xdc>
 8000b30:	4b81      	ldr	r3, [pc, #516]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b32:	799b      	ldrb	r3, [r3, #6]
 8000b34:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000b38:	b2d9      	uxtb	r1, r3
 8000b3a:	e000      	b.n	8000b3e <Write_Outputs+0xde>
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4a7f      	ldr	r2, [pc, #508]	; (8000d3c <Write_Outputs+0x2dc>)
 8000b40:	7893      	ldrb	r3, [r2, #2]
 8000b42:	f361 1345 	bfi	r3, r1, #5, #1
 8000b46:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out6  = settings.retain.output_emulation_switches.out6  ? settings.retain.output_emulation_values.out6  :  0;
 8000b48:	4b7b      	ldr	r3, [pc, #492]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b4a:	791b      	ldrb	r3, [r3, #4]
 8000b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d005      	beq.n	8000b62 <Write_Outputs+0x102>
 8000b56:	4b78      	ldr	r3, [pc, #480]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b58:	799b      	ldrb	r3, [r3, #6]
 8000b5a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000b5e:	b2d9      	uxtb	r1, r3
 8000b60:	e000      	b.n	8000b64 <Write_Outputs+0x104>
 8000b62:	2100      	movs	r1, #0
 8000b64:	4a75      	ldr	r2, [pc, #468]	; (8000d3c <Write_Outputs+0x2dc>)
 8000b66:	7893      	ldrb	r3, [r2, #2]
 8000b68:	f361 1386 	bfi	r3, r1, #6, #1
 8000b6c:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out7  = settings.retain.output_emulation_switches.out7  ? settings.retain.output_emulation_values.out7  :  0;
 8000b6e:	4b72      	ldr	r3, [pc, #456]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b70:	791b      	ldrb	r3, [r3, #4]
 8000b72:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d005      	beq.n	8000b88 <Write_Outputs+0x128>
 8000b7c:	4b6e      	ldr	r3, [pc, #440]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b7e:	799b      	ldrb	r3, [r3, #6]
 8000b80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000b84:	b2d9      	uxtb	r1, r3
 8000b86:	e000      	b.n	8000b8a <Write_Outputs+0x12a>
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4a6c      	ldr	r2, [pc, #432]	; (8000d3c <Write_Outputs+0x2dc>)
 8000b8c:	7893      	ldrb	r3, [r2, #2]
 8000b8e:	f361 13c7 	bfi	r3, r1, #7, #1
 8000b92:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out8  = settings.retain.output_emulation_switches.out8  ? settings.retain.output_emulation_values.out8  :  0;
 8000b94:	4b68      	ldr	r3, [pc, #416]	; (8000d38 <Write_Outputs+0x2d8>)
 8000b96:	795b      	ldrb	r3, [r3, #5]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d005      	beq.n	8000bae <Write_Outputs+0x14e>
 8000ba2:	4b65      	ldr	r3, [pc, #404]	; (8000d38 <Write_Outputs+0x2d8>)
 8000ba4:	79db      	ldrb	r3, [r3, #7]
 8000ba6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000baa:	b2d9      	uxtb	r1, r3
 8000bac:	e000      	b.n	8000bb0 <Write_Outputs+0x150>
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4a62      	ldr	r2, [pc, #392]	; (8000d3c <Write_Outputs+0x2dc>)
 8000bb2:	78d3      	ldrb	r3, [r2, #3]
 8000bb4:	f361 0300 	bfi	r3, r1, #0, #1
 8000bb8:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out9  = settings.retain.output_emulation_switches.out9  ? settings.retain.output_emulation_values.out9  :  0;
 8000bba:	4b5f      	ldr	r3, [pc, #380]	; (8000d38 <Write_Outputs+0x2d8>)
 8000bbc:	795b      	ldrb	r3, [r3, #5]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d005      	beq.n	8000bd4 <Write_Outputs+0x174>
 8000bc8:	4b5b      	ldr	r3, [pc, #364]	; (8000d38 <Write_Outputs+0x2d8>)
 8000bca:	79db      	ldrb	r3, [r3, #7]
 8000bcc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000bd0:	b2d9      	uxtb	r1, r3
 8000bd2:	e000      	b.n	8000bd6 <Write_Outputs+0x176>
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4a59      	ldr	r2, [pc, #356]	; (8000d3c <Write_Outputs+0x2dc>)
 8000bd8:	78d3      	ldrb	r3, [r2, #3]
 8000bda:	f361 0341 	bfi	r3, r1, #1, #1
 8000bde:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out10 = settings.retain.output_emulation_switches.out10 ? settings.retain.output_emulation_values.out10 :  0;
 8000be0:	4b55      	ldr	r3, [pc, #340]	; (8000d38 <Write_Outputs+0x2d8>)
 8000be2:	795b      	ldrb	r3, [r3, #5]
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d005      	beq.n	8000bfa <Write_Outputs+0x19a>
 8000bee:	4b52      	ldr	r3, [pc, #328]	; (8000d38 <Write_Outputs+0x2d8>)
 8000bf0:	79db      	ldrb	r3, [r3, #7]
 8000bf2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000bf6:	b2d9      	uxtb	r1, r3
 8000bf8:	e000      	b.n	8000bfc <Write_Outputs+0x19c>
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4a4f      	ldr	r2, [pc, #316]	; (8000d3c <Write_Outputs+0x2dc>)
 8000bfe:	78d3      	ldrb	r3, [r2, #3]
 8000c00:	f361 0382 	bfi	r3, r1, #2, #1
 8000c04:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out11 = settings.retain.output_emulation_switches.out11 ? settings.retain.output_emulation_values.out11 :  0;
 8000c06:	4b4c      	ldr	r3, [pc, #304]	; (8000d38 <Write_Outputs+0x2d8>)
 8000c08:	795b      	ldrb	r3, [r3, #5]
 8000c0a:	f003 0308 	and.w	r3, r3, #8
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d005      	beq.n	8000c20 <Write_Outputs+0x1c0>
 8000c14:	4b48      	ldr	r3, [pc, #288]	; (8000d38 <Write_Outputs+0x2d8>)
 8000c16:	79db      	ldrb	r3, [r3, #7]
 8000c18:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000c1c:	b2d9      	uxtb	r1, r3
 8000c1e:	e000      	b.n	8000c22 <Write_Outputs+0x1c2>
 8000c20:	2100      	movs	r1, #0
 8000c22:	4a46      	ldr	r2, [pc, #280]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c24:	78d3      	ldrb	r3, [r2, #3]
 8000c26:	f361 03c3 	bfi	r3, r1, #3, #1
 8000c2a:	70d3      	strb	r3, [r2, #3]
	HAL_GPIO_WritePin(DOUT_0_GPIO_Port, DOUT_0_Pin, meas_data.d_outputs.out0);
 8000c2c:	4b43      	ldr	r3, [pc, #268]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c2e:	789b      	ldrb	r3, [r3, #2]
 8000c30:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	461a      	mov	r2, r3
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	4841      	ldr	r0, [pc, #260]	; (8000d40 <Write_Outputs+0x2e0>)
 8000c3c:	f005 f9f8 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_1_GPIO_Port, DOUT_1_Pin, meas_data.d_outputs.out1);
 8000c40:	4b3e      	ldr	r3, [pc, #248]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c42:	789b      	ldrb	r3, [r3, #2]
 8000c44:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c50:	483b      	ldr	r0, [pc, #236]	; (8000d40 <Write_Outputs+0x2e0>)
 8000c52:	f005 f9ed 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_2_GPIO_Port, DOUT_2_Pin, meas_data.d_outputs.out2);
 8000c56:	4b39      	ldr	r3, [pc, #228]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c58:	789b      	ldrb	r3, [r3, #2]
 8000c5a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	461a      	mov	r2, r3
 8000c62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c66:	4836      	ldr	r0, [pc, #216]	; (8000d40 <Write_Outputs+0x2e0>)
 8000c68:	f005 f9e2 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_3_GPIO_Port, DOUT_3_Pin, meas_data.d_outputs.out3);
 8000c6c:	4b33      	ldr	r3, [pc, #204]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c6e:	789b      	ldrb	r3, [r3, #2]
 8000c70:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	461a      	mov	r2, r3
 8000c78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c7c:	4830      	ldr	r0, [pc, #192]	; (8000d40 <Write_Outputs+0x2e0>)
 8000c7e:	f005 f9d7 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_4_GPIO_Port, DOUT_4_Pin, meas_data.d_outputs.out4);
 8000c82:	4b2e      	ldr	r3, [pc, #184]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c84:	789b      	ldrb	r3, [r3, #2]
 8000c86:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c92:	482b      	ldr	r0, [pc, #172]	; (8000d40 <Write_Outputs+0x2e0>)
 8000c94:	f005 f9cc 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_5_GPIO_Port, DOUT_5_Pin, meas_data.d_outputs.out5);
 8000c98:	4b28      	ldr	r3, [pc, #160]	; (8000d3c <Write_Outputs+0x2dc>)
 8000c9a:	789b      	ldrb	r3, [r3, #2]
 8000c9c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ca8:	4825      	ldr	r0, [pc, #148]	; (8000d40 <Write_Outputs+0x2e0>)
 8000caa:	f005 f9c1 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_6_GPIO_Port, DOUT_6_Pin, meas_data.d_outputs.out6);
 8000cae:	4b23      	ldr	r3, [pc, #140]	; (8000d3c <Write_Outputs+0x2dc>)
 8000cb0:	789b      	ldrb	r3, [r3, #2]
 8000cb2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	461a      	mov	r2, r3
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	4820      	ldr	r0, [pc, #128]	; (8000d40 <Write_Outputs+0x2e0>)
 8000cc0:	f005 f9b6 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_7_GPIO_Port, DOUT_7_Pin, meas_data.d_outputs.out7);
 8000cc4:	4b1d      	ldr	r3, [pc, #116]	; (8000d3c <Write_Outputs+0x2dc>)
 8000cc6:	789b      	ldrb	r3, [r3, #2]
 8000cc8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	461a      	mov	r2, r3
 8000cd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cd4:	481a      	ldr	r0, [pc, #104]	; (8000d40 <Write_Outputs+0x2e0>)
 8000cd6:	f005 f9ab 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_8_GPIO_Port, DOUT_8_Pin, meas_data.d_outputs.out8);
 8000cda:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <Write_Outputs+0x2dc>)
 8000cdc:	78db      	ldrb	r3, [r3, #3]
 8000cde:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cea:	4815      	ldr	r0, [pc, #84]	; (8000d40 <Write_Outputs+0x2e0>)
 8000cec:	f005 f9a0 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_9_GPIO_Port, DOUT_9_Pin, meas_data.d_outputs.out9);
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <Write_Outputs+0x2dc>)
 8000cf2:	78db      	ldrb	r3, [r3, #3]
 8000cf4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d00:	4810      	ldr	r0, [pc, #64]	; (8000d44 <Write_Outputs+0x2e4>)
 8000d02:	f005 f995 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_10_GPIO_Port, DOUT_10_Pin, meas_data.d_outputs.out10);
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <Write_Outputs+0x2dc>)
 8000d08:	78db      	ldrb	r3, [r3, #3]
 8000d0a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d16:	480c      	ldr	r0, [pc, #48]	; (8000d48 <Write_Outputs+0x2e8>)
 8000d18:	f005 f98a 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_11_GPIO_Port, DOUT_11_Pin, meas_data.d_outputs.out11);
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <Write_Outputs+0x2dc>)
 8000d1e:	78db      	ldrb	r3, [r3, #3]
 8000d20:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	461a      	mov	r2, r3
 8000d28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d2c:	4806      	ldr	r0, [pc, #24]	; (8000d48 <Write_Outputs+0x2e8>)
 8000d2e:	f005 f97f 	bl	8006030 <HAL_GPIO_WritePin>
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	2000093c 	.word	0x2000093c
 8000d3c:	200009ac 	.word	0x200009ac
 8000d40:	40021000 	.word	0x40021000
 8000d44:	40020400 	.word	0x40020400
 8000d48:	40020c00 	.word	0x40020c00

08000d4c <ethernet_reset>:

static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer);
static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf);

void ethernet_reset()
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2101      	movs	r1, #1
 8000d54:	4806      	ldr	r0, [pc, #24]	; (8000d70 <ethernet_reset+0x24>)
 8000d56:	f005 f96b 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000d5a:	2064      	movs	r0, #100	; 0x64
 8000d5c:	f002 fd16 	bl	800378c <HAL_Delay>
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2101      	movs	r1, #1
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <ethernet_reset+0x24>)
 8000d66:	f005 f963 	bl	8006030 <HAL_GPIO_WritePin>
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40020000 	.word	0x40020000

08000d74 <ethernet_thread>:

void ethernet_thread(void *arg)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b0cc      	sub	sp, #304	; 0x130
 8000d78:	af02      	add	r7, sp, #8
 8000d7a:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8000d7e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000d82:	6018      	str	r0, [r3, #0]
	struct netconn *conn;
	struct netbuf *buf;
	ip_addr_t *client_addr;
	unsigned short local_port;
	unsigned short client_port;
	local_port = *((unsigned short*)arg);
 8000d84:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8000d88:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
	void* data;
	uint8_t answer[256];
	u16_t len;
	uint16_t answer_len;
	conn = netconn_new(NETCONN_UDP);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	2020      	movs	r0, #32
 8000d9a:	f00c fa89 	bl	800d2b0 <netconn_new_with_proto_and_callback>
 8000d9e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
	if (conn!= NULL)
 8000da2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d05d      	beq.n	8000e66 <ethernet_thread+0xf2>
	{
	  err = netconn_bind(conn, IP_ADDR_ANY, local_port);
 8000daa:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8000dae:	461a      	mov	r2, r3
 8000db0:	492f      	ldr	r1, [pc, #188]	; (8000e70 <ethernet_thread+0xfc>)
 8000db2:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000db6:	f00c fb35 	bl	800d424 <netconn_bind>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	  if (err == ERR_OK)
 8000dc0:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d14a      	bne.n	8000e5e <ethernet_thread+0xea>
	  {
		  for(;;)
		  {
			  recv_err = netconn_recv(conn, &buf);
 8000dc8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000dd2:	f00c fcdb 	bl	800d78c <netconn_recv>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
			  if (recv_err == ERR_OK)
 8000ddc:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d1f1      	bne.n	8000dc8 <ethernet_thread+0x54>
			  {
				  client_addr = netbuf_fromaddr(buf);
 8000de4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000de8:	3308      	adds	r3, #8
 8000dea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
				  client_port = netbuf_fromport(buf);
 8000dee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000df2:	899b      	ldrh	r3, [r3, #12]
 8000df4:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116

				  netbuf_data(buf, &data, &len);
 8000df8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000dfc:	f107 020a 	add.w	r2, r7, #10
 8000e00:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8000e04:	4618      	mov	r0, r3
 8000e06:	f00e f897 	bl	800ef38 <netbuf_data>
				  answer_len = ethernet_answer(data, len, answer);
 8000e0a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8000e0e:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8000e12:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	f107 020c 	add.w	r2, r7, #12
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	f000 f859 	bl	8000ed4 <ethernet_answer>
 8000e22:	4603      	mov	r3, r0
 8000e24:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
				  if(answer_len)
 8000e28:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d010      	beq.n	8000e52 <ethernet_thread+0xde>
				  {
					  Send(conn, answer, answer_len, client_addr, client_port, buf);
 8000e30:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e34:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8000e38:	f107 010c 	add.w	r1, r7, #12
 8000e3c:	9301      	str	r3, [sp, #4]
 8000e3e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000e48:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000e4c:	f000 f812 	bl	8000e74 <Send>
 8000e50:	e7ba      	b.n	8000dc8 <ethernet_thread+0x54>
				  }
				  else netbuf_delete(buf);
 8000e52:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e56:	4618      	mov	r0, r3
 8000e58:	f00e f804 	bl	800ee64 <netbuf_delete>
			  recv_err = netconn_recv(conn, &buf);
 8000e5c:	e7b4      	b.n	8000dc8 <ethernet_thread+0x54>

		  }
	  }
	  else
	  {
	    netconn_delete(conn);
 8000e5e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000e62:	f00c fac3 	bl	800d3ec <netconn_delete>
	  }
	}
}
 8000e66:	bf00      	nop
 8000e68:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801f1b4 	.word	0x0801f1b4

08000e74 <Send>:

static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	603b      	str	r3, [r7, #0]
 8000e80:	4613      	mov	r3, r2
 8000e82:	80fb      	strh	r3, [r7, #6]
	u32_t address = addr->addr;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	617b      	str	r3, [r7, #20]
	netbuf_delete(buf);
 8000e8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e8c:	f00d ffea 	bl	800ee64 <netbuf_delete>
	buf = netbuf_new();
 8000e90:	f00d ffd4 	bl	800ee3c <netbuf_new>
 8000e94:	6278      	str	r0, [r7, #36]	; 0x24
	buf->port = port;
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e98:	8c3a      	ldrh	r2, [r7, #32]
 8000e9a:	819a      	strh	r2, [r3, #12]
	addr->addr = address;
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	697a      	ldr	r2, [r7, #20]
 8000ea0:	601a      	str	r2, [r3, #0]
	err_t err;
	err  = netbuf_ref(buf, pointer, size);
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	68b9      	ldr	r1, [r7, #8]
 8000ea8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000eaa:	f00d fffb 	bl	800eea4 <netbuf_ref>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	74fb      	strb	r3, [r7, #19]
	if(err==ERR_OK)
 8000eb2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d108      	bne.n	8000ecc <Send+0x58>
	{
		netconn_sendto(conn, buf, addr, port);
 8000eba:	8c3b      	ldrh	r3, [r7, #32]
 8000ebc:	683a      	ldr	r2, [r7, #0]
 8000ebe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000ec0:	68f8      	ldr	r0, [r7, #12]
 8000ec2:	f00c fcdd 	bl	800d880 <netconn_sendto>
		netbuf_delete(buf);
 8000ec6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ec8:	f00d ffcc 	bl	800ee64 <netbuf_delete>
	}
}
 8000ecc:	bf00      	nop
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <ethernet_answer>:

// -    
static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	460b      	mov	r3, r1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	817b      	strh	r3, [r7, #10]
	int result = ModbusParse(data, data_length, answer, ETHERNET);
 8000ee2:	8979      	ldrh	r1, [r7, #10]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f001 f963 	bl	80021b4 <ModbusParse>
 8000eee:	6178      	str	r0, [r7, #20]
	if(result)return result;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <ethernet_answer+0x26>
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	e000      	b.n	8000efc <ethernet_answer+0x28>
	return 0;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <framDataRead>:
#include <fram.h>

extern SPI_HandleTypeDef hspi3;

int framDataRead (uint16_t address, uint8_t * data, uint16_t size)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	80fb      	strh	r3, [r7, #6]
 8000f10:	4613      	mov	r3, r2
 8000f12:	80bb      	strh	r3, [r7, #4]
	int result = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
	uint8_t buff[3];

	buff[0] = FRAM_CMD_READ;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	723b      	strb	r3, [r7, #8]
	buff[1] = address >> 8;
 8000f1c:	88fb      	ldrh	r3, [r7, #6]
 8000f1e:	0a1b      	lsrs	r3, r3, #8
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	727b      	strb	r3, [r7, #9]
	buff[2] = address & 0xFF;
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	72bb      	strb	r3, [r7, #10]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f32:	4811      	ldr	r0, [pc, #68]	; (8000f78 <framDataRead+0x74>)
 8000f34:	f005 f87c 	bl	8006030 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(&hspi3, buff, 3, 200);
 8000f38:	f107 0108 	add.w	r1, r7, #8
 8000f3c:	23c8      	movs	r3, #200	; 0xc8
 8000f3e:	2203      	movs	r2, #3
 8000f40:	480e      	ldr	r0, [pc, #56]	; (8000f7c <framDataRead+0x78>)
 8000f42:	f005 fe0a 	bl	8006b5a <HAL_SPI_Transmit>
 8000f46:	4603      	mov	r3, r0
 8000f48:	60fb      	str	r3, [r7, #12]
	result |= HAL_SPI_Receive(&hspi3, data, size, 200);
 8000f4a:	88ba      	ldrh	r2, [r7, #4]
 8000f4c:	23c8      	movs	r3, #200	; 0xc8
 8000f4e:	6839      	ldr	r1, [r7, #0]
 8000f50:	480a      	ldr	r0, [pc, #40]	; (8000f7c <framDataRead+0x78>)
 8000f52:	f005 ff3e 	bl	8006dd2 <HAL_SPI_Receive>
 8000f56:	4603      	mov	r3, r0
 8000f58:	461a      	mov	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f66:	4804      	ldr	r0, [pc, #16]	; (8000f78 <framDataRead+0x74>)
 8000f68:	f005 f862 	bl	8006030 <HAL_GPIO_WritePin>

	return result;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40020000 	.word	0x40020000
 8000f7c:	20000740 	.word	0x20000740

08000f80 <framDataWrite>:

int framDataWrite (uint16_t address, uint8_t * data, uint16_t size)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	80fb      	strh	r3, [r7, #6]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	80bb      	strh	r3, [r7, #4]
	int result = 0, status = 0, cntr = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]
	uint8_t buff[3];

	buff[0] = FRAM_CMD_WREN;
 8000f9c:	2306      	movs	r3, #6
 8000f9e:	723b      	strb	r3, [r7, #8]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa6:	483f      	ldr	r0, [pc, #252]	; (80010a4 <framDataWrite+0x124>)
 8000fa8:	f005 f842 	bl	8006030 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(&hspi3, buff, 1, 200);
 8000fac:	f107 0108 	add.w	r1, r7, #8
 8000fb0:	23c8      	movs	r3, #200	; 0xc8
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	483c      	ldr	r0, [pc, #240]	; (80010a8 <framDataWrite+0x128>)
 8000fb6:	f005 fdd0 	bl	8006b5a <HAL_SPI_Transmit>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fc4:	4837      	ldr	r0, [pc, #220]	; (80010a4 <framDataWrite+0x124>)
 8000fc6:	f005 f833 	bl	8006030 <HAL_GPIO_WritePin>
	buff[0] = FRAM_CMD_RDSR;
 8000fca:	2305      	movs	r3, #5
 8000fcc:	723b      	strb	r3, [r7, #8]
	while ((status == 0) && (cntr++ < 100))
 8000fce:	e027      	b.n	8001020 <framDataWrite+0xa0>
	{
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd6:	4833      	ldr	r0, [pc, #204]	; (80010a4 <framDataWrite+0x124>)
 8000fd8:	f005 f82a 	bl	8006030 <HAL_GPIO_WritePin>
		result |= HAL_SPI_Transmit(&hspi3, buff, 1, 200);
 8000fdc:	f107 0108 	add.w	r1, r7, #8
 8000fe0:	23c8      	movs	r3, #200	; 0xc8
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4830      	ldr	r0, [pc, #192]	; (80010a8 <framDataWrite+0x128>)
 8000fe6:	f005 fdb8 	bl	8006b5a <HAL_SPI_Transmit>
 8000fea:	4603      	mov	r3, r0
 8000fec:	461a      	mov	r2, r3
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	617b      	str	r3, [r7, #20]
		result |= HAL_SPI_Receive(&hspi3, buff, 1, 200);
 8000ff4:	f107 0108 	add.w	r1, r7, #8
 8000ff8:	23c8      	movs	r3, #200	; 0xc8
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	482a      	ldr	r0, [pc, #168]	; (80010a8 <framDataWrite+0x128>)
 8000ffe:	f005 fee8 	bl	8006dd2 <HAL_SPI_Receive>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	4313      	orrs	r3, r2
 800100a:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001012:	4824      	ldr	r0, [pc, #144]	; (80010a4 <framDataWrite+0x124>)
 8001014:	f005 f80c 	bl	8006030 <HAL_GPIO_WritePin>
		status = buff[0] & 0x02;
 8001018:	7a3b      	ldrb	r3, [r7, #8]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	613b      	str	r3, [r7, #16]
	while ((status == 0) && (cntr++ < 100))
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d104      	bne.n	8001030 <framDataWrite+0xb0>
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	60fa      	str	r2, [r7, #12]
 800102c:	2b63      	cmp	r3, #99	; 0x63
 800102e:	ddcf      	ble.n	8000fd0 <framDataWrite+0x50>
	}
	if (!status)
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d103      	bne.n	800103e <framDataWrite+0xbe>
		result = -2;
 8001036:	f06f 0301 	mvn.w	r3, #1
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e02c      	b.n	8001098 <framDataWrite+0x118>
	else
	{
		buff[0] = FRAM_CMD_WRITE;
 800103e:	2302      	movs	r3, #2
 8001040:	723b      	strb	r3, [r7, #8]
		buff[1] = address >> 8;
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	b29b      	uxth	r3, r3
 8001048:	b2db      	uxtb	r3, r3
 800104a:	727b      	strb	r3, [r7, #9]
		buff[2] = address & 0xFF;
 800104c:	88fb      	ldrh	r3, [r7, #6]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	72bb      	strb	r3, [r7, #10]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001058:	4812      	ldr	r0, [pc, #72]	; (80010a4 <framDataWrite+0x124>)
 800105a:	f004 ffe9 	bl	8006030 <HAL_GPIO_WritePin>
		result |= HAL_SPI_Transmit(&hspi3, buff, 3, 200);
 800105e:	f107 0108 	add.w	r1, r7, #8
 8001062:	23c8      	movs	r3, #200	; 0xc8
 8001064:	2203      	movs	r2, #3
 8001066:	4810      	ldr	r0, [pc, #64]	; (80010a8 <framDataWrite+0x128>)
 8001068:	f005 fd77 	bl	8006b5a <HAL_SPI_Transmit>
 800106c:	4603      	mov	r3, r0
 800106e:	461a      	mov	r2, r3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	4313      	orrs	r3, r2
 8001074:	617b      	str	r3, [r7, #20]
		result |= HAL_SPI_Transmit(&hspi3, data, size, 200);
 8001076:	88ba      	ldrh	r2, [r7, #4]
 8001078:	23c8      	movs	r3, #200	; 0xc8
 800107a:	6839      	ldr	r1, [r7, #0]
 800107c:	480a      	ldr	r0, [pc, #40]	; (80010a8 <framDataWrite+0x128>)
 800107e:	f005 fd6c 	bl	8006b5a <HAL_SPI_Transmit>
 8001082:	4603      	mov	r3, r0
 8001084:	461a      	mov	r2, r3
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	4313      	orrs	r3, r2
 800108a:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001092:	4804      	ldr	r0, [pc, #16]	; (80010a4 <framDataWrite+0x124>)
 8001094:	f004 ffcc 	bl	8006030 <HAL_GPIO_WritePin>
	}

	return result;
 8001098:	697b      	ldr	r3, [r7, #20]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40020000 	.word	0x40020000
 80010a8:	20000740 	.word	0x20000740

080010ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80010bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	4a06      	ldr	r2, [pc, #24]	; (80010dc <vApplicationGetIdleTaskMemory+0x30>)
 80010c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2280      	movs	r2, #128	; 0x80
 80010c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010ca:	bf00      	nop
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	200001e4 	.word	0x200001e4
 80010dc:	20000298 	.word	0x20000298

080010e0 <task_init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void task_init()
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af02      	add	r7, sp, #8
	size_t fre = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
	fre=xPortGetFreeHeapSize();
 80010ea:	f00b fffb 	bl	800d0e4 <xPortGetFreeHeapSize>
 80010ee:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread1", ethernet_thread, (void*)&port1, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 80010f0:	2300      	movs	r3, #0
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010f8:	4a1d      	ldr	r2, [pc, #116]	; (8001170 <task_init+0x90>)
 80010fa:	491e      	ldr	r1, [pc, #120]	; (8001174 <task_init+0x94>)
 80010fc:	481e      	ldr	r0, [pc, #120]	; (8001178 <task_init+0x98>)
 80010fe:	f019 f993 	bl	801a428 <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 8001102:	f00b ffef 	bl	800d0e4 <xPortGetFreeHeapSize>
 8001106:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread2", ethernet_thread, (void*)&port2, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 8001108:	2300      	movs	r3, #0
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001110:	4a1a      	ldr	r2, [pc, #104]	; (800117c <task_init+0x9c>)
 8001112:	4918      	ldr	r1, [pc, #96]	; (8001174 <task_init+0x94>)
 8001114:	481a      	ldr	r0, [pc, #104]	; (8001180 <task_init+0xa0>)
 8001116:	f019 f987 	bl	801a428 <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 800111a:	f00b ffe3 	bl	800d0e4 <xPortGetFreeHeapSize>
 800111e:	6178      	str	r0, [r7, #20]
	sys_thread_new("uart_thread", uart_thread, (void*)NULL, 512, osPriorityNormal );
 8001120:	2300      	movs	r3, #0
 8001122:	9300      	str	r3, [sp, #0]
 8001124:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001128:	2200      	movs	r2, #0
 800112a:	4916      	ldr	r1, [pc, #88]	; (8001184 <task_init+0xa4>)
 800112c:	4816      	ldr	r0, [pc, #88]	; (8001188 <task_init+0xa8>)
 800112e:	f019 f97b 	bl	801a428 <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 8001132:	f00b ffd7 	bl	800d0e4 <xPortGetFreeHeapSize>
 8001136:	6178      	str	r0, [r7, #20]
	osMailQDef(uart_queue, UART_QUEUE_SIZE, Uart_Queue_Struct);
 8001138:	2303      	movs	r3, #3
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	2310      	movs	r3, #16
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	f107 0310 	add.w	r3, r7, #16
 8001144:	60fb      	str	r3, [r7, #12]
	uart_queue = osMailCreate(osMailQ(uart_queue), NULL);
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f009 fa3e 	bl	800a5cc <osMailCreate>
 8001150:	4603      	mov	r3, r0
 8001152:	4a0e      	ldr	r2, [pc, #56]	; (800118c <task_init+0xac>)
 8001154:	6013      	str	r3, [r2, #0]
	sys_thread_new("keyboard_thread", keyscan_thread, (void*)NULL, 128, osPriorityNormal );
 8001156:	2300      	movs	r3, #0
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2380      	movs	r3, #128	; 0x80
 800115c:	2200      	movs	r2, #0
 800115e:	490c      	ldr	r1, [pc, #48]	; (8001190 <task_init+0xb0>)
 8001160:	480c      	ldr	r0, [pc, #48]	; (8001194 <task_init+0xb4>)
 8001162:	f019 f961 	bl	801a428 <sys_thread_new>
}
 8001166:	bf00      	nop
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000000 	.word	0x20000000
 8001174:	08000d75 	.word	0x08000d75
 8001178:	0801ba64 	.word	0x0801ba64
 800117c:	20000002 	.word	0x20000002
 8001180:	0801ba70 	.word	0x0801ba70
 8001184:	08003281 	.word	0x08003281
 8001188:	0801ba7c 	.word	0x0801ba7c
 800118c:	200001e0 	.word	0x200001e0
 8001190:	08001199 	.word	0x08001199
 8001194:	0801ba88 	.word	0x0801ba88

08001198 <keyscan_thread>:
static void key_filter_all();
static void PrintSymbol(const char *str);


void keyscan_thread(void *argument)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

	while(1)
	{
		Tact_pins();
 80011a0:	f000 f846 	bl	8001230 <Tact_pins>
		Key_Read();
 80011a4:	f000 f950 	bl	8001448 <Key_Read>
		key_filter_all();
 80011a8:	f000 f9c4 	bl	8001534 <key_filter_all>
		GetPositiveFront();
 80011ac:	f000 fa72 	bl	8001694 <GetPositiveFront>
		for (int i = 0; i < 6; ++i) {
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	e030      	b.n	8001218 <keyscan_thread+0x80>
			for (int j = 0; j < 6; ++j) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	e027      	b.n	800120c <keyscan_thread+0x74>
				if(positive_fronts[i][j])
 80011bc:	491a      	ldr	r1, [pc, #104]	; (8001228 <keyscan_thread+0x90>)
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	18ca      	adds	r2, r1, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d018      	beq.n	8001206 <keyscan_thread+0x6e>
				{
					if(keys[i][j]!=NULL)
 80011d4:	4915      	ldr	r1, [pc, #84]	; (800122c <keyscan_thread+0x94>)
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	4613      	mov	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4413      	add	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	4413      	add	r3, r2
 80011e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00c      	beq.n	8001206 <keyscan_thread+0x6e>
					{
						PrintSymbol(keys[i][j]);
 80011ec:	490f      	ldr	r1, [pc, #60]	; (800122c <keyscan_thread+0x94>)
 80011ee:	68fa      	ldr	r2, [r7, #12]
 80011f0:	4613      	mov	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	68ba      	ldr	r2, [r7, #8]
 80011fa:	4413      	add	r3, r2
 80011fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001200:	4618      	mov	r0, r3
 8001202:	f000 faa5 	bl	8001750 <PrintSymbol>
			for (int j = 0; j < 6; ++j) {
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	3301      	adds	r3, #1
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	2b05      	cmp	r3, #5
 8001210:	ddd4      	ble.n	80011bc <keyscan_thread+0x24>
		for (int i = 0; i < 6; ++i) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b05      	cmp	r3, #5
 800121c:	ddcb      	ble.n	80011b6 <keyscan_thread+0x1e>
				}
			}
		}


		osDelay(2);
 800121e:	2002      	movs	r0, #2
 8001220:	f008 fe7d 	bl	8009f1e <osDelay>
		Tact_pins();
 8001224:	e7bc      	b.n	80011a0 <keyscan_thread+0x8>
 8001226:	bf00      	nop
 8001228:	2000052c 	.word	0x2000052c
 800122c:	20000004 	.word	0x20000004

08001230 <Tact_pins>:
	}
}

static void Tact_pins(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	out_key_pin = (out_key_pin+1)%COLUMNS_COUNT;
 8001234:	4b81      	ldr	r3, [pc, #516]	; (800143c <Tact_pins+0x20c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	4b81      	ldr	r3, [pc, #516]	; (8001440 <Tact_pins+0x210>)
 800123c:	fb83 3102 	smull	r3, r1, r3, r2
 8001240:	17d3      	asrs	r3, r2, #31
 8001242:	1ac9      	subs	r1, r1, r3
 8001244:	460b      	mov	r3, r1
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	440b      	add	r3, r1
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	1ad1      	subs	r1, r2, r3
 800124e:	b2ca      	uxtb	r2, r1
 8001250:	4b7a      	ldr	r3, [pc, #488]	; (800143c <Tact_pins+0x20c>)
 8001252:	701a      	strb	r2, [r3, #0]
	switch(out_key_pin)
 8001254:	4b79      	ldr	r3, [pc, #484]	; (800143c <Tact_pins+0x20c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b05      	cmp	r3, #5
 800125a:	f200 80ed 	bhi.w	8001438 <Tact_pins+0x208>
 800125e:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <Tact_pins+0x34>)
 8001260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001264:	0800127d 	.word	0x0800127d
 8001268:	080012c7 	.word	0x080012c7
 800126c:	08001311 	.word	0x08001311
 8001270:	0800135b 	.word	0x0800135b
 8001274:	080013a5 	.word	0x080013a5
 8001278:	080013ef 	.word	0x080013ef
	{
		case 0:
			C0_HIGH;
 800127c:	2201      	movs	r2, #1
 800127e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001282:	4870      	ldr	r0, [pc, #448]	; (8001444 <Tact_pins+0x214>)
 8001284:	f004 fed4 	bl	8006030 <HAL_GPIO_WritePin>
			C1_LOW;
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800128e:	486d      	ldr	r0, [pc, #436]	; (8001444 <Tact_pins+0x214>)
 8001290:	f004 fece 	bl	8006030 <HAL_GPIO_WritePin>
			C2_LOW;
 8001294:	2200      	movs	r2, #0
 8001296:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800129a:	486a      	ldr	r0, [pc, #424]	; (8001444 <Tact_pins+0x214>)
 800129c:	f004 fec8 	bl	8006030 <HAL_GPIO_WritePin>
			C3_LOW;
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a6:	4867      	ldr	r0, [pc, #412]	; (8001444 <Tact_pins+0x214>)
 80012a8:	f004 fec2 	bl	8006030 <HAL_GPIO_WritePin>
			C4_LOW;
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012b2:	4864      	ldr	r0, [pc, #400]	; (8001444 <Tact_pins+0x214>)
 80012b4:	f004 febc 	bl	8006030 <HAL_GPIO_WritePin>
			C5_LOW;
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012be:	4861      	ldr	r0, [pc, #388]	; (8001444 <Tact_pins+0x214>)
 80012c0:	f004 feb6 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 80012c4:	e0b8      	b.n	8001438 <Tact_pins+0x208>
		case 1:
			C0_LOW;
 80012c6:	2200      	movs	r2, #0
 80012c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012cc:	485d      	ldr	r0, [pc, #372]	; (8001444 <Tact_pins+0x214>)
 80012ce:	f004 feaf 	bl	8006030 <HAL_GPIO_WritePin>
			C1_HIGH;
 80012d2:	2201      	movs	r2, #1
 80012d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012d8:	485a      	ldr	r0, [pc, #360]	; (8001444 <Tact_pins+0x214>)
 80012da:	f004 fea9 	bl	8006030 <HAL_GPIO_WritePin>
			C2_LOW;
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012e4:	4857      	ldr	r0, [pc, #348]	; (8001444 <Tact_pins+0x214>)
 80012e6:	f004 fea3 	bl	8006030 <HAL_GPIO_WritePin>
			C3_LOW;
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f0:	4854      	ldr	r0, [pc, #336]	; (8001444 <Tact_pins+0x214>)
 80012f2:	f004 fe9d 	bl	8006030 <HAL_GPIO_WritePin>
			C4_LOW;
 80012f6:	2200      	movs	r2, #0
 80012f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012fc:	4851      	ldr	r0, [pc, #324]	; (8001444 <Tact_pins+0x214>)
 80012fe:	f004 fe97 	bl	8006030 <HAL_GPIO_WritePin>
			C5_LOW;
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001308:	484e      	ldr	r0, [pc, #312]	; (8001444 <Tact_pins+0x214>)
 800130a:	f004 fe91 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 800130e:	e093      	b.n	8001438 <Tact_pins+0x208>
		case 2:
			C0_LOW;
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001316:	484b      	ldr	r0, [pc, #300]	; (8001444 <Tact_pins+0x214>)
 8001318:	f004 fe8a 	bl	8006030 <HAL_GPIO_WritePin>
			C1_LOW;
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001322:	4848      	ldr	r0, [pc, #288]	; (8001444 <Tact_pins+0x214>)
 8001324:	f004 fe84 	bl	8006030 <HAL_GPIO_WritePin>
			C2_HIGH;
 8001328:	2201      	movs	r2, #1
 800132a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800132e:	4845      	ldr	r0, [pc, #276]	; (8001444 <Tact_pins+0x214>)
 8001330:	f004 fe7e 	bl	8006030 <HAL_GPIO_WritePin>
			C3_LOW;
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800133a:	4842      	ldr	r0, [pc, #264]	; (8001444 <Tact_pins+0x214>)
 800133c:	f004 fe78 	bl	8006030 <HAL_GPIO_WritePin>
			C4_LOW;
 8001340:	2200      	movs	r2, #0
 8001342:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001346:	483f      	ldr	r0, [pc, #252]	; (8001444 <Tact_pins+0x214>)
 8001348:	f004 fe72 	bl	8006030 <HAL_GPIO_WritePin>
			C5_LOW;
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001352:	483c      	ldr	r0, [pc, #240]	; (8001444 <Tact_pins+0x214>)
 8001354:	f004 fe6c 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 8001358:	e06e      	b.n	8001438 <Tact_pins+0x208>
		case 3:
			C0_LOW;
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001360:	4838      	ldr	r0, [pc, #224]	; (8001444 <Tact_pins+0x214>)
 8001362:	f004 fe65 	bl	8006030 <HAL_GPIO_WritePin>
			C1_LOW;
 8001366:	2200      	movs	r2, #0
 8001368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800136c:	4835      	ldr	r0, [pc, #212]	; (8001444 <Tact_pins+0x214>)
 800136e:	f004 fe5f 	bl	8006030 <HAL_GPIO_WritePin>
			C2_LOW;
 8001372:	2200      	movs	r2, #0
 8001374:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001378:	4832      	ldr	r0, [pc, #200]	; (8001444 <Tact_pins+0x214>)
 800137a:	f004 fe59 	bl	8006030 <HAL_GPIO_WritePin>
			C3_HIGH;
 800137e:	2201      	movs	r2, #1
 8001380:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001384:	482f      	ldr	r0, [pc, #188]	; (8001444 <Tact_pins+0x214>)
 8001386:	f004 fe53 	bl	8006030 <HAL_GPIO_WritePin>
			C4_LOW;
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001390:	482c      	ldr	r0, [pc, #176]	; (8001444 <Tact_pins+0x214>)
 8001392:	f004 fe4d 	bl	8006030 <HAL_GPIO_WritePin>
			C5_LOW;
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800139c:	4829      	ldr	r0, [pc, #164]	; (8001444 <Tact_pins+0x214>)
 800139e:	f004 fe47 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 80013a2:	e049      	b.n	8001438 <Tact_pins+0x208>
		case 4:
			C0_LOW;
 80013a4:	2200      	movs	r2, #0
 80013a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013aa:	4826      	ldr	r0, [pc, #152]	; (8001444 <Tact_pins+0x214>)
 80013ac:	f004 fe40 	bl	8006030 <HAL_GPIO_WritePin>
			C1_LOW;
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b6:	4823      	ldr	r0, [pc, #140]	; (8001444 <Tact_pins+0x214>)
 80013b8:	f004 fe3a 	bl	8006030 <HAL_GPIO_WritePin>
			C2_LOW;
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c2:	4820      	ldr	r0, [pc, #128]	; (8001444 <Tact_pins+0x214>)
 80013c4:	f004 fe34 	bl	8006030 <HAL_GPIO_WritePin>
			C3_LOW;
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	481d      	ldr	r0, [pc, #116]	; (8001444 <Tact_pins+0x214>)
 80013d0:	f004 fe2e 	bl	8006030 <HAL_GPIO_WritePin>
			C4_HIGH;
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013da:	481a      	ldr	r0, [pc, #104]	; (8001444 <Tact_pins+0x214>)
 80013dc:	f004 fe28 	bl	8006030 <HAL_GPIO_WritePin>
			C5_LOW;
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e6:	4817      	ldr	r0, [pc, #92]	; (8001444 <Tact_pins+0x214>)
 80013e8:	f004 fe22 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 80013ec:	e024      	b.n	8001438 <Tact_pins+0x208>
		case 5:
			C0_LOW;
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013f4:	4813      	ldr	r0, [pc, #76]	; (8001444 <Tact_pins+0x214>)
 80013f6:	f004 fe1b 	bl	8006030 <HAL_GPIO_WritePin>
			C1_LOW;
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001400:	4810      	ldr	r0, [pc, #64]	; (8001444 <Tact_pins+0x214>)
 8001402:	f004 fe15 	bl	8006030 <HAL_GPIO_WritePin>
			C2_LOW;
 8001406:	2200      	movs	r2, #0
 8001408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800140c:	480d      	ldr	r0, [pc, #52]	; (8001444 <Tact_pins+0x214>)
 800140e:	f004 fe0f 	bl	8006030 <HAL_GPIO_WritePin>
			C3_LOW;
 8001412:	2200      	movs	r2, #0
 8001414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001418:	480a      	ldr	r0, [pc, #40]	; (8001444 <Tact_pins+0x214>)
 800141a:	f004 fe09 	bl	8006030 <HAL_GPIO_WritePin>
			C4_LOW;
 800141e:	2200      	movs	r2, #0
 8001420:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001424:	4807      	ldr	r0, [pc, #28]	; (8001444 <Tact_pins+0x214>)
 8001426:	f004 fe03 	bl	8006030 <HAL_GPIO_WritePin>
			C5_HIGH;
 800142a:	2201      	movs	r2, #1
 800142c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <Tact_pins+0x214>)
 8001432:	f004 fdfd 	bl	8006030 <HAL_GPIO_WritePin>
			break;
 8001436:	bf00      	nop
	}
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000498 	.word	0x20000498
 8001440:	2aaaaaab 	.word	0x2aaaaaab
 8001444:	40020c00 	.word	0x40020c00

08001448 <Key_Read>:


static void Key_Read(void)
{
 8001448:	b598      	push	{r3, r4, r7, lr}
 800144a:	af00      	add	r7, sp, #0
	key_input_mask[out_key_pin][0] = R0_IN;
 800144c:	4b36      	ldr	r3, [pc, #216]	; (8001528 <Key_Read+0xe0>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	461c      	mov	r4, r3
 8001452:	2101      	movs	r1, #1
 8001454:	4835      	ldr	r0, [pc, #212]	; (800152c <Key_Read+0xe4>)
 8001456:	f004 fdd3 	bl	8006000 <HAL_GPIO_ReadPin>
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	4a34      	ldr	r2, [pc, #208]	; (8001530 <Key_Read+0xe8>)
 8001460:	4623      	mov	r3, r4
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4423      	add	r3, r4
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	460a      	mov	r2, r1
 800146c:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][1] = R1_IN;
 800146e:	4b2e      	ldr	r3, [pc, #184]	; (8001528 <Key_Read+0xe0>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	461c      	mov	r4, r3
 8001474:	2102      	movs	r1, #2
 8001476:	482d      	ldr	r0, [pc, #180]	; (800152c <Key_Read+0xe4>)
 8001478:	f004 fdc2 	bl	8006000 <HAL_GPIO_ReadPin>
 800147c:	4603      	mov	r3, r0
 800147e:	4619      	mov	r1, r3
 8001480:	4a2b      	ldr	r2, [pc, #172]	; (8001530 <Key_Read+0xe8>)
 8001482:	4623      	mov	r3, r4
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	4423      	add	r3, r4
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	4413      	add	r3, r2
 800148c:	3301      	adds	r3, #1
 800148e:	460a      	mov	r2, r1
 8001490:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][2] = R2_IN;
 8001492:	4b25      	ldr	r3, [pc, #148]	; (8001528 <Key_Read+0xe0>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461c      	mov	r4, r3
 8001498:	2104      	movs	r1, #4
 800149a:	4824      	ldr	r0, [pc, #144]	; (800152c <Key_Read+0xe4>)
 800149c:	f004 fdb0 	bl	8006000 <HAL_GPIO_ReadPin>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4619      	mov	r1, r3
 80014a4:	4a22      	ldr	r2, [pc, #136]	; (8001530 <Key_Read+0xe8>)
 80014a6:	4623      	mov	r3, r4
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	4423      	add	r3, r4
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	3302      	adds	r3, #2
 80014b2:	460a      	mov	r2, r1
 80014b4:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][3] = R3_IN;
 80014b6:	4b1c      	ldr	r3, [pc, #112]	; (8001528 <Key_Read+0xe0>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	461c      	mov	r4, r3
 80014bc:	2108      	movs	r1, #8
 80014be:	481b      	ldr	r0, [pc, #108]	; (800152c <Key_Read+0xe4>)
 80014c0:	f004 fd9e 	bl	8006000 <HAL_GPIO_ReadPin>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4619      	mov	r1, r3
 80014c8:	4a19      	ldr	r2, [pc, #100]	; (8001530 <Key_Read+0xe8>)
 80014ca:	4623      	mov	r3, r4
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4423      	add	r3, r4
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	3303      	adds	r3, #3
 80014d6:	460a      	mov	r2, r1
 80014d8:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][4] = R4_IN;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <Key_Read+0xe0>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461c      	mov	r4, r3
 80014e0:	2110      	movs	r1, #16
 80014e2:	4812      	ldr	r0, [pc, #72]	; (800152c <Key_Read+0xe4>)
 80014e4:	f004 fd8c 	bl	8006000 <HAL_GPIO_ReadPin>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4619      	mov	r1, r3
 80014ec:	4a10      	ldr	r2, [pc, #64]	; (8001530 <Key_Read+0xe8>)
 80014ee:	4623      	mov	r3, r4
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4423      	add	r3, r4
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	3304      	adds	r3, #4
 80014fa:	460a      	mov	r2, r1
 80014fc:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][5] = R5_IN;
 80014fe:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <Key_Read+0xe0>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	461c      	mov	r4, r3
 8001504:	2120      	movs	r1, #32
 8001506:	4809      	ldr	r0, [pc, #36]	; (800152c <Key_Read+0xe4>)
 8001508:	f004 fd7a 	bl	8006000 <HAL_GPIO_ReadPin>
 800150c:	4603      	mov	r3, r0
 800150e:	4619      	mov	r1, r3
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <Key_Read+0xe8>)
 8001512:	4623      	mov	r3, r4
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4423      	add	r3, r4
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	3305      	adds	r3, #5
 800151e:	460a      	mov	r2, r1
 8001520:	701a      	strb	r2, [r3, #0]
}
 8001522:	bf00      	nop
 8001524:	bd98      	pop	{r3, r4, r7, pc}
 8001526:	bf00      	nop
 8001528:	20000498 	.word	0x20000498
 800152c:	40020c00 	.word	0x40020c00
 8001530:	2000049c 	.word	0x2000049c

08001534 <key_filter_all>:

static void key_filter_all()
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
	for (int x = 0; x < COLUMNS_COUNT; ++x) {
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	e013      	b.n	8001568 <key_filter_all+0x34>
		for (int y = 0; y < ROWS_COUNT; ++y) {
 8001540:	2300      	movs	r3, #0
 8001542:	603b      	str	r3, [r7, #0]
 8001544:	e00a      	b.n	800155c <key_filter_all+0x28>
			key_filter(x, y);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	4611      	mov	r1, r2
 8001550:	4618      	mov	r0, r3
 8001552:	f000 f811 	bl	8001578 <key_filter>
		for (int y = 0; y < ROWS_COUNT; ++y) {
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2b05      	cmp	r3, #5
 8001560:	ddf1      	ble.n	8001546 <key_filter_all+0x12>
	for (int x = 0; x < COLUMNS_COUNT; ++x) {
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3301      	adds	r3, #1
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b05      	cmp	r3, #5
 800156c:	dde8      	ble.n	8001540 <key_filter_all+0xc>
		}
	}
}
 800156e:	bf00      	nop
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <key_filter>:

static void key_filter(uint8_t x, uint8_t y)
{
 8001578:	b490      	push	{r4, r7}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	460a      	mov	r2, r1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
	if(key_input_mask[x][y])
 8001588:	79fa      	ldrb	r2, [r7, #7]
 800158a:	79b9      	ldrb	r1, [r7, #6]
 800158c:	483e      	ldr	r0, [pc, #248]	; (8001688 <key_filter+0x110>)
 800158e:	4613      	mov	r3, r2
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	4413      	add	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4403      	add	r3, r0
 8001598:	440b      	add	r3, r1
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d01b      	beq.n	80015d8 <key_filter+0x60>
	{
		key_sence_count[x][y]= key_sence_count[x][y]>=KEY_SENCE ? KEY_SENCE : key_sence_count[x][y]+1;
 80015a0:	79fa      	ldrb	r2, [r7, #7]
 80015a2:	79b9      	ldrb	r1, [r7, #6]
 80015a4:	4839      	ldr	r0, [pc, #228]	; (800168c <key_filter+0x114>)
 80015a6:	4613      	mov	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	4413      	add	r3, r2
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4403      	add	r3, r0
 80015b0:	440b      	add	r3, r1
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b04      	cmp	r3, #4
 80015b6:	bf28      	it	cs
 80015b8:	2304      	movcs	r3, #4
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	79fa      	ldrb	r2, [r7, #7]
 80015be:	79b9      	ldrb	r1, [r7, #6]
 80015c0:	3301      	adds	r3, #1
 80015c2:	b2dc      	uxtb	r4, r3
 80015c4:	4831      	ldr	r0, [pc, #196]	; (800168c <key_filter+0x114>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4413      	add	r3, r2
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4403      	add	r3, r0
 80015d0:	440b      	add	r3, r1
 80015d2:	4622      	mov	r2, r4
 80015d4:	701a      	strb	r2, [r3, #0]
 80015d6:	e024      	b.n	8001622 <key_filter+0xaa>
	}
	else{
		key_sence_count[x][y]= key_sence_count[x][y]<=0 ? 0 : key_sence_count[x][y]-1;
 80015d8:	79fa      	ldrb	r2, [r7, #7]
 80015da:	79b9      	ldrb	r1, [r7, #6]
 80015dc:	482b      	ldr	r0, [pc, #172]	; (800168c <key_filter+0x114>)
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	4403      	add	r3, r0
 80015e8:	440b      	add	r3, r1
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00c      	beq.n	800160a <key_filter+0x92>
 80015f0:	79fa      	ldrb	r2, [r7, #7]
 80015f2:	79b9      	ldrb	r1, [r7, #6]
 80015f4:	4825      	ldr	r0, [pc, #148]	; (800168c <key_filter+0x114>)
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4403      	add	r3, r0
 8001600:	440b      	add	r3, r1
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	3b01      	subs	r3, #1
 8001606:	b2d8      	uxtb	r0, r3
 8001608:	e000      	b.n	800160c <key_filter+0x94>
 800160a:	2000      	movs	r0, #0
 800160c:	79fa      	ldrb	r2, [r7, #7]
 800160e:	79b9      	ldrb	r1, [r7, #6]
 8001610:	4c1e      	ldr	r4, [pc, #120]	; (800168c <key_filter+0x114>)
 8001612:	4613      	mov	r3, r2
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4423      	add	r3, r4
 800161c:	440b      	add	r3, r1
 800161e:	4602      	mov	r2, r0
 8001620:	701a      	strb	r2, [r3, #0]
	}
	if(key_sence_count[x][y]==KEY_SENCE)key_input_filtered_mask[x][y] = 1;
 8001622:	79fa      	ldrb	r2, [r7, #7]
 8001624:	79b9      	ldrb	r1, [r7, #6]
 8001626:	4819      	ldr	r0, [pc, #100]	; (800168c <key_filter+0x114>)
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4403      	add	r3, r0
 8001632:	440b      	add	r3, r1
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b05      	cmp	r3, #5
 8001638:	d10a      	bne.n	8001650 <key_filter+0xd8>
 800163a:	79fa      	ldrb	r2, [r7, #7]
 800163c:	79b9      	ldrb	r1, [r7, #6]
 800163e:	4814      	ldr	r0, [pc, #80]	; (8001690 <key_filter+0x118>)
 8001640:	4613      	mov	r3, r2
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4413      	add	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4403      	add	r3, r0
 800164a:	440b      	add	r3, r1
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
	if(key_sence_count[x][y]==0)key_input_filtered_mask[x][y] = 0;
 8001650:	79fa      	ldrb	r2, [r7, #7]
 8001652:	79b9      	ldrb	r1, [r7, #6]
 8001654:	480d      	ldr	r0, [pc, #52]	; (800168c <key_filter+0x114>)
 8001656:	4613      	mov	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4413      	add	r3, r2
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	4403      	add	r3, r0
 8001660:	440b      	add	r3, r1
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10a      	bne.n	800167e <key_filter+0x106>
 8001668:	79fa      	ldrb	r2, [r7, #7]
 800166a:	79b9      	ldrb	r1, [r7, #6]
 800166c:	4808      	ldr	r0, [pc, #32]	; (8001690 <key_filter+0x118>)
 800166e:	4613      	mov	r3, r2
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	4413      	add	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4403      	add	r3, r0
 8001678:	440b      	add	r3, r1
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bc90      	pop	{r4, r7}
 8001686:	4770      	bx	lr
 8001688:	2000049c 	.word	0x2000049c
 800168c:	20000508 	.word	0x20000508
 8001690:	200004c0 	.word	0x200004c0

08001694 <GetPositiveFront>:

static void GetPositiveFront()
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
	for (int col = 0; col < COLUMNS_COUNT; ++col) {
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	e047      	b.n	8001730 <GetPositiveFront+0x9c>
		for (int row = 0; row < ROWS_COUNT; ++row) {
 80016a0:	2300      	movs	r3, #0
 80016a2:	603b      	str	r3, [r7, #0]
 80016a4:	e03e      	b.n	8001724 <GetPositiveFront+0x90>
			positive_fronts[col][row] = key_input_filtered_mask[col][row]==1 && key_input_old_mask[col][row]==0 ? 1:0;
 80016a6:	4927      	ldr	r1, [pc, #156]	; (8001744 <GetPositiveFront+0xb0>)
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	4613      	mov	r3, r2
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	4413      	add	r3, r2
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	18ca      	adds	r2, r1, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	4413      	add	r3, r2
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d10d      	bne.n	80016da <GetPositiveFront+0x46>
 80016be:	4922      	ldr	r1, [pc, #136]	; (8001748 <GetPositiveFront+0xb4>)
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	4613      	mov	r3, r2
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	4413      	add	r3, r2
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	18ca      	adds	r2, r1, r3
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <GetPositiveFront+0x46>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e000      	b.n	80016dc <GetPositiveFront+0x48>
 80016da:	2300      	movs	r3, #0
 80016dc:	b2d8      	uxtb	r0, r3
 80016de:	491b      	ldr	r1, [pc, #108]	; (800174c <GetPositiveFront+0xb8>)
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	4613      	mov	r3, r2
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	4413      	add	r3, r2
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	18ca      	adds	r2, r1, r3
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	4602      	mov	r2, r0
 80016f2:	701a      	strb	r2, [r3, #0]
			key_input_old_mask[col][row] = key_input_filtered_mask[col][row];
 80016f4:	4913      	ldr	r1, [pc, #76]	; (8001744 <GetPositiveFront+0xb0>)
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	4413      	add	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	18ca      	adds	r2, r1, r3
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	4413      	add	r3, r2
 8001706:	7818      	ldrb	r0, [r3, #0]
 8001708:	490f      	ldr	r1, [pc, #60]	; (8001748 <GetPositiveFront+0xb4>)
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	18ca      	adds	r2, r1, r3
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	4413      	add	r3, r2
 800171a:	4602      	mov	r2, r0
 800171c:	701a      	strb	r2, [r3, #0]
		for (int row = 0; row < ROWS_COUNT; ++row) {
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	3301      	adds	r3, #1
 8001722:	603b      	str	r3, [r7, #0]
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	2b05      	cmp	r3, #5
 8001728:	ddbd      	ble.n	80016a6 <GetPositiveFront+0x12>
	for (int col = 0; col < COLUMNS_COUNT; ++col) {
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3301      	adds	r3, #1
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2b05      	cmp	r3, #5
 8001734:	ddb4      	ble.n	80016a0 <GetPositiveFront+0xc>
		}
	}
}
 8001736:	bf00      	nop
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	200004c0 	.word	0x200004c0
 8001748:	200004e4 	.word	0x200004e4
 800174c:	2000052c 	.word	0x2000052c

08001750 <PrintSymbol>:

static void PrintSymbol(const char *str)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	counter++;
 8001758:	4b1b      	ldr	r3, [pc, #108]	; (80017c8 <PrintSymbol+0x78>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	4a1a      	ldr	r2, [pc, #104]	; (80017c8 <PrintSymbol+0x78>)
 8001760:	6013      	str	r3, [r2, #0]
	sprintf(lcd[row_pointer], "%s  %d",str,counter);
 8001762:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <PrintSymbol+0x7c>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	461a      	mov	r2, r3
 8001768:	4613      	mov	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	4413      	add	r3, r2
 800176e:	011b      	lsls	r3, r3, #4
 8001770:	4a17      	ldr	r2, [pc, #92]	; (80017d0 <PrintSymbol+0x80>)
 8001772:	1898      	adds	r0, r3, r2
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <PrintSymbol+0x78>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	4916      	ldr	r1, [pc, #88]	; (80017d4 <PrintSymbol+0x84>)
 800177c:	f019 f9aa 	bl	801aad4 <siprintf>
	row_pointer = row_pointer>=3 ? 0 : row_pointer+1;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <PrintSymbol+0x7c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d804      	bhi.n	8001792 <PrintSymbol+0x42>
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <PrintSymbol+0x7c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	3301      	adds	r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	e000      	b.n	8001794 <PrintSymbol+0x44>
 8001792:	2300      	movs	r3, #0
 8001794:	4a0d      	ldr	r2, [pc, #52]	; (80017cc <PrintSymbol+0x7c>)
 8001796:	7013      	strb	r3, [r2, #0]
	sendStr(lcd[0], 0, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	2100      	movs	r1, #0
 800179c:	480c      	ldr	r0, [pc, #48]	; (80017d0 <PrintSymbol+0x80>)
 800179e:	f000 f8f5 	bl	800198c <sendStr>
	sendStr(lcd[1], 1, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2101      	movs	r1, #1
 80017a6:	480c      	ldr	r0, [pc, #48]	; (80017d8 <PrintSymbol+0x88>)
 80017a8:	f000 f8f0 	bl	800198c <sendStr>
	sendStr(lcd[2], 2, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2102      	movs	r1, #2
 80017b0:	480a      	ldr	r0, [pc, #40]	; (80017dc <PrintSymbol+0x8c>)
 80017b2:	f000 f8eb 	bl	800198c <sendStr>
	sendStr(lcd[3], 3, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2103      	movs	r1, #3
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <PrintSymbol+0x90>)
 80017bc:	f000 f8e6 	bl	800198c <sendStr>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000694 	.word	0x20000694
 80017cc:	20000690 	.word	0x20000690
 80017d0:	20000550 	.word	0x20000550
 80017d4:	0801bb00 	.word	0x0801bb00
 80017d8:	200005a0 	.word	0x200005a0
 80017dc:	200005f0 	.word	0x200005f0
 80017e0:	20000640 	.word	0x20000640

080017e4 <lcd_init>:


static void sendByte(uint8_t byte, int isData);

void lcd_init()
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCDLED_GPIO_Port, LCDLED_Pin, SET);//  
 80017e8:	2201      	movs	r2, #1
 80017ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ee:	481f      	ldr	r0, [pc, #124]	; (800186c <lcd_init+0x88>)
 80017f0:	f004 fc1e 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDR_GPIO_Port, LCDR_Pin, RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	2110      	movs	r1, #16
 80017f8:	481c      	ldr	r0, [pc, #112]	; (800186c <lcd_init+0x88>)
 80017fa:	f004 fc19 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 80017fe:	200f      	movs	r0, #15
 8001800:	f001 ffc4 	bl	800378c <HAL_Delay>

	sendByte(0x33, 0); //      0011
 8001804:	2100      	movs	r1, #0
 8001806:	2033      	movs	r0, #51	; 0x33
 8001808:	f000 f832 	bl	8001870 <sendByte>
	HAL_Delay(1);
 800180c:	2001      	movs	r0, #1
 800180e:	f001 ffbd 	bl	800378c <HAL_Delay>

	sendByte(0x32, 0); //      00110010
 8001812:	2100      	movs	r1, #0
 8001814:	2032      	movs	r0, #50	; 0x32
 8001816:	f000 f82b 	bl	8001870 <sendByte>
	HAL_Delay(1);
 800181a:	2001      	movs	r0, #1
 800181c:	f001 ffb6 	bl	800378c <HAL_Delay>

	sendByte(DATA_BUS_4BIT_PAGE0, 0); //   4 
 8001820:	2100      	movs	r1, #0
 8001822:	2028      	movs	r0, #40	; 0x28
 8001824:	f000 f824 	bl	8001870 <sendByte>
	HAL_Delay(1);
 8001828:	2001      	movs	r0, #1
 800182a:	f001 ffaf 	bl	800378c <HAL_Delay>
	sendByte(DISPLAY_OFF, 0); //  
 800182e:	2100      	movs	r1, #0
 8001830:	2008      	movs	r0, #8
 8001832:	f000 f81d 	bl	8001870 <sendByte>
	HAL_Delay(1);
 8001836:	2001      	movs	r0, #1
 8001838:	f001 ffa8 	bl	800378c <HAL_Delay>
	sendByte(CLEAR_DISPLAY, 0); //  
 800183c:	2100      	movs	r1, #0
 800183e:	2001      	movs	r0, #1
 8001840:	f000 f816 	bl	8001870 <sendByte>
	HAL_Delay(2);
 8001844:	2002      	movs	r0, #2
 8001846:	f001 ffa1 	bl	800378c <HAL_Delay>
	sendByte(ENTRY_MODE_SET, 0); //      
 800184a:	2100      	movs	r1, #0
 800184c:	2006      	movs	r0, #6
 800184e:	f000 f80f 	bl	8001870 <sendByte>
	HAL_Delay(1);
 8001852:	2001      	movs	r0, #1
 8001854:	f001 ff9a 	bl	800378c <HAL_Delay>
	sendByte(DISPLAY_ON, 0);//     
 8001858:	2100      	movs	r1, #0
 800185a:	200c      	movs	r0, #12
 800185c:	f000 f808 	bl	8001870 <sendByte>
	HAL_Delay(1);
 8001860:	2001      	movs	r0, #1
 8001862:	f001 ff93 	bl	800378c <HAL_Delay>



}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40020400 	.word	0x40020400

08001870 <sendByte>:

static void sendByte(uint8_t byte, int isData)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD_PIN_MASK, RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	216f      	movs	r1, #111	; 0x6f
 8001880:	4841      	ldr	r0, [pc, #260]	; (8001988 <sendByte+0x118>)
 8001882:	f004 fbd5 	bl	8006030 <HAL_GPIO_WritePin>

	if(isData == 1) HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, SET); //    A
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d105      	bne.n	8001898 <sendByte+0x28>
 800188c:	2201      	movs	r2, #1
 800188e:	2140      	movs	r1, #64	; 0x40
 8001890:	483d      	ldr	r0, [pc, #244]	; (8001988 <sendByte+0x118>)
 8001892:	f004 fbcd 	bl	8006030 <HAL_GPIO_WritePin>
 8001896:	e004      	b.n	80018a2 <sendByte+0x32>
	else HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, RESET);		   //   A
 8001898:	2200      	movs	r2, #0
 800189a:	2140      	movs	r1, #64	; 0x40
 800189c:	483a      	ldr	r0, [pc, #232]	; (8001988 <sendByte+0x118>)
 800189e:	f004 fbc7 	bl	8006030 <HAL_GPIO_WritePin>

	//     
	if(byte & 0x80) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	da04      	bge.n	80018b4 <sendByte+0x44>
 80018aa:	2201      	movs	r2, #1
 80018ac:	2108      	movs	r1, #8
 80018ae:	4836      	ldr	r0, [pc, #216]	; (8001988 <sendByte+0x118>)
 80018b0:	f004 fbbe 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x40) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d004      	beq.n	80018c8 <sendByte+0x58>
 80018be:	2201      	movs	r2, #1
 80018c0:	2104      	movs	r1, #4
 80018c2:	4831      	ldr	r0, [pc, #196]	; (8001988 <sendByte+0x118>)
 80018c4:	f004 fbb4 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x20) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	f003 0320 	and.w	r3, r3, #32
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d004      	beq.n	80018dc <sendByte+0x6c>
 80018d2:	2201      	movs	r2, #1
 80018d4:	2102      	movs	r1, #2
 80018d6:	482c      	ldr	r0, [pc, #176]	; (8001988 <sendByte+0x118>)
 80018d8:	f004 fbaa 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x10) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	f003 0310 	and.w	r3, r3, #16
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d004      	beq.n	80018f0 <sendByte+0x80>
 80018e6:	2201      	movs	r2, #1
 80018e8:	2101      	movs	r1, #1
 80018ea:	4827      	ldr	r0, [pc, #156]	; (8001988 <sendByte+0x118>)
 80018ec:	f004 fba0 	bl	8006030 <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 80018f0:	2201      	movs	r2, #1
 80018f2:	2120      	movs	r1, #32
 80018f4:	4824      	ldr	r0, [pc, #144]	; (8001988 <sendByte+0x118>)
 80018f6:	f004 fb9b 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80018fa:	2001      	movs	r0, #1
 80018fc:	f001 ff46 	bl	800378c <HAL_Delay>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 8001900:	2200      	movs	r2, #0
 8001902:	2120      	movs	r1, #32
 8001904:	4820      	ldr	r0, [pc, #128]	; (8001988 <sendByte+0x118>)
 8001906:	f004 fb93 	bl	8006030 <HAL_GPIO_WritePin>

	//     RS
	HAL_GPIO_WritePin(LCD0_GPIO_Port, (LCD_PIN_MASK & ~LCDA_Pin), RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	212f      	movs	r1, #47	; 0x2f
 800190e:	481e      	ldr	r0, [pc, #120]	; (8001988 <sendByte+0x118>)
 8001910:	f004 fb8e 	bl	8006030 <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 8001914:	2201      	movs	r2, #1
 8001916:	2120      	movs	r1, #32
 8001918:	481b      	ldr	r0, [pc, #108]	; (8001988 <sendByte+0x118>)
 800191a:	f004 fb89 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x08) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <sendByte+0xc2>
 8001928:	2201      	movs	r2, #1
 800192a:	2108      	movs	r1, #8
 800192c:	4816      	ldr	r0, [pc, #88]	; (8001988 <sendByte+0x118>)
 800192e:	f004 fb7f 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x04) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <sendByte+0xd6>
 800193c:	2201      	movs	r2, #1
 800193e:	2104      	movs	r1, #4
 8001940:	4811      	ldr	r0, [pc, #68]	; (8001988 <sendByte+0x118>)
 8001942:	f004 fb75 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x02) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 0302 	and.w	r3, r3, #2
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <sendByte+0xea>
 8001950:	2201      	movs	r2, #1
 8001952:	2102      	movs	r1, #2
 8001954:	480c      	ldr	r0, [pc, #48]	; (8001988 <sendByte+0x118>)
 8001956:	f004 fb6b 	bl	8006030 <HAL_GPIO_WritePin>
	if(byte & 0x01) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	2b00      	cmp	r3, #0
 8001962:	d004      	beq.n	800196e <sendByte+0xfe>
 8001964:	2201      	movs	r2, #1
 8001966:	2101      	movs	r1, #1
 8001968:	4807      	ldr	r0, [pc, #28]	; (8001988 <sendByte+0x118>)
 800196a:	f004 fb61 	bl	8006030 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 800196e:	2200      	movs	r2, #0
 8001970:	2120      	movs	r1, #32
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <sendByte+0x118>)
 8001974:	f004 fb5c 	bl	8006030 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8001978:	2001      	movs	r0, #1
 800197a:	f001 ff07 	bl	800378c <HAL_Delay>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40020400 	.word	0x40020400

0800198c <sendStr>:


void sendStr( char *str, int row , int position )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
	char start_address;

	switch (row)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	2b03      	cmp	r3, #3
 800199c:	d816      	bhi.n	80019cc <sendStr+0x40>
 800199e:	a201      	add	r2, pc, #4	; (adr r2, 80019a4 <sendStr+0x18>)
 80019a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a4:	080019b5 	.word	0x080019b5
 80019a8:	080019bb 	.word	0x080019bb
 80019ac:	080019c1 	.word	0x080019c1
 80019b0:	080019c7 	.word	0x080019c7
	{

		case 0:
			start_address = 0x0; // 1 
 80019b4:	2300      	movs	r3, #0
 80019b6:	75fb      	strb	r3, [r7, #23]
			break;
 80019b8:	e008      	b.n	80019cc <sendStr+0x40>

		case 1:
			start_address = 0x40; // 2 
 80019ba:	2340      	movs	r3, #64	; 0x40
 80019bc:	75fb      	strb	r3, [r7, #23]
			break;
 80019be:	e005      	b.n	80019cc <sendStr+0x40>

		case 2:
			start_address = 0x14; // 3 
 80019c0:	2314      	movs	r3, #20
 80019c2:	75fb      	strb	r3, [r7, #23]
			break;
 80019c4:	e002      	b.n	80019cc <sendStr+0x40>

		case 3:
			start_address = 0x54; // 4 
 80019c6:	2354      	movs	r3, #84	; 0x54
 80019c8:	75fb      	strb	r3, [r7, #23]
			break;
 80019ca:	bf00      	nop

	}

	start_address += position; //       
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	7dfb      	ldrb	r3, [r7, #23]
 80019d2:	4413      	add	r3, r2
 80019d4:	75fb      	strb	r3, [r7, #23]

	sendByte((start_address |= SET_DDRAM_ADDRESS), 0); //         DDRAM
 80019d6:	7dfb      	ldrb	r3, [r7, #23]
 80019d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019dc:	75fb      	strb	r3, [r7, #23]
 80019de:	7dfb      	ldrb	r3, [r7, #23]
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff44 	bl	8001870 <sendByte>

	HAL_Delay(4);
 80019e8:	2004      	movs	r0, #4
 80019ea:	f001 fecf 	bl	800378c <HAL_Delay>
	while(*str != '\0'){
 80019ee:	e008      	b.n	8001a02 <sendStr+0x76>

		sendByte(*str, 1);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2101      	movs	r1, #1
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ff3a 	bl	8001870 <sendByte>
		str++;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	3301      	adds	r3, #1
 8001a00:	60fb      	str	r3, [r7, #12]
	while(*str != '\0'){
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f2      	bne.n	80019f0 <sendStr+0x64>
	}
}
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a14:	b5b0      	push	{r4, r5, r7, lr}
 8001a16:	b08a      	sub	sp, #40	; 0x28
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	ModbusInit();
 8001a1a:	f000 fba5 	bl	8002168 <ModbusInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a1e:	f001 fe73 	bl	8003708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a22:	f000 f83b 	bl	8001a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a26:	f000 fa49 	bl	8001ebc <MX_GPIO_Init>
  MX_DMA_Init();
 8001a2a:	f000 fa17 	bl	8001e5c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001a2e:	f000 f9c1 	bl	8001db4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001a32:	f000 f9e9 	bl	8001e08 <MX_USART6_UART_Init>
  MX_SPI3_Init();
 8001a36:	f000 f939 	bl	8001cac <MX_SPI3_Init>
  MX_ADC1_Init();
 8001a3a:	f000 f89f 	bl	8001b7c <MX_ADC1_Init>
  MX_TIM3_Init();
 8001a3e:	f000 f96b 	bl	8001d18 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001a42:	f7ff fecf 	bl	80017e4 <lcd_init>
  ethernet_reset();
 8001a46:	f7ff f981 	bl	8000d4c <ethernet_reset>
  Analog_Start();
 8001a4a:	f7fe fd93 	bl	8000574 <Analog_Start>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of writeMemorySemaphore */
  osSemaphoreDef(writeMemorySemaphore);
 8001a4e:	2300      	movs	r3, #0
 8001a50:	623b      	str	r3, [r7, #32]
 8001a52:	2300      	movs	r3, #0
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
  writeMemorySemaphoreHandle = osSemaphoreCreate(osSemaphore(writeMemorySemaphore), 1);
 8001a56:	f107 0320 	add.w	r3, r7, #32
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f008 fb0f 	bl	800a080 <osSemaphoreCreate>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <main+0x7c>)
 8001a66:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001a68:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <main+0x80>)
 8001a6a:	1d3c      	adds	r4, r7, #4
 8001a6c:	461d      	mov	r5, r3
 8001a6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f008 fa01 	bl	8009e86 <osThreadCreate>
 8001a84:	4603      	mov	r3, r0
 8001a86:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <main+0x84>)
 8001a88:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001a8a:	f008 f9e5 	bl	8009e58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <main+0x7a>
 8001a90:	2000092c 	.word	0x2000092c
 8001a94:	0801bb14 	.word	0x0801bb14
 8001a98:	20000928 	.word	0x20000928

08001a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b094      	sub	sp, #80	; 0x50
 8001aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa2:	f107 0320 	add.w	r3, r7, #32
 8001aa6:	2230      	movs	r2, #48	; 0x30
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f018 fe5a 	bl	801a764 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60bb      	str	r3, [r7, #8]
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <SystemClock_Config+0xd8>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	4a2a      	ldr	r2, [pc, #168]	; (8001b74 <SystemClock_Config+0xd8>)
 8001aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ace:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad0:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <SystemClock_Config+0xd8>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	4b25      	ldr	r3, [pc, #148]	; (8001b78 <SystemClock_Config+0xdc>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a24      	ldr	r2, [pc, #144]	; (8001b78 <SystemClock_Config+0xdc>)
 8001ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b22      	ldr	r3, [pc, #136]	; (8001b78 <SystemClock_Config+0xdc>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af8:	2301      	movs	r3, #1
 8001afa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b02:	2302      	movs	r3, #2
 8001b04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001b0c:	2319      	movs	r3, #25
 8001b0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b10:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001b14:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b16:	2302      	movs	r3, #2
 8001b18:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b1e:	f107 0320 	add.w	r3, r7, #32
 8001b22:	4618      	mov	r0, r3
 8001b24:	f004 fa9e 	bl	8006064 <HAL_RCC_OscConfig>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001b2e:	f000 fb0b 	bl	8002148 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b32:	230f      	movs	r3, #15
 8001b34:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b36:	2302      	movs	r3, #2
 8001b38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001b3e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b48:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	2105      	movs	r1, #5
 8001b50:	4618      	mov	r0, r3
 8001b52:	f004 fcff 	bl	8006554 <HAL_RCC_ClockConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b5c:	f000 faf4 	bl	8002148 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001b66:	2000      	movs	r0, #0
 8001b68:	f004 fdda 	bl	8006720 <HAL_RCC_MCOConfig>
}
 8001b6c:	bf00      	nop
 8001b6e:	3750      	adds	r7, #80	; 0x50
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40007000 	.word	0x40007000

08001b7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b82:	463b      	mov	r3, r7
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b8e:	4b45      	ldr	r3, [pc, #276]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001b90:	4a45      	ldr	r2, [pc, #276]	; (8001ca8 <MX_ADC1_Init+0x12c>)
 8001b92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b94:	4b43      	ldr	r3, [pc, #268]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001b96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b9a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b9c:	4b41      	ldr	r3, [pc, #260]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001ba2:	4b40      	ldr	r3, [pc, #256]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ba8:	4b3e      	ldr	r3, [pc, #248]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bae:	4b3d      	ldr	r3, [pc, #244]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001bb6:	4b3b      	ldr	r3, [pc, #236]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001bbe:	4b39      	ldr	r3, [pc, #228]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bc0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bc4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bc6:	4b37      	ldr	r3, [pc, #220]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001bcc:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bce:	2206      	movs	r2, #6
 8001bd0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001bd2:	4b34      	ldr	r3, [pc, #208]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bda:	4b32      	ldr	r3, [pc, #200]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001be0:	4830      	ldr	r0, [pc, #192]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001be2:	f001 fdf7 	bl	80037d4 <HAL_ADC_Init>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001bec:	f000 faac 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001bf0:	230a      	movs	r3, #10
 8001bf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4828      	ldr	r0, [pc, #160]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c02:	f001 ff4f 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001c0c:	f000 fa9c 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001c10:	230c      	movs	r3, #12
 8001c12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001c14:	2302      	movs	r3, #2
 8001c16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c18:	463b      	mov	r3, r7
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4821      	ldr	r0, [pc, #132]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c1e:	f001 ff41 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001c28:	f000 fa8e 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001c2c:	230d      	movs	r3, #13
 8001c2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001c30:	2303      	movs	r3, #3
 8001c32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c34:	463b      	mov	r3, r7
 8001c36:	4619      	mov	r1, r3
 8001c38:	481a      	ldr	r0, [pc, #104]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c3a:	f001 ff33 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001c44:	f000 fa80 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c50:	463b      	mov	r3, r7
 8001c52:	4619      	mov	r1, r3
 8001c54:	4813      	ldr	r0, [pc, #76]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c56:	f001 ff25 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8001c60:	f000 fa72 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c64:	2304      	movs	r3, #4
 8001c66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001c68:	2305      	movs	r3, #5
 8001c6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c6c:	463b      	mov	r3, r7
 8001c6e:	4619      	mov	r1, r3
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c72:	f001 ff17 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8001c7c:	f000 fa64 	bl	8002148 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001c80:	2311      	movs	r3, #17
 8001c82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001c84:	2306      	movs	r3, #6
 8001c86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c88:	463b      	mov	r3, r7
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <MX_ADC1_Init+0x128>)
 8001c8e:	f001 ff09 	bl	8003aa4 <HAL_ADC_ConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001c98:	f000 fa56 	bl	8002148 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20000698 	.word	0x20000698
 8001ca8:	40012000 	.word	0x40012000

08001cac <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001cb0:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cb2:	4a18      	ldr	r2, [pc, #96]	; (8001d14 <MX_SPI3_Init+0x68>)
 8001cb4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001cb6:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cb8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cbc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001cbe:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cdc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cde:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cf8:	220a      	movs	r2, #10
 8001cfa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001cfc:	4804      	ldr	r0, [pc, #16]	; (8001d10 <MX_SPI3_Init+0x64>)
 8001cfe:	f004 fea3 	bl	8006a48 <HAL_SPI_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001d08:	f000 fa1e 	bl	8002148 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000740 	.word	0x20000740
 8001d14:	40003c00 	.word	0x40003c00

08001d18 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1e:	f107 0308 	add.w	r3, r7, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d36:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <MX_TIM3_Init+0x98>)
 8001d38:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d3c:	2229      	movs	r2, #41	; 0x29
 8001d3e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d40:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001d46:	4b19      	ldr	r3, [pc, #100]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d48:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d4c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4e:	4b17      	ldr	r3, [pc, #92]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d54:	4b15      	ldr	r3, [pc, #84]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d5a:	4814      	ldr	r0, [pc, #80]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d5c:	f005 fc1c 	bl	8007598 <HAL_TIM_Base_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001d66:	f000 f9ef 	bl	8002148 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d70:	f107 0308 	add.w	r3, r7, #8
 8001d74:	4619      	mov	r1, r3
 8001d76:	480d      	ldr	r0, [pc, #52]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d78:	f005 fe3e 	bl	80079f8 <HAL_TIM_ConfigClockSource>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d82:	f000 f9e1 	bl	8002148 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d86:	2320      	movs	r3, #32
 8001d88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d8e:	463b      	mov	r3, r7
 8001d90:	4619      	mov	r1, r3
 8001d92:	4806      	ldr	r0, [pc, #24]	; (8001dac <MX_TIM3_Init+0x94>)
 8001d94:	f006 f85a 	bl	8007e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d9e:	f000 f9d3 	bl	8002148 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001da2:	bf00      	nop
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000798 	.word	0x20000798
 8001db0:	40000400 	.word	0x40000400

08001db4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db8:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dba:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <MX_USART1_UART_Init+0x50>)
 8001dbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001dbe:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dc0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001dc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	; (8001e00 <MX_USART1_UART_Init+0x4c>)
 8001dec:	f006 f8be 	bl	8007f6c <HAL_UART_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001df6:	f000 f9a7 	bl	8002148 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200007e0 	.word	0x200007e0
 8001e04:	40011000 	.word	0x40011000

08001e08 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <MX_USART6_UART_Init+0x50>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e18:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_USART6_UART_Init+0x4c>)
 8001e40:	f006 f894 	bl	8007f6c <HAL_UART_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e4a:	f000 f97d 	bl	8002148 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000824 	.word	0x20000824
 8001e58:	40011400 	.word	0x40011400

08001e5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	4b14      	ldr	r3, [pc, #80]	; (8001eb8 <MX_DMA_Init+0x5c>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a13      	ldr	r2, [pc, #76]	; (8001eb8 <MX_DMA_Init+0x5c>)
 8001e6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <MX_DMA_Init+0x5c>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2105      	movs	r1, #5
 8001e82:	2038      	movs	r0, #56	; 0x38
 8001e84:	f002 f966 	bl	8004154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001e88:	2038      	movs	r0, #56	; 0x38
 8001e8a:	f002 f97f 	bl	800418c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2105      	movs	r1, #5
 8001e92:	2039      	movs	r0, #57	; 0x39
 8001e94:	f002 f95e 	bl	8004154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001e98:	2039      	movs	r0, #57	; 0x39
 8001e9a:	f002 f977 	bl	800418c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2105      	movs	r1, #5
 8001ea2:	203a      	movs	r0, #58	; 0x3a
 8001ea4:	f002 f956 	bl	8004154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ea8:	203a      	movs	r0, #58	; 0x3a
 8001eaa:	f002 f96f 	bl	800418c <HAL_NVIC_EnableIRQ>

}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40023800 	.word	0x40023800

08001ebc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08c      	sub	sp, #48	; 0x30
 8001ec0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec2:	f107 031c 	add.w	r3, r7, #28
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]
 8001ed0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	4b83      	ldr	r3, [pc, #524]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a82      	ldr	r2, [pc, #520]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001edc:	f043 0310 	orr.w	r3, r3, #16
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b80      	ldr	r3, [pc, #512]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0310 	and.w	r3, r3, #16
 8001eea:	61bb      	str	r3, [r7, #24]
 8001eec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	4b7c      	ldr	r3, [pc, #496]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a7b      	ldr	r2, [pc, #492]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b79      	ldr	r3, [pc, #484]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	4b75      	ldr	r3, [pc, #468]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	4a74      	ldr	r2, [pc, #464]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f18:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1a:	4b72      	ldr	r3, [pc, #456]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	4b6e      	ldr	r3, [pc, #440]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a6d      	ldr	r2, [pc, #436]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b6b      	ldr	r3, [pc, #428]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	4b67      	ldr	r3, [pc, #412]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	4a66      	ldr	r2, [pc, #408]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	6313      	str	r3, [r2, #48]	; 0x30
 8001f52:	4b64      	ldr	r3, [pc, #400]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b60      	ldr	r3, [pc, #384]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	4a5f      	ldr	r2, [pc, #380]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f68:	f043 0308 	orr.w	r3, r3, #8
 8001f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6e:	4b5d      	ldr	r3, [pc, #372]	; (80020e4 <MX_GPIO_Init+0x228>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, GPIO_PIN_RESET);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	485a      	ldr	r0, [pc, #360]	; (80020e8 <MX_GPIO_Init+0x22c>)
 8001f80:	f004 f856 	bl	8006030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 8001f84:	2200      	movs	r2, #0
 8001f86:	f24c 417f 	movw	r1, #50303	; 0xc47f
 8001f8a:	4858      	ldr	r0, [pc, #352]	; (80020ec <MX_GPIO_Init+0x230>)
 8001f8c:	f004 f850 	bl	8006030 <HAL_GPIO_WritePin>
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 8001f90:	2200      	movs	r2, #0
 8001f92:	f64f 7180 	movw	r1, #65408	; 0xff80
 8001f96:	4856      	ldr	r0, [pc, #344]	; (80020f0 <MX_GPIO_Init+0x234>)
 8001f98:	f004 f84a 	bl	8006030 <HAL_GPIO_WritePin>
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DOUT_10_Pin|DOUT_11_Pin|KEYB_C0_Pin|KEYB_C1_Pin
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8001fa2:	4854      	ldr	r0, [pc, #336]	; (80020f4 <MX_GPIO_Init+0x238>)
 8001fa4:	f004 f844 	bl	8006030 <HAL_GPIO_WritePin>
                          |KEYB_C2_Pin|KEYB_C3_Pin|KEYB_C4_Pin|KEYB_C5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, GPIO_PIN_RESET);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fae:	4852      	ldr	r0, [pc, #328]	; (80020f8 <MX_GPIO_Init+0x23c>)
 8001fb0:	f004 f83e 	bl	8006030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fba:	484b      	ldr	r0, [pc, #300]	; (80020e8 <MX_GPIO_Init+0x22c>)
 8001fbc:	f004 f838 	bl	8006030 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIN_4_Pin DIN_5_Pin DIN_6_Pin DIN_7_Pin
                           DIN_8_Pin DIN_2_Pin DIN_3_Pin */
  GPIO_InitStruct.Pin = DIN_4_Pin|DIN_5_Pin|DIN_6_Pin|DIN_7_Pin
 8001fc0:	237f      	movs	r3, #127	; 0x7f
 8001fc2:	61fb      	str	r3, [r7, #28]
                          |DIN_8_Pin|DIN_2_Pin|DIN_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4847      	ldr	r0, [pc, #284]	; (80020f0 <MX_GPIO_Init+0x234>)
 8001fd4:	f003 fe78 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_9_Pin DIN_10_Pin DIN_11_Pin */
  GPIO_InitStruct.Pin = DIN_9_Pin|DIN_10_Pin|DIN_11_Pin;
 8001fd8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001fdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe6:	f107 031c 	add.w	r3, r7, #28
 8001fea:	4619      	mov	r1, r3
 8001fec:	4842      	ldr	r0, [pc, #264]	; (80020f8 <MX_GPIO_Init+0x23c>)
 8001fee:	f003 fe6b 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERESET_Pin S3CS0_Pin */
  GPIO_InitStruct.Pin = ERESET_Pin|S3CS0_Pin;
 8001ff2:	f248 0301 	movw	r3, #32769	; 0x8001
 8001ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002000:	2300      	movs	r3, #0
 8002002:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002004:	f107 031c 	add.w	r3, r7, #28
 8002008:	4619      	mov	r1, r3
 800200a:	4837      	ldr	r0, [pc, #220]	; (80020e8 <MX_GPIO_Init+0x22c>)
 800200c:	f003 fe5c 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD0_Pin LCD1_Pin LCD2_Pin DOUT_9_Pin
                           LED_Pin LCDLED_Pin LCD3_Pin LCDR_Pin
                           LCDE_Pin LCDA_Pin */
  GPIO_InitStruct.Pin = LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 8002010:	f24c 437f 	movw	r3, #50303	; 0xc47f
 8002014:	61fb      	str	r3, [r7, #28]
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002016:	2301      	movs	r3, #1
 8002018:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	2300      	movs	r3, #0
 8002020:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002022:	f107 031c 	add.w	r3, r7, #28
 8002026:	4619      	mov	r1, r3
 8002028:	4830      	ldr	r0, [pc, #192]	; (80020ec <MX_GPIO_Init+0x230>)
 800202a:	f003 fe4d 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_0_Pin DOUT_1_Pin DOUT_2_Pin DOUT_3_Pin
                           DOUT_4_Pin DOUT_5_Pin DOUT_6_Pin DOUT_7_Pin
                           DOUT_8_Pin */
  GPIO_InitStruct.Pin = DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 800202e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002032:	61fb      	str	r3, [r7, #28]
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002034:	2301      	movs	r3, #1
 8002036:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203c:	2300      	movs	r3, #0
 800203e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002040:	f107 031c 	add.w	r3, r7, #28
 8002044:	4619      	mov	r1, r3
 8002046:	482a      	ldr	r0, [pc, #168]	; (80020f0 <MX_GPIO_Init+0x234>)
 8002048:	f003 fe3e 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_10_Pin DOUT_11_Pin KEYB_C0_Pin KEYB_C1_Pin
                           KEYB_C2_Pin KEYB_C3_Pin KEYB_C4_Pin KEYB_C5_Pin */
  GPIO_InitStruct.Pin = DOUT_10_Pin|DOUT_11_Pin|KEYB_C0_Pin|KEYB_C1_Pin
 800204c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002050:	61fb      	str	r3, [r7, #28]
                          |KEYB_C2_Pin|KEYB_C3_Pin|KEYB_C4_Pin|KEYB_C5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002052:	2301      	movs	r3, #1
 8002054:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800205e:	f107 031c 	add.w	r3, r7, #28
 8002062:	4619      	mov	r1, r3
 8002064:	4823      	ldr	r0, [pc, #140]	; (80020f4 <MX_GPIO_Init+0x238>)
 8002066:	f003 fe2f 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_TX_Pin */
  GPIO_InitStruct.Pin = RS485_TX_Pin;
 800206a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800206e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002070:	2301      	movs	r3, #1
 8002072:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	4619      	mov	r1, r3
 8002082:	481d      	ldr	r0, [pc, #116]	; (80020f8 <MX_GPIO_Init+0x23c>)
 8002084:	f003 fe20 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002088:	f44f 7380 	mov.w	r3, #256	; 0x100
 800208c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800209a:	2300      	movs	r3, #0
 800209c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209e:	f107 031c 	add.w	r3, r7, #28
 80020a2:	4619      	mov	r1, r3
 80020a4:	4810      	ldr	r0, [pc, #64]	; (80020e8 <MX_GPIO_Init+0x22c>)
 80020a6:	f003 fe0f 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYB_R0_Pin KEYB_R1_Pin KEYB_R2_Pin KEYB_R3_Pin
                           KEYB_R4_Pin KEYB_R5_Pin */
  GPIO_InitStruct.Pin = KEYB_R0_Pin|KEYB_R1_Pin|KEYB_R2_Pin|KEYB_R3_Pin
 80020aa:	233f      	movs	r3, #63	; 0x3f
 80020ac:	61fb      	str	r3, [r7, #28]
                          |KEYB_R4_Pin|KEYB_R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ae:	2300      	movs	r3, #0
 80020b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020b2:	2302      	movs	r3, #2
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b6:	f107 031c 	add.w	r3, r7, #28
 80020ba:	4619      	mov	r1, r3
 80020bc:	480d      	ldr	r0, [pc, #52]	; (80020f4 <MX_GPIO_Init+0x238>)
 80020be:	f003 fe03 	bl	8005cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_0_Pin DIN_1_Pin */
  GPIO_InitStruct.Pin = DIN_0_Pin|DIN_1_Pin;
 80020c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d0:	f107 031c 	add.w	r3, r7, #28
 80020d4:	4619      	mov	r1, r3
 80020d6:	4805      	ldr	r0, [pc, #20]	; (80020ec <MX_GPIO_Init+0x230>)
 80020d8:	f003 fdf6 	bl	8005cc8 <HAL_GPIO_Init>

}
 80020dc:	bf00      	nop
 80020de:	3730      	adds	r7, #48	; 0x30
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40020000 	.word	0x40020000
 80020ec:	40020400 	.word	0x40020400
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40020c00 	.word	0x40020c00
 80020f8:	40020800 	.word	0x40020800

080020fc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002104:	f007 f962 	bl	80093cc <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  int result = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
  task_init();
 800210c:	f7fe ffe8 	bl	80010e0 <task_init>
  result = settingsLoadFRAM();
 8002110:	f000 fc62 	bl	80029d8 <settingsLoadFRAM>
 8002114:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	main_process();
 8002116:	f000 f81c 	bl	8002152 <main_process>
    osDelay(1);
 800211a:	2001      	movs	r0, #1
 800211c:	f007 feff 	bl	8009f1e <osDelay>
	main_process();
 8002120:	e7f9      	b.n	8002116 <StartDefaultTask+0x1a>
	...

08002124 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a04      	ldr	r2, [pc, #16]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d101      	bne.n	800213a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002136:	f001 fb09 	bl	800374c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40010000 	.word	0x40010000

08002148 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800214c:	b672      	cpsid	i
}
 800214e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002150:	e7fe      	b.n	8002150 <Error_Handler+0x8>

08002152 <main_process>:
#include <string.h>
#include <dio.h>
#include <analog.h>

void main_process()
{
 8002152:	b580      	push	{r7, lr}
 8002154:	af00      	add	r7, sp, #0
	Read_Inputs();
 8002156:	f7fe fb37 	bl	80007c8 <Read_Inputs>
	Write_Outputs();
 800215a:	f7fe fc81 	bl	8000a60 <Write_Outputs>
	Analog_Read();
 800215e:	f7fe fa1b 	bl	8000598 <Analog_Read>
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <ModbusInit>:
static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source);
static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source);
static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource));

void ModbusInit()
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
	holding_pointer = (uint16_t*)&settings;
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <ModbusInit+0x34>)
 800216e:	4a0c      	ldr	r2, [pc, #48]	; (80021a0 <ModbusInit+0x38>)
 8002170:	601a      	str	r2, [r3, #0]
	reading_pointer = (uint16_t*)&meas_data;
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <ModbusInit+0x3c>)
 8002174:	4a0c      	ldr	r2, [pc, #48]	; (80021a8 <ModbusInit+0x40>)
 8002176:	601a      	str	r2, [r3, #0]
	holding_size = sizeof(settings)/2;
 8002178:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <ModbusInit+0x44>)
 800217a:	2237      	movs	r2, #55	; 0x37
 800217c:	801a      	strh	r2, [r3, #0]
	reading_size = sizeof(meas_data)/2;
 800217e:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <ModbusInit+0x48>)
 8002180:	222e      	movs	r2, #46	; 0x2e
 8002182:	801a      	strh	r2, [r3, #0]
	if(settings.retain.mb_addr==0)settings.retain.mb_addr = 1;
 8002184:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <ModbusInit+0x38>)
 8002186:	891b      	ldrh	r3, [r3, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d102      	bne.n	8002192 <ModbusInit+0x2a>
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <ModbusInit+0x38>)
 800218e:	2201      	movs	r2, #1
 8002190:	811a      	strh	r2, [r3, #8]
}
 8002192:	bf00      	nop
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	20000930 	.word	0x20000930
 80021a0:	2000093c 	.word	0x2000093c
 80021a4:	20000934 	.word	0x20000934
 80021a8:	200009ac 	.word	0x200009ac
 80021ac:	20000938 	.word	0x20000938
 80021b0:	2000093a 	.word	0x2000093a

080021b4 <ModbusParse>:


//-   ,   Modbus,   - 
int ModbusParse(uint8_t *request, uint16_t req_length, uint8_t *answer, ModbusSource source)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	461a      	mov	r2, r3
 80021c0:	460b      	mov	r3, r1
 80021c2:	817b      	strh	r3, [r7, #10]
 80021c4:	4613      	mov	r3, r2
 80021c6:	727b      	strb	r3, [r7, #9]
	settings.non_retain.data[37]++;
 80021c8:	4b26      	ldr	r3, [pc, #152]	; (8002264 <ModbusParse+0xb0>)
 80021ca:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80021ce:	3301      	adds	r3, #1
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	4b24      	ldr	r3, [pc, #144]	; (8002264 <ModbusParse+0xb0>)
 80021d4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	if(answer==NULL)return 0; // ,     
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <ModbusParse+0x2e>
 80021de:	2300      	movs	r3, #0
 80021e0:	e03c      	b.n	800225c <ModbusParse+0xa8>
	if(!CheckRequestLength(request,req_length,source))return 0; //    
 80021e2:	897b      	ldrh	r3, [r7, #10]
 80021e4:	7a7a      	ldrb	r2, [r7, #9]
 80021e6:	4619      	mov	r1, r3
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f000 f83d 	bl	8002268 <CheckRequestLength>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <ModbusParse+0x44>
 80021f4:	2300      	movs	r3, #0
 80021f6:	e031      	b.n	800225c <ModbusParse+0xa8>
	if(!CheckMbAddr(request, source))return 0; //   
 80021f8:	7a7b      	ldrb	r3, [r7, #9]
 80021fa:	4619      	mov	r1, r3
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f000 f857 	bl	80022b0 <CheckMbAddr>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <ModbusParse+0x58>
 8002208:	2300      	movs	r3, #0
 800220a:	e027      	b.n	800225c <ModbusParse+0xa8>
	if(!IsCorrectMbCommand(request, source))//    
 800220c:	7a7b      	ldrb	r3, [r7, #9]
 800220e:	4619      	mov	r1, r3
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f873 	bl	80022fc <IsCorrectMbCommand>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d107      	bne.n	800222c <ModbusParse+0x78>
	{
		return SetInvalidCommand(request, answer, 1, source);
 800221c:	7a7b      	ldrb	r3, [r7, #9]
 800221e:	2201      	movs	r2, #1
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 f89e 	bl	8002364 <SetInvalidCommand>
 8002228:	4603      	mov	r3, r0
 800222a:	e017      	b.n	800225c <ModbusParse+0xa8>
	}
	if(!CheckCrc(request, req_length, source))
 800222c:	897b      	ldrh	r3, [r7, #10]
 800222e:	7a7a      	ldrb	r2, [r7, #9]
 8002230:	4619      	mov	r1, r3
 8002232:	68f8      	ldr	r0, [r7, #12]
 8002234:	f000 f93f 	bl	80024b6 <CheckCrc>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <ModbusParse+0x9a>
	{
		return SetInvalidCommand(request, answer, 3, source);
 800223e:	7a7b      	ldrb	r3, [r7, #9]
 8002240:	2203      	movs	r2, #3
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 f88d 	bl	8002364 <SetInvalidCommand>
 800224a:	4603      	mov	r3, r0
 800224c:	e006      	b.n	800225c <ModbusParse+0xa8>
	}
	return GetModbusAnswer(request, answer, source);
 800224e:	7a7b      	ldrb	r3, [r7, #9]
 8002250:	461a      	mov	r2, r3
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	68f8      	ldr	r0, [r7, #12]
 8002256:	f000 f963 	bl	8002520 <GetModbusAnswer>
 800225a:	4603      	mov	r3, r0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	2000093c 	.word	0x2000093c

08002268 <CheckRequestLength>:

//   ,   
static uint8_t CheckRequestLength(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 8002268:	b480      	push	{r7}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	4613      	mov	r3, r2
 8002274:	71fb      	strb	r3, [r7, #7]
	if(source==RS485)return 1;
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <CheckRequestLength+0x18>
 800227c:	2301      	movs	r3, #1
 800227e:	e010      	b.n	80022a2 <CheckRequestLength+0x3a>
    int len_from_packet = (*(request_pointer+4))*256 + *(request_pointer+5);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	3304      	adds	r3, #4
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	3205      	adds	r2, #5
 800228c:	7812      	ldrb	r2, [r2, #0]
 800228e:	4413      	add	r3, r2
 8002290:	617b      	str	r3, [r7, #20]
    return len_from_packet+6 == request_length;
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	3306      	adds	r3, #6
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	429a      	cmp	r2, r3
 800229a:	bf0c      	ite	eq
 800229c:	2301      	moveq	r3, #1
 800229e:	2300      	movne	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	371c      	adds	r7, #28
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
	...

080022b0 <CheckMbAddr>:

//     Modbus 
static uint8_t CheckMbAddr(uint8_t *request,ModbusSource source)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	70fb      	strb	r3, [r7, #3]
	uint8_t addr = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 80022c0:	78fb      	ldrb	r3, [r7, #3]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d103      	bne.n	80022ce <CheckMbAddr+0x1e>
	{
		addr =  *(request+6);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	799b      	ldrb	r3, [r3, #6]
 80022ca:	73fb      	strb	r3, [r7, #15]
 80022cc:	e005      	b.n	80022da <CheckMbAddr+0x2a>
	}
	else if(source==RS485)
 80022ce:	78fb      	ldrb	r3, [r7, #3]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d102      	bne.n	80022da <CheckMbAddr+0x2a>
	{
		addr =  *(request);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	73fb      	strb	r3, [r7, #15]
	}
	return addr == settings.retain.mb_addr;
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	b29a      	uxth	r2, r3
 80022de:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <CheckMbAddr+0x48>)
 80022e0:	891b      	ldrh	r3, [r3, #8]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	bf0c      	ite	eq
 80022e6:	2301      	moveq	r3, #1
 80022e8:	2300      	movne	r3, #0
 80022ea:	b2db      	uxtb	r3, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	2000093c 	.word	0x2000093c

080022fc <IsCorrectMbCommand>:

//   
static uint8_t IsCorrectMbCommand(uint8_t *request,ModbusSource source)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 800230c:	78fb      	ldrb	r3, [r7, #3]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d103      	bne.n	800231a <IsCorrectMbCommand+0x1e>
	{
		cmd = *(request+7);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	79db      	ldrb	r3, [r3, #7]
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	e005      	b.n	8002326 <IsCorrectMbCommand+0x2a>
	}
	else if(source==RS485)
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d102      	bne.n	8002326 <IsCorrectMbCommand+0x2a>
	{
		cmd = *(request+1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	785b      	ldrb	r3, [r3, #1]
 8002324:	73fb      	strb	r3, [r7, #15]
	}
	/*
	 *   1,    , 0 -  
	 * cmd -  
	 * */
	switch (cmd) {
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	2b10      	cmp	r3, #16
 800232a:	bf8c      	ite	hi
 800232c:	2201      	movhi	r2, #1
 800232e:	2200      	movls	r2, #0
 8002330:	b2d2      	uxtb	r2, r2
 8002332:	2a00      	cmp	r2, #0
 8002334:	d10c      	bne.n	8002350 <IsCorrectMbCommand+0x54>
 8002336:	2201      	movs	r2, #1
 8002338:	409a      	lsls	r2, r3
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <IsCorrectMbCommand+0x64>)
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	bf14      	ite	ne
 8002342:	2301      	movne	r3, #1
 8002344:	2300      	moveq	r3, #0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <IsCorrectMbCommand+0x54>
		case 3:
		case 4:
		case 6:
		//case 5:
        case 16:
            return 1;
 800234c:	2301      	movs	r3, #1
 800234e:	e000      	b.n	8002352 <IsCorrectMbCommand+0x56>
		default:
			return 0;
 8002350:	2300      	movs	r3, #0
	}
}
 8002352:	4618      	mov	r0, r3
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	00010058 	.word	0x00010058

08002364 <SetInvalidCommand>:

//   
static int SetInvalidCommand(uint8_t *request, uint8_t *answer, uint8_t code, ModbusSource source)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	4611      	mov	r1, r2
 8002370:	461a      	mov	r2, r3
 8002372:	460b      	mov	r3, r1
 8002374:	71fb      	strb	r3, [r7, #7]
 8002376:	4613      	mov	r3, r2
 8002378:	71bb      	strb	r3, [r7, #6]
	uint8_t func_code = source ? *(request+1) : *(request+1);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	785b      	ldrb	r3, [r3, #1]
 800237e:	75fb      	strb	r3, [r7, #23]
	func_code = set_bit(func_code, 7);
 8002380:	7dfb      	ldrb	r3, [r7, #23]
 8002382:	b29b      	uxth	r3, r3
 8002384:	2107      	movs	r1, #7
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe fa06 	bl	8000798 <set_bit>
 800238c:	4603      	mov	r3, r0
 800238e:	75fb      	strb	r3, [r7, #23]
	if(source==RS485)
 8002390:	79bb      	ldrb	r3, [r7, #6]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d11d      	bne.n	80023d2 <SetInvalidCommand+0x6e>
	{
		uint8_t check_sum[2]={0};//     
 8002396:	2300      	movs	r3, #0
 8002398:	82bb      	strh	r3, [r7, #20]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	781a      	ldrb	r2, [r3, #0]
		memcpy(answer,request,1);
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	701a      	strb	r2, [r3, #0]
		*(answer+1) = func_code;//    
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3301      	adds	r3, #1
 80023a6:	7dfa      	ldrb	r2, [r7, #23]
 80023a8:	701a      	strb	r2, [r3, #0]
		*(answer+2) = code;//    
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	3302      	adds	r3, #2
 80023ae:	79fa      	ldrb	r2, [r7, #7]
 80023b0:	701a      	strb	r2, [r3, #0]
		CRC16_CALC(answer,check_sum,3);
 80023b2:	f107 0314 	add.w	r3, r7, #20
 80023b6:	2203      	movs	r2, #3
 80023b8:	4619      	mov	r1, r3
 80023ba:	68b8      	ldr	r0, [r7, #8]
 80023bc:	f000 f832 	bl	8002424 <CRC16_CALC>
		*(answer+3) = check_sum[0];
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	3303      	adds	r3, #3
 80023c4:	7d3a      	ldrb	r2, [r7, #20]
 80023c6:	701a      	strb	r2, [r3, #0]
		*(answer+4) = check_sum[1];
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	3304      	adds	r3, #4
 80023cc:	7d7a      	ldrb	r2, [r7, #21]
 80023ce:	701a      	strb	r2, [r3, #0]
 80023d0:	e01c      	b.n	800240c <SetInvalidCommand+0xa8>
	}
	else if(source==ETHERNET)
 80023d2:	79bb      	ldrb	r3, [r7, #6]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d119      	bne.n	800240c <SetInvalidCommand+0xa8>
	{
		memcpy(answer,request,8);
 80023d8:	2208      	movs	r2, #8
 80023da:	68f9      	ldr	r1, [r7, #12]
 80023dc:	68b8      	ldr	r0, [r7, #8]
 80023de:	f018 f999 	bl	801a714 <memcpy>
		*(answer+4) = 0;
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	3304      	adds	r3, #4
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
		*(answer+5) = 3;
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	3305      	adds	r3, #5
 80023ee:	2203      	movs	r2, #3
 80023f0:	701a      	strb	r2, [r3, #0]
		*(answer+7) |= 128;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	3307      	adds	r3, #7
 80023f6:	781a      	ldrb	r2, [r3, #0]
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	3307      	adds	r3, #7
 80023fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	701a      	strb	r2, [r3, #0]
		*(answer+8) = code;
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	3308      	adds	r3, #8
 8002408:	79fa      	ldrb	r2, [r7, #7]
 800240a:	701a      	strb	r2, [r3, #0]
	}

	uint8_t len = source==RS485 ? 5 : 9;
 800240c:	79bb      	ldrb	r3, [r7, #6]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <SetInvalidCommand+0xb2>
 8002412:	2305      	movs	r3, #5
 8002414:	e000      	b.n	8002418 <SetInvalidCommand+0xb4>
 8002416:	2309      	movs	r3, #9
 8002418:	75bb      	strb	r3, [r7, #22]
	return len;
 800241a:	7dbb      	ldrb	r3, [r7, #22]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <CRC16_CALC>:

static void CRC16_CALC(uint8_t* arr, uint8_t* checkSum, uint8_t messageLength)
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	; 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	4613      	mov	r3, r2
 8002430:	71fb      	strb	r3, [r7, #7]
	/*   
		 * arr -    ,     CRC
		 * checkSum -     2 ,    CRC
		 * messageLength - - ,     CRC	 *
		 * */
		uint16_t reg = 0xFFFF;
 8002432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002436:	83fb      	strh	r3, [r7, #30]
		uint16_t polinom = 0xA001;
 8002438:	f24a 0301 	movw	r3, #40961	; 0xa001
 800243c:	827b      	strh	r3, [r7, #18]
		for(int i=0;i < messageLength;i++)
 800243e:	2300      	movs	r3, #0
 8002440:	61bb      	str	r3, [r7, #24]
 8002442:	e023      	b.n	800248c <CRC16_CALC+0x68>
		{
			reg^=*(arr+i);
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b29a      	uxth	r2, r3
 800244e:	8bfb      	ldrh	r3, [r7, #30]
 8002450:	4053      	eors	r3, r2
 8002452:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	e012      	b.n	8002480 <CRC16_CALC+0x5c>
			{
				if ((reg&1)==1) {
 800245a:	8bfb      	ldrh	r3, [r7, #30]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d007      	beq.n	8002474 <CRC16_CALC+0x50>
					reg>>=1;
 8002464:	8bfb      	ldrh	r3, [r7, #30]
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	83fb      	strh	r3, [r7, #30]
					reg^=polinom;
 800246a:	8bfa      	ldrh	r2, [r7, #30]
 800246c:	8a7b      	ldrh	r3, [r7, #18]
 800246e:	4053      	eors	r3, r2
 8002470:	83fb      	strh	r3, [r7, #30]
 8002472:	e002      	b.n	800247a <CRC16_CALC+0x56>
				}
				else reg>>=1;
 8002474:	8bfb      	ldrh	r3, [r7, #30]
 8002476:	085b      	lsrs	r3, r3, #1
 8002478:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	3301      	adds	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	2b07      	cmp	r3, #7
 8002484:	dde9      	ble.n	800245a <CRC16_CALC+0x36>
		for(int i=0;i < messageLength;i++)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	3301      	adds	r3, #1
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	79fb      	ldrb	r3, [r7, #7]
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	429a      	cmp	r2, r3
 8002492:	dbd7      	blt.n	8002444 <CRC16_CALC+0x20>
			}
		}
		*(checkSum+1)=(uint8_t)(reg>>8);
 8002494:	8bfb      	ldrh	r3, [r7, #30]
 8002496:	0a1b      	lsrs	r3, r3, #8
 8002498:	b29a      	uxth	r2, r3
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	3301      	adds	r3, #1
 800249e:	b2d2      	uxtb	r2, r2
 80024a0:	701a      	strb	r2, [r3, #0]
		*checkSum = (uint8_t)(reg & 0x00FF);
 80024a2:	8bfb      	ldrh	r3, [r7, #30]
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	701a      	strb	r2, [r3, #0]
}
 80024aa:	bf00      	nop
 80024ac:	3724      	adds	r7, #36	; 0x24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <CheckCrc>:

//   
static uint8_t CheckCrc(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b086      	sub	sp, #24
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	60f8      	str	r0, [r7, #12]
 80024be:	60b9      	str	r1, [r7, #8]
 80024c0:	4613      	mov	r3, r2
 80024c2:	71fb      	strb	r3, [r7, #7]
	if(source==ETHERNET)return 1;
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d101      	bne.n	80024ce <CheckCrc+0x18>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e024      	b.n	8002518 <CheckCrc+0x62>
	uint8_t check_sum[2]={0};//     
 80024ce:	2300      	movs	r3, #0
 80024d0:	82bb      	strh	r3, [r7, #20]
	if(request_length<4)return 0;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	dc01      	bgt.n	80024dc <CheckCrc+0x26>
 80024d8:	2300      	movs	r3, #0
 80024da:	e01d      	b.n	8002518 <CheckCrc+0x62>
	CRC16_CALC(request_pointer, check_sum, request_length-2);
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	3b02      	subs	r3, #2
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	4619      	mov	r1, r3
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f7ff ff9a 	bl	8002424 <CRC16_CALC>
	return request_pointer[request_length-2]==check_sum[0] && request_pointer[request_length-1]==check_sum[1];
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	3b02      	subs	r3, #2
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4413      	add	r3, r2
 80024f8:	781a      	ldrb	r2, [r3, #0]
 80024fa:	7d3b      	ldrb	r3, [r7, #20]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d109      	bne.n	8002514 <CheckCrc+0x5e>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	3b01      	subs	r3, #1
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	7d7b      	ldrb	r3, [r7, #21]
 800250c:	429a      	cmp	r2, r3
 800250e:	d101      	bne.n	8002514 <CheckCrc+0x5e>
 8002510:	2301      	movs	r3, #1
 8002512:	e000      	b.n	8002516 <CheckCrc+0x60>
 8002514:	2300      	movs	r3, #0
 8002516:	b2db      	uxtb	r3, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <GetModbusAnswer>:

// - ,    
static int GetModbusAnswer(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af02      	add	r7, sp, #8
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	4613      	mov	r3, r2
 800252c:	71fb      	strb	r3, [r7, #7]
	uint8_t func_code = source==RS485 ? *(request+1) : *(request+7);
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d102      	bne.n	800253a <GetModbusAnswer+0x1a>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	785b      	ldrb	r3, [r3, #1]
 8002538:	e001      	b.n	800253e <GetModbusAnswer+0x1e>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	79db      	ldrb	r3, [r3, #7]
 800253e:	75fb      	strb	r3, [r7, #23]

	switch (func_code) {
 8002540:	7dfb      	ldrb	r3, [r7, #23]
 8002542:	3b03      	subs	r3, #3
 8002544:	2b0d      	cmp	r3, #13
 8002546:	d849      	bhi.n	80025dc <GetModbusAnswer+0xbc>
 8002548:	a201      	add	r2, pc, #4	; (adr r2, 8002550 <GetModbusAnswer+0x30>)
 800254a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800254e:	bf00      	nop
 8002550:	08002589 	.word	0x08002589
 8002554:	080025a3 	.word	0x080025a3
 8002558:	080025dd 	.word	0x080025dd
 800255c:	080025bd 	.word	0x080025bd
 8002560:	080025dd 	.word	0x080025dd
 8002564:	080025dd 	.word	0x080025dd
 8002568:	080025dd 	.word	0x080025dd
 800256c:	080025dd 	.word	0x080025dd
 8002570:	080025dd 	.word	0x080025dd
 8002574:	080025dd 	.word	0x080025dd
 8002578:	080025dd 	.word	0x080025dd
 800257c:	080025dd 	.word	0x080025dd
 8002580:	080025dd 	.word	0x080025dd
 8002584:	080025cd 	.word	0x080025cd
		case READ_HOLDING_REGS:
			return ReadRegisters(request, answer, holding_pointer, holding_size, source);
 8002588:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <GetModbusAnswer+0xc8>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b17      	ldr	r3, [pc, #92]	; (80025ec <GetModbusAnswer+0xcc>)
 800258e:	8819      	ldrh	r1, [r3, #0]
 8002590:	79fb      	ldrb	r3, [r7, #7]
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	460b      	mov	r3, r1
 8002596:	68b9      	ldr	r1, [r7, #8]
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f000 f831 	bl	8002600 <ReadRegisters>
 800259e:	4603      	mov	r3, r0
 80025a0:	e01e      	b.n	80025e0 <GetModbusAnswer+0xc0>
		case READ_INPUT_REGS:
			return ReadRegisters(request, answer, reading_pointer, reading_size, source);
 80025a2:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <GetModbusAnswer+0xd0>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <GetModbusAnswer+0xd4>)
 80025a8:	8819      	ldrh	r1, [r3, #0]
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	460b      	mov	r3, r1
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f000 f824 	bl	8002600 <ReadRegisters>
 80025b8:	4603      	mov	r3, r0
 80025ba:	e011      	b.n	80025e0 <GetModbusAnswer+0xc0>
		case WRITE_SINGLE_REG:
			return WriteToHoldings(request, answer, source, &WriteSingleRegister);
 80025bc:	79fa      	ldrb	r2, [r7, #7]
 80025be:	4b0e      	ldr	r3, [pc, #56]	; (80025f8 <GetModbusAnswer+0xd8>)
 80025c0:	68b9      	ldr	r1, [r7, #8]
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 f9dc 	bl	8002980 <WriteToHoldings>
 80025c8:	4603      	mov	r3, r0
 80025ca:	e009      	b.n	80025e0 <GetModbusAnswer+0xc0>
		case WRITE_MULTIPLY_REGS:
			return WriteToHoldings(request, answer, source, &WrieMultiplyRegisters);
 80025cc:	79fa      	ldrb	r2, [r7, #7]
 80025ce:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <GetModbusAnswer+0xdc>)
 80025d0:	68b9      	ldr	r1, [r7, #8]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 f9d4 	bl	8002980 <WriteToHoldings>
 80025d8:	4603      	mov	r3, r0
 80025da:	e001      	b.n	80025e0 <GetModbusAnswer+0xc0>
		default:
			break;
 80025dc:	bf00      	nop
	}
	return 0;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	20000930 	.word	0x20000930
 80025ec:	20000938 	.word	0x20000938
 80025f0:	20000934 	.word	0x20000934
 80025f4:	2000093a 	.word	0x2000093a
 80025f8:	080027e1 	.word	0x080027e1
 80025fc:	08002885 	.word	0x08002885

08002600 <ReadRegisters>:

//-     memory_pointer  memory_size
static int ReadRegisters(uint8_t *request, uint8_t *answer, uint16_t *memory_pointer, uint16_t memory_size, ModbusSource source)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	807b      	strh	r3, [r7, #2]
	uint16_t  maxAddr = memory_size-1;
 800260e:	887b      	ldrh	r3, [r7, #2]
 8002610:	3b01      	subs	r3, #1
 8002612:	83fb      	strh	r3, [r7, #30]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 8002614:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <ReadRegisters+0x20>
 800261c:	2302      	movs	r3, #2
 800261e:	e000      	b.n	8002622 <ReadRegisters+0x22>
 8002620:	2308      	movs	r3, #8
 8002622:	4619      	mov	r1, r3
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 f882 	bl	800272e <GetWordFromBytes>
 800262a:	4603      	mov	r3, r0
 800262c:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 800262e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <ReadRegisters+0x3a>
 8002636:	2304      	movs	r3, #4
 8002638:	e000      	b.n	800263c <ReadRegisters+0x3c>
 800263a:	230a      	movs	r3, #10
 800263c:	4619      	mov	r1, r3
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f875 	bl	800272e <GetWordFromBytes>
 8002644:	4603      	mov	r3, r0
 8002646:	837b      	strh	r3, [r7, #26]
	if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8002648:	8bba      	ldrh	r2, [r7, #28]
 800264a:	8b7b      	ldrh	r3, [r7, #26]
 800264c:	4413      	add	r3, r2
 800264e:	1e5a      	subs	r2, r3, #1
 8002650:	8bfb      	ldrh	r3, [r7, #30]
 8002652:	429a      	cmp	r2, r3
 8002654:	dd08      	ble.n	8002668 <ReadRegisters+0x68>
 8002656:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800265a:	2202      	movs	r2, #2
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f7ff fe80 	bl	8002364 <SetInvalidCommand>
 8002664:	4603      	mov	r3, r0
 8002666:	e05e      	b.n	8002726 <ReadRegisters+0x126>
	if(source==ETHERNET)
 8002668:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800266c:	2b01      	cmp	r3, #1
 800266e:	d124      	bne.n	80026ba <ReadRegisters+0xba>
	{
		memcpy(answer,request,8);
 8002670:	2208      	movs	r2, #8
 8002672:	68f9      	ldr	r1, [r7, #12]
 8002674:	68b8      	ldr	r0, [r7, #8]
 8002676:	f018 f84d 	bl	801a714 <memcpy>
		InsertWordToMemory(reg_count*2+3, answer+4);// 
 800267a:	8b7b      	ldrh	r3, [r7, #26]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	b29b      	uxth	r3, r3
 8002680:	3303      	adds	r3, #3
 8002682:	b29a      	uxth	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	3304      	adds	r3, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4610      	mov	r0, r2
 800268c:	f000 f86a 	bl	8002764 <InsertWordToMemory>
		*(answer+8) = reg_count*2;//  
 8002690:	8b7b      	ldrh	r3, [r7, #26]
 8002692:	b2da      	uxtb	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	3308      	adds	r3, #8
 8002698:	0052      	lsls	r2, r2, #1
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+9,reg_count);
 800269e:	8bbb      	ldrh	r3, [r7, #28]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	18d0      	adds	r0, r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	3309      	adds	r3, #9
 80026aa:	8b7a      	ldrh	r2, [r7, #26]
 80026ac:	4619      	mov	r1, r3
 80026ae:	f000 f869 	bl	8002784 <InsertWordsToMemory>
		return 9+reg_count*2;
 80026b2:	8b7b      	ldrh	r3, [r7, #26]
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	3309      	adds	r3, #9
 80026b8:	e035      	b.n	8002726 <ReadRegisters+0x126>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	b29a      	uxth	r2, r3
	}
	else
	{
		memcpy(answer,request,2);
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	801a      	strh	r2, [r3, #0]
		*(answer+2) = reg_count*2;//  
 80026c4:	8b7b      	ldrh	r3, [r7, #26]
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	3302      	adds	r3, #2
 80026cc:	0052      	lsls	r2, r2, #1
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+3,reg_count);//
 80026d2:	8bbb      	ldrh	r3, [r7, #28]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	18d0      	adds	r0, r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	3303      	adds	r3, #3
 80026de:	8b7a      	ldrh	r2, [r7, #26]
 80026e0:	4619      	mov	r1, r3
 80026e2:	f000 f84f 	bl	8002784 <InsertWordsToMemory>
		uint8_t check_sum[2]={0};//     
 80026e6:	2300      	movs	r3, #0
 80026e8:	823b      	strh	r3, [r7, #16]
		CRC16_CALC(answer,check_sum,3+reg_count*2);
 80026ea:	8b7b      	ldrh	r3, [r7, #26]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	3303      	adds	r3, #3
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	f107 0310 	add.w	r3, r7, #16
 80026fa:	4619      	mov	r1, r3
 80026fc:	68b8      	ldr	r0, [r7, #8]
 80026fe:	f7ff fe91 	bl	8002424 <CRC16_CALC>
		int offset = 3+reg_count*2;
 8002702:	8b7b      	ldrh	r3, [r7, #26]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	3303      	adds	r3, #3
 8002708:	617b      	str	r3, [r7, #20]
		*(answer+offset)=check_sum[0];
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	4413      	add	r3, r2
 8002710:	7c3a      	ldrb	r2, [r7, #16]
 8002712:	701a      	strb	r2, [r3, #0]
		*(answer+offset+1)=check_sum[1];
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	3301      	adds	r3, #1
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	4413      	add	r3, r2
 800271c:	7c7a      	ldrb	r2, [r7, #17]
 800271e:	701a      	strb	r2, [r3, #0]
		return 5+reg_count*2;
 8002720:	8b7b      	ldrh	r3, [r7, #26]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	3305      	adds	r3, #5

	}
	return 0;
}
 8002726:	4618      	mov	r0, r3
 8002728:	3720      	adds	r7, #32
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <GetWordFromBytes>:

static uint16_t GetWordFromBytes(uint8_t *arr, uint8_t pos)
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	460b      	mov	r3, r1
 8002738:	70fb      	strb	r3, [r7, #3]
	/* 16    2x ,   
	 * arr -     ,     word
	 * pos -     
	 *
	 * */
	return (((uint16_t)(*(arr+pos)))<<8) + (uint16_t)(*(arr + pos+1));
 800273a:	78fb      	ldrb	r3, [r7, #3]
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	4413      	add	r3, r2
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	021b      	lsls	r3, r3, #8
 8002746:	b29a      	uxth	r2, r3
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	3301      	adds	r3, #1
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	440b      	add	r3, r1
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	b29b      	uxth	r3, r3
 8002754:	4413      	add	r3, r2
 8002756:	b29b      	uxth	r3, r3
}
 8002758:	4618      	mov	r0, r3
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <InsertWordToMemory>:

static void InsertWordToMemory(uint16_t value, uint8_t* memory)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	80fb      	strh	r3, [r7, #6]
    InsertWordsToMemory(&value,memory,1);
 8002770:	1dbb      	adds	r3, r7, #6
 8002772:	2201      	movs	r2, #1
 8002774:	6839      	ldr	r1, [r7, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f804 	bl	8002784 <InsertWordsToMemory>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <InsertWordsToMemory>:

static void InsertWordsToMemory(uint16_t *source, uint8_t * destination, uint16_t count)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	4613      	mov	r3, r2
 8002790:	80fb      	strh	r3, [r7, #6]
    int i = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
    for(i=0;i<count*2;i+=2)
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
 800279a:	e014      	b.n	80027c6 <InsertWordsToMemory+0x42>
    {
        *(destination+i+1)=*((uint8_t*)source+i);
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	441a      	add	r2, r3
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	3301      	adds	r3, #1
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	440b      	add	r3, r1
 80027aa:	7812      	ldrb	r2, [r2, #0]
 80027ac:	701a      	strb	r2, [r3, #0]
        *(destination+i)=*((uint8_t*)source+i+1);
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3301      	adds	r3, #1
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	441a      	add	r2, r3
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	68b9      	ldr	r1, [r7, #8]
 80027ba:	440b      	add	r3, r1
 80027bc:	7812      	ldrb	r2, [r2, #0]
 80027be:	701a      	strb	r2, [r3, #0]
    for(i=0;i<count*2;i+=2)
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	3302      	adds	r3, #2
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	88fb      	ldrh	r3, [r7, #6]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	dbe5      	blt.n	800279c <InsertWordsToMemory+0x18>
    }
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <WriteSingleRegister>:


static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	4613      	mov	r3, r2
 80027ec:	71fb      	strb	r3, [r7, #7]
    uint16_t  maxAddr = holding_size-1;
 80027ee:	4b23      	ldr	r3, [pc, #140]	; (800287c <WriteSingleRegister+0x9c>)
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	82fb      	strh	r3, [r7, #22]
    uint16_t addr = GetWordFromBytes(request,source==RS485?2:8);
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <WriteSingleRegister+0x20>
 80027fc:	2302      	movs	r3, #2
 80027fe:	e000      	b.n	8002802 <WriteSingleRegister+0x22>
 8002800:	2308      	movs	r3, #8
 8002802:	4619      	mov	r1, r3
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff ff92 	bl	800272e <GetWordFromBytes>
 800280a:	4603      	mov	r3, r0
 800280c:	82bb      	strh	r3, [r7, #20]
    if(addr>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 800280e:	8aba      	ldrh	r2, [r7, #20]
 8002810:	8afb      	ldrh	r3, [r7, #22]
 8002812:	429a      	cmp	r2, r3
 8002814:	d907      	bls.n	8002826 <WriteSingleRegister+0x46>
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	2202      	movs	r2, #2
 800281a:	68b9      	ldr	r1, [r7, #8]
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f7ff fda1 	bl	8002364 <SetInvalidCommand>
 8002822:	4603      	mov	r3, r0
 8002824:	e026      	b.n	8002874 <WriteSingleRegister+0x94>
    //  ,      
    if(source==ETHERNET)
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d112      	bne.n	8002852 <WriteSingleRegister+0x72>
    {
    	InsertWordsToMemory((uint16_t*)(request+10), ((uint8_t*)holding_pointer)+addr*2,1);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f103 000a 	add.w	r0, r3, #10
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <WriteSingleRegister+0xa0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	8aba      	ldrh	r2, [r7, #20]
 8002838:	0052      	lsls	r2, r2, #1
 800283a:	4413      	add	r3, r2
 800283c:	2201      	movs	r2, #1
 800283e:	4619      	mov	r1, r3
 8002840:	f7ff ffa0 	bl	8002784 <InsertWordsToMemory>
    	memcpy(answer, request,12);
 8002844:	220c      	movs	r2, #12
 8002846:	68f9      	ldr	r1, [r7, #12]
 8002848:	68b8      	ldr	r0, [r7, #8]
 800284a:	f017 ff63 	bl	801a714 <memcpy>
    	return 12;
 800284e:	230c      	movs	r3, #12
 8002850:	e010      	b.n	8002874 <WriteSingleRegister+0x94>
    }
    else
    {
    	InsertWordsToMemory((uint16_t*)(request+4), ((uint8_t*)holding_pointer)+addr*2,1);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	1d18      	adds	r0, r3, #4
 8002856:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <WriteSingleRegister+0xa0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	8aba      	ldrh	r2, [r7, #20]
 800285c:	0052      	lsls	r2, r2, #1
 800285e:	4413      	add	r3, r2
 8002860:	2201      	movs	r2, #1
 8002862:	4619      	mov	r1, r3
 8002864:	f7ff ff8e 	bl	8002784 <InsertWordsToMemory>
    	memcpy(answer, request,8);
 8002868:	2208      	movs	r2, #8
 800286a:	68f9      	ldr	r1, [r7, #12]
 800286c:	68b8      	ldr	r0, [r7, #8]
 800286e:	f017 ff51 	bl	801a714 <memcpy>
    	return 8;
 8002872:	2308      	movs	r3, #8
    }
    settingsSaveFRAM();
    return 0;
}
 8002874:	4618      	mov	r0, r3
 8002876:	3718      	adds	r7, #24
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000938 	.word	0x20000938
 8002880:	20000930 	.word	0x20000930

08002884 <WrieMultiplyRegisters>:

static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	4613      	mov	r3, r2
 8002890:	71fb      	strb	r3, [r7, #7]
	uint16_t  maxAddr = holding_size-1;
 8002892:	4b39      	ldr	r3, [pc, #228]	; (8002978 <WrieMultiplyRegisters+0xf4>)
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	3b01      	subs	r3, #1
 8002898:	82fb      	strh	r3, [r7, #22]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <WrieMultiplyRegisters+0x20>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e000      	b.n	80028a6 <WrieMultiplyRegisters+0x22>
 80028a4:	2308      	movs	r3, #8
 80028a6:	4619      	mov	r1, r3
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f7ff ff40 	bl	800272e <GetWordFromBytes>
 80028ae:	4603      	mov	r3, r0
 80028b0:	82bb      	strh	r3, [r7, #20]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <WrieMultiplyRegisters+0x38>
 80028b8:	2304      	movs	r3, #4
 80028ba:	e000      	b.n	80028be <WrieMultiplyRegisters+0x3a>
 80028bc:	230a      	movs	r3, #10
 80028be:	4619      	mov	r1, r3
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff ff34 	bl	800272e <GetWordFromBytes>
 80028c6:	4603      	mov	r3, r0
 80028c8:	827b      	strh	r3, [r7, #18]
    if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 80028ca:	8aba      	ldrh	r2, [r7, #20]
 80028cc:	8a7b      	ldrh	r3, [r7, #18]
 80028ce:	4413      	add	r3, r2
 80028d0:	1e5a      	subs	r2, r3, #1
 80028d2:	8afb      	ldrh	r3, [r7, #22]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	dd07      	ble.n	80028e8 <WrieMultiplyRegisters+0x64>
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	2202      	movs	r2, #2
 80028dc:	68b9      	ldr	r1, [r7, #8]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff fd40 	bl	8002364 <SetInvalidCommand>
 80028e4:	4603      	mov	r3, r0
 80028e6:	e042      	b.n	800296e <WrieMultiplyRegisters+0xea>
    //  ,      
    if(source==ETHERNET)
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d11d      	bne.n	800292a <WrieMultiplyRegisters+0xa6>
    {
    	memcpy(answer, request,12);//    
 80028ee:	220c      	movs	r2, #12
 80028f0:	68f9      	ldr	r1, [r7, #12]
 80028f2:	68b8      	ldr	r0, [r7, #8]
 80028f4:	f017 ff0e 	bl	801a714 <memcpy>
    	InsertWordToMemory(reg_count*2+4, answer+4);// 
 80028f8:	8a7b      	ldrh	r3, [r7, #18]
 80028fa:	3302      	adds	r3, #2
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	3304      	adds	r3, #4
 8002906:	4619      	mov	r1, r3
 8002908:	4610      	mov	r0, r2
 800290a:	f7ff ff2b 	bl	8002764 <InsertWordToMemory>
    	InsertWordsToMemory((uint16_t*)(request+13), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f103 000d 	add.w	r0, r3, #13
 8002914:	4b19      	ldr	r3, [pc, #100]	; (800297c <WrieMultiplyRegisters+0xf8>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	8aba      	ldrh	r2, [r7, #20]
 800291a:	0052      	lsls	r2, r2, #1
 800291c:	4413      	add	r3, r2
 800291e:	8a7a      	ldrh	r2, [r7, #18]
 8002920:	4619      	mov	r1, r3
 8002922:	f7ff ff2f 	bl	8002784 <InsertWordsToMemory>
        return 12;
 8002926:	230c      	movs	r3, #12
 8002928:	e021      	b.n	800296e <WrieMultiplyRegisters+0xea>
    }
    else
    {
    	memcpy(answer, request,6);//    
 800292a:	2206      	movs	r2, #6
 800292c:	68f9      	ldr	r1, [r7, #12]
 800292e:	68b8      	ldr	r0, [r7, #8]
 8002930:	f017 fef0 	bl	801a714 <memcpy>
    	uint8_t check_sum[2]={0};//     
 8002934:	2300      	movs	r3, #0
 8002936:	823b      	strh	r3, [r7, #16]
    	CRC16_CALC(answer,check_sum,6);
 8002938:	f107 0310 	add.w	r3, r7, #16
 800293c:	2206      	movs	r2, #6
 800293e:	4619      	mov	r1, r3
 8002940:	68b8      	ldr	r0, [r7, #8]
 8002942:	f7ff fd6f 	bl	8002424 <CRC16_CALC>
		*(answer+6)=check_sum[0];
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	3306      	adds	r3, #6
 800294a:	7c3a      	ldrb	r2, [r7, #16]
 800294c:	701a      	strb	r2, [r3, #0]
		*(answer+7)=check_sum[1];
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	3307      	adds	r3, #7
 8002952:	7c7a      	ldrb	r2, [r7, #17]
 8002954:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory((uint16_t*)(request+7), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1dd8      	adds	r0, r3, #7
 800295a:	4b08      	ldr	r3, [pc, #32]	; (800297c <WrieMultiplyRegisters+0xf8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	8aba      	ldrh	r2, [r7, #20]
 8002960:	0052      	lsls	r2, r2, #1
 8002962:	4413      	add	r3, r2
 8002964:	8a7a      	ldrh	r2, [r7, #18]
 8002966:	4619      	mov	r1, r3
 8002968:	f7ff ff0c 	bl	8002784 <InsertWordsToMemory>
		return 8;
 800296c:	2308      	movs	r3, #8
    }

    return 0;
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000938 	.word	0x20000938
 800297c:	20000930 	.word	0x20000930

08002980 <WriteToHoldings>:

static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource))
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
	if(writeMemorySemaphoreHandle!=NULL)
 8002994:	4b0f      	ldr	r3, [pc, #60]	; (80029d4 <WriteToHoldings+0x54>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d016      	beq.n	80029ca <WriteToHoldings+0x4a>
	{
		if(osSemaphoreWait(writeMemorySemaphoreHandle, 1000)==osOK)
 800299c:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <WriteToHoldings+0x54>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80029a4:	4618      	mov	r0, r3
 80029a6:	f007 fb9d 	bl	800a0e4 <osSemaphoreWait>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10c      	bne.n	80029ca <WriteToHoldings+0x4a>
		{
			result =  (*write)(request,answer,source);
 80029b0:	79fa      	ldrb	r2, [r7, #7]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68b9      	ldr	r1, [r7, #8]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	4798      	blx	r3
 80029ba:	6178      	str	r0, [r7, #20]
			settingsSaveFRAM();
 80029bc:	f000 f854 	bl	8002a68 <settingsSaveFRAM>
			osSemaphoreRelease(writeMemorySemaphoreHandle);
 80029c0:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <WriteToHoldings+0x54>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f007 fbdb 	bl	800a180 <osSemaphoreRelease>
		}
	}
	return result;
 80029ca:	697b      	ldr	r3, [r7, #20]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	2000092c 	.word	0x2000092c

080029d8 <settingsLoadFRAM>:
Meas_Data meas_data;

static uint8_t checksumCalc (uint8_t * data, uint16_t size);

int settingsLoadFRAM (void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
	int result = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
	uint16_t header;

	result = framDataRead(FRAM_SETTINGS_ADDR, (uint8_t *) &header, sizeof(header));
 80029e2:	f107 0308 	add.w	r3, r7, #8
 80029e6:	2202      	movs	r2, #2
 80029e8:	4619      	mov	r1, r3
 80029ea:	2000      	movs	r0, #0
 80029ec:	f7fe fa8a 	bl	8000f04 <framDataRead>
 80029f0:	60f8      	str	r0, [r7, #12]
	if (!result)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d130      	bne.n	8002a5a <settingsLoadFRAM+0x82>
	{
		if (header == FRAM_SETTINGS_HEADER)
 80029f8:	893b      	ldrh	r3, [r7, #8]
 80029fa:	f64a 32d8 	movw	r2, #43992	; 0xabd8
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d128      	bne.n	8002a54 <settingsLoadFRAM+0x7c>
		{
			result = framDataRead(FRAM_SETTINGS_ADDR + sizeof(header), (uint8_t *) &(settings.retain), sizeof(Retain));
 8002a02:	220a      	movs	r2, #10
 8002a04:	4917      	ldr	r1, [pc, #92]	; (8002a64 <settingsLoadFRAM+0x8c>)
 8002a06:	2002      	movs	r0, #2
 8002a08:	f7fe fa7c 	bl	8000f04 <framDataRead>
 8002a0c:	60f8      	str	r0, [r7, #12]
			if (!result)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d11b      	bne.n	8002a4c <settingsLoadFRAM+0x74>
			{

				uint8_t xor = checksumCalc((uint8_t *) &(settings.retain), sizeof(Retain));
 8002a14:	210a      	movs	r1, #10
 8002a16:	4813      	ldr	r0, [pc, #76]	; (8002a64 <settingsLoadFRAM+0x8c>)
 8002a18:	f000 f864 	bl	8002ae4 <checksumCalc>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	72fb      	strb	r3, [r7, #11]
				uint8_t checksum;
				result = framDataRead(FRAM_SETTINGS_ADDR + sizeof(header) + sizeof(Retain), &checksum, sizeof(checksum));
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	2201      	movs	r2, #1
 8002a24:	4619      	mov	r1, r3
 8002a26:	200c      	movs	r0, #12
 8002a28:	f7fe fa6c 	bl	8000f04 <framDataRead>
 8002a2c:	60f8      	str	r0, [r7, #12]
 				if (!result)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d107      	bne.n	8002a44 <settingsLoadFRAM+0x6c>
				{
					if (xor != checksum)
 8002a34:	79fb      	ldrb	r3, [r7, #7]
 8002a36:	7afa      	ldrb	r2, [r7, #11]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d00e      	beq.n	8002a5a <settingsLoadFRAM+0x82>
						result = -2;
 8002a3c:	f06f 0301 	mvn.w	r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	e00a      	b.n	8002a5a <settingsLoadFRAM+0x82>
				}
				else
					result = -1;
 8002a44:	f04f 33ff 	mov.w	r3, #4294967295
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	e006      	b.n	8002a5a <settingsLoadFRAM+0x82>
			}
			else
				result = -1;
 8002a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	e002      	b.n	8002a5a <settingsLoadFRAM+0x82>
		}
		else
			result = -1;
 8002a54:	f04f 33ff 	mov.w	r3, #4294967295
 8002a58:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	2000093c 	.word	0x2000093c

08002a68 <settingsSaveFRAM>:

int settingsSaveFRAM (void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
	int result = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
	uint16_t header = FRAM_SETTINGS_HEADER, address = FRAM_SETTINGS_ADDR;
 8002a72:	f64a 33d8 	movw	r3, #43992	; 0xabd8
 8002a76:	813b      	strh	r3, [r7, #8]
 8002a78:	2300      	movs	r3, #0
 8002a7a:	817b      	strh	r3, [r7, #10]

	result = framDataWrite(address, (uint8_t *) &header, sizeof(header));
 8002a7c:	f107 0108 	add.w	r1, r7, #8
 8002a80:	897b      	ldrh	r3, [r7, #10]
 8002a82:	2202      	movs	r2, #2
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe fa7b 	bl	8000f80 <framDataWrite>
 8002a8a:	60f8      	str	r0, [r7, #12]
	address += sizeof(header);
 8002a8c:	897b      	ldrh	r3, [r7, #10]
 8002a8e:	3302      	adds	r3, #2
 8002a90:	817b      	strh	r3, [r7, #10]
	vTaskSuspendAll();	//  ,      settings
 8002a92:	f009 f9bf 	bl	800be14 <vTaskSuspendAll>
	result |= framDataWrite(address, (uint8_t *) &(settings.retain), sizeof(Retain));
 8002a96:	897b      	ldrh	r3, [r7, #10]
 8002a98:	220a      	movs	r2, #10
 8002a9a:	4911      	ldr	r1, [pc, #68]	; (8002ae0 <settingsSaveFRAM+0x78>)
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fe fa6f 	bl	8000f80 <framDataWrite>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]
	address += sizeof(Retain);
 8002aaa:	897b      	ldrh	r3, [r7, #10]
 8002aac:	330a      	adds	r3, #10
 8002aae:	817b      	strh	r3, [r7, #10]
	uint8_t xor = checksumCalc((uint8_t *) &(settings.retain), sizeof(Retain));
 8002ab0:	210a      	movs	r1, #10
 8002ab2:	480b      	ldr	r0, [pc, #44]	; (8002ae0 <settingsSaveFRAM+0x78>)
 8002ab4:	f000 f816 	bl	8002ae4 <checksumCalc>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	71fb      	strb	r3, [r7, #7]
	xTaskResumeAll();	//   
 8002abc:	f009 f9b8 	bl	800be30 <xTaskResumeAll>
	result |= framDataWrite(address, &xor, sizeof(xor));
 8002ac0:	1df9      	adds	r1, r7, #7
 8002ac2:	897b      	ldrh	r3, [r7, #10]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe fa5a 	bl	8000f80 <framDataWrite>
 8002acc:	4602      	mov	r2, r0
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	60fb      	str	r3, [r7, #12]

	return result;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000093c 	.word	0x2000093c

08002ae4 <checksumCalc>:

static uint8_t checksumCalc (uint8_t * data, uint16_t size)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	807b      	strh	r3, [r7, #2]
	uint8_t xor = 0;
 8002af0:	2300      	movs	r3, #0
 8002af2:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size; i++)
 8002af4:	2300      	movs	r3, #0
 8002af6:	60bb      	str	r3, [r7, #8]
 8002af8:	e009      	b.n	8002b0e <checksumCalc+0x2a>
		xor ^= data[i];
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	4413      	add	r3, r2
 8002b00:	781a      	ldrb	r2, [r3, #0]
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	4053      	eors	r3, r2
 8002b06:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size; i++)
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	60bb      	str	r3, [r7, #8]
 8002b0e:	887b      	ldrh	r3, [r7, #2]
 8002b10:	68ba      	ldr	r2, [r7, #8]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	dbf1      	blt.n	8002afa <checksumCalc+0x16>
	return xor;
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
 8002b2e:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <HAL_MspInit+0x54>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	4a11      	ldr	r2, [pc, #68]	; (8002b78 <HAL_MspInit+0x54>)
 8002b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b38:	6453      	str	r3, [r2, #68]	; 0x44
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <HAL_MspInit+0x54>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	603b      	str	r3, [r7, #0]
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <HAL_MspInit+0x54>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	4a0a      	ldr	r2, [pc, #40]	; (8002b78 <HAL_MspInit+0x54>)
 8002b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b54:	6413      	str	r3, [r2, #64]	; 0x40
 8002b56:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <HAL_MspInit+0x54>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	210f      	movs	r1, #15
 8002b66:	f06f 0001 	mvn.w	r0, #1
 8002b6a:	f001 faf3 	bl	8004154 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40023800 	.word	0x40023800

08002b7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08a      	sub	sp, #40	; 0x28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 0314 	add.w	r3, r7, #20
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a3c      	ldr	r2, [pc, #240]	; (8002c8c <HAL_ADC_MspInit+0x110>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d171      	bne.n	8002c82 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	4b3b      	ldr	r3, [pc, #236]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	4a3a      	ldr	r2, [pc, #232]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bac:	6453      	str	r3, [r2, #68]	; 0x44
 8002bae:	4b38      	ldr	r3, [pc, #224]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	4b34      	ldr	r3, [pc, #208]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	4a33      	ldr	r2, [pc, #204]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002bc4:	f043 0304 	orr.w	r3, r3, #4
 8002bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bca:	4b31      	ldr	r3, [pc, #196]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f003 0304 	and.w	r3, r3, #4
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60bb      	str	r3, [r7, #8]
 8002bda:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	4a2c      	ldr	r2, [pc, #176]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	6313      	str	r3, [r2, #48]	; 0x30
 8002be6:	4b2a      	ldr	r3, [pc, #168]	; (8002c90 <HAL_ADC_MspInit+0x114>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_T0_Pin|ADC_T1_Pin|ADC_T2_Pin;
 8002bf2:	230d      	movs	r3, #13
 8002bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfe:	f107 0314 	add.w	r3, r7, #20
 8002c02:	4619      	mov	r1, r3
 8002c04:	4823      	ldr	r0, [pc, #140]	; (8002c94 <HAL_ADC_MspInit+0x118>)
 8002c06:	f003 f85f 	bl	8005cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AD_T3_Pin|ADC_T4_Pin;
 8002c0a:	2318      	movs	r3, #24
 8002c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c16:	f107 0314 	add.w	r3, r7, #20
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	481e      	ldr	r0, [pc, #120]	; (8002c98 <HAL_ADC_MspInit+0x11c>)
 8002c1e:	f003 f853 	bl	8005cc8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002c22:	4b1e      	ldr	r3, [pc, #120]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c24:	4a1e      	ldr	r2, [pc, #120]	; (8002ca0 <HAL_ADC_MspInit+0x124>)
 8002c26:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002c28:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c2e:	4b1b      	ldr	r3, [pc, #108]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c34:	4b19      	ldr	r3, [pc, #100]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c3a:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c40:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c48:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c4a:	4b14      	ldr	r3, [pc, #80]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c50:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c52:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c58:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c5a:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c60:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c66:	480d      	ldr	r0, [pc, #52]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c68:	f001 fa9e 	bl	80041a8 <HAL_DMA_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002c72:	f7ff fa69 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a08      	ldr	r2, [pc, #32]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c7a:	639a      	str	r2, [r3, #56]	; 0x38
 8002c7c:	4a07      	ldr	r2, [pc, #28]	; (8002c9c <HAL_ADC_MspInit+0x120>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c82:	bf00      	nop
 8002c84:	3728      	adds	r7, #40	; 0x28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40012000 	.word	0x40012000
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40020800 	.word	0x40020800
 8002c98:	40020000 	.word	0x40020000
 8002c9c:	200006e0 	.word	0x200006e0
 8002ca0:	40026410 	.word	0x40026410

08002ca4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	; 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	605a      	str	r2, [r3, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a19      	ldr	r2, [pc, #100]	; (8002d28 <HAL_SPI_MspInit+0x84>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d12c      	bne.n	8002d20 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cce:	4a17      	ldr	r2, [pc, #92]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cd6:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	4b11      	ldr	r3, [pc, #68]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	4a10      	ldr	r2, [pc, #64]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002cec:	f043 0304 	orr.w	r3, r3, #4
 8002cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <HAL_SPI_MspInit+0x88>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	f003 0304 	and.w	r3, r3, #4
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = S3SCK_Pin|S3MISO_Pin|S3MOSI_Pin;
 8002cfe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d04:	2302      	movs	r3, #2
 8002d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002d10:	2306      	movs	r3, #6
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d14:	f107 0314 	add.w	r3, r7, #20
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4805      	ldr	r0, [pc, #20]	; (8002d30 <HAL_SPI_MspInit+0x8c>)
 8002d1c:	f002 ffd4 	bl	8005cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002d20:	bf00      	nop
 8002d22:	3728      	adds	r7, #40	; 0x28
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40003c00 	.word	0x40003c00
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40020800 	.word	0x40020800

08002d34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a0b      	ldr	r2, [pc, #44]	; (8002d70 <HAL_TIM_Base_MspInit+0x3c>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d10d      	bne.n	8002d62 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	; (8002d74 <HAL_TIM_Base_MspInit+0x40>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	4a09      	ldr	r2, [pc, #36]	; (8002d74 <HAL_TIM_Base_MspInit+0x40>)
 8002d50:	f043 0302 	orr.w	r3, r3, #2
 8002d54:	6413      	str	r3, [r2, #64]	; 0x40
 8002d56:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <HAL_TIM_Base_MspInit+0x40>)
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d62:	bf00      	nop
 8002d64:	3714      	adds	r7, #20
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	40000400 	.word	0x40000400
 8002d74:	40023800 	.word	0x40023800

08002d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08c      	sub	sp, #48	; 0x30
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 031c 	add.w	r3, r7, #28
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a68      	ldr	r2, [pc, #416]	; (8002f38 <HAL_UART_MspInit+0x1c0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d163      	bne.n	8002e62 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	4b67      	ldr	r3, [pc, #412]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da2:	4a66      	ldr	r2, [pc, #408]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002da4:	f043 0310 	orr.w	r3, r3, #16
 8002da8:	6453      	str	r3, [r2, #68]	; 0x44
 8002daa:	4b64      	ldr	r3, [pc, #400]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	4b60      	ldr	r3, [pc, #384]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	4a5f      	ldr	r2, [pc, #380]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc6:	4b5d      	ldr	r3, [pc, #372]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002dd2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de0:	2303      	movs	r3, #3
 8002de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002de4:	2307      	movs	r3, #7
 8002de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de8:	f107 031c 	add.w	r3, r7, #28
 8002dec:	4619      	mov	r1, r3
 8002dee:	4854      	ldr	r0, [pc, #336]	; (8002f40 <HAL_UART_MspInit+0x1c8>)
 8002df0:	f002 ff6a 	bl	8005cc8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002df4:	4b53      	ldr	r3, [pc, #332]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002df6:	4a54      	ldr	r2, [pc, #336]	; (8002f48 <HAL_UART_MspInit+0x1d0>)
 8002df8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002dfa:	4b52      	ldr	r3, [pc, #328]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002dfc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e00:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e02:	4b50      	ldr	r3, [pc, #320]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e08:	4b4e      	ldr	r3, [pc, #312]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e0e:	4b4d      	ldr	r3, [pc, #308]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e14:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e16:	4b4b      	ldr	r3, [pc, #300]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e1c:	4b49      	ldr	r3, [pc, #292]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002e22:	4b48      	ldr	r3, [pc, #288]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e28:	4b46      	ldr	r3, [pc, #280]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e2e:	4b45      	ldr	r3, [pc, #276]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e34:	4843      	ldr	r0, [pc, #268]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e36:	f001 f9b7 	bl	80041a8 <HAL_DMA_Init>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002e40:	f7ff f982 	bl	8002148 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a3f      	ldr	r2, [pc, #252]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e48:	639a      	str	r2, [r3, #56]	; 0x38
 8002e4a:	4a3e      	ldr	r2, [pc, #248]	; (8002f44 <HAL_UART_MspInit+0x1cc>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2105      	movs	r1, #5
 8002e54:	2025      	movs	r0, #37	; 0x25
 8002e56:	f001 f97d 	bl	8004154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e5a:	2025      	movs	r0, #37	; 0x25
 8002e5c:	f001 f996 	bl	800418c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e60:	e066      	b.n	8002f30 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART6)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a39      	ldr	r2, [pc, #228]	; (8002f4c <HAL_UART_MspInit+0x1d4>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d161      	bne.n	8002f30 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	4b32      	ldr	r3, [pc, #200]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e74:	4a31      	ldr	r2, [pc, #196]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e76:	f043 0320 	orr.w	r3, r3, #32
 8002e7a:	6453      	str	r3, [r2, #68]	; 0x44
 8002e7c:	4b2f      	ldr	r3, [pc, #188]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	4b2b      	ldr	r3, [pc, #172]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	4a2a      	ldr	r2, [pc, #168]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e92:	f043 0304 	orr.w	r3, r3, #4
 8002e96:	6313      	str	r3, [r2, #48]	; 0x30
 8002e98:	4b28      	ldr	r3, [pc, #160]	; (8002f3c <HAL_UART_MspInit+0x1c4>)
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ea4:	23c0      	movs	r3, #192	; 0xc0
 8002ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002eb4:	2308      	movs	r3, #8
 8002eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb8:	f107 031c 	add.w	r3, r7, #28
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4824      	ldr	r0, [pc, #144]	; (8002f50 <HAL_UART_MspInit+0x1d8>)
 8002ec0:	f002 ff02 	bl	8005cc8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002ec4:	4b23      	ldr	r3, [pc, #140]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ec6:	4a24      	ldr	r2, [pc, #144]	; (8002f58 <HAL_UART_MspInit+0x1e0>)
 8002ec8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002eca:	4b22      	ldr	r3, [pc, #136]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ecc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002ed0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ed2:	4b20      	ldr	r3, [pc, #128]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ed8:	4b1e      	ldr	r3, [pc, #120]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ede:	4b1d      	ldr	r3, [pc, #116]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ee0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ee4:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ee6:	4b1b      	ldr	r3, [pc, #108]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eec:	4b19      	ldr	r3, [pc, #100]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002ef2:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ef8:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002efe:	4b15      	ldr	r3, [pc, #84]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002f04:	4813      	ldr	r0, [pc, #76]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002f06:	f001 f94f 	bl	80041a8 <HAL_DMA_Init>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8002f10:	f7ff f91a 	bl	8002148 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a0f      	ldr	r2, [pc, #60]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002f18:	639a      	str	r2, [r3, #56]	; 0x38
 8002f1a:	4a0e      	ldr	r2, [pc, #56]	; (8002f54 <HAL_UART_MspInit+0x1dc>)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002f20:	2200      	movs	r2, #0
 8002f22:	2105      	movs	r1, #5
 8002f24:	2047      	movs	r0, #71	; 0x47
 8002f26:	f001 f915 	bl	8004154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002f2a:	2047      	movs	r0, #71	; 0x47
 8002f2c:	f001 f92e 	bl	800418c <HAL_NVIC_EnableIRQ>
}
 8002f30:	bf00      	nop
 8002f32:	3730      	adds	r7, #48	; 0x30
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40011000 	.word	0x40011000
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40020000 	.word	0x40020000
 8002f44:	20000868 	.word	0x20000868
 8002f48:	40026440 	.word	0x40026440
 8002f4c:	40011400 	.word	0x40011400
 8002f50:	40020800 	.word	0x40020800
 8002f54:	200008c8 	.word	0x200008c8
 8002f58:	40026428 	.word	0x40026428

08002f5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08c      	sub	sp, #48	; 0x30
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	2019      	movs	r0, #25
 8002f72:	f001 f8ef 	bl	8004154 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f76:	2019      	movs	r0, #25
 8002f78:	f001 f908 	bl	800418c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	4b1f      	ldr	r3, [pc, #124]	; (8003000 <HAL_InitTick+0xa4>)
 8002f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f84:	4a1e      	ldr	r2, [pc, #120]	; (8003000 <HAL_InitTick+0xa4>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6453      	str	r3, [r2, #68]	; 0x44
 8002f8c:	4b1c      	ldr	r3, [pc, #112]	; (8003000 <HAL_InitTick+0xa4>)
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f98:	f107 0210 	add.w	r2, r7, #16
 8002f9c:	f107 0314 	add.w	r3, r7, #20
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f003 fd1e 	bl	80069e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002fa8:	f003 fd08 	bl	80069bc <HAL_RCC_GetPCLK2Freq>
 8002fac:	4603      	mov	r3, r0
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fb4:	4a13      	ldr	r2, [pc, #76]	; (8003004 <HAL_InitTick+0xa8>)
 8002fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fba:	0c9b      	lsrs	r3, r3, #18
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002fc0:	4b11      	ldr	r3, [pc, #68]	; (8003008 <HAL_InitTick+0xac>)
 8002fc2:	4a12      	ldr	r2, [pc, #72]	; (800300c <HAL_InitTick+0xb0>)
 8002fc4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002fc6:	4b10      	ldr	r3, [pc, #64]	; (8003008 <HAL_InitTick+0xac>)
 8002fc8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002fcc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002fce:	4a0e      	ldr	r2, [pc, #56]	; (8003008 <HAL_InitTick+0xac>)
 8002fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <HAL_InitTick+0xac>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fda:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_InitTick+0xac>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002fe0:	4809      	ldr	r0, [pc, #36]	; (8003008 <HAL_InitTick+0xac>)
 8002fe2:	f004 fad9 	bl	8007598 <HAL_TIM_Base_Init>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d104      	bne.n	8002ff6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002fec:	4806      	ldr	r0, [pc, #24]	; (8003008 <HAL_InitTick+0xac>)
 8002fee:	f004 fb8b 	bl	8007708 <HAL_TIM_Base_Start_IT>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	e000      	b.n	8002ff8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3730      	adds	r7, #48	; 0x30
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40023800 	.word	0x40023800
 8003004:	431bde83 	.word	0x431bde83
 8003008:	20000a08 	.word	0x20000a08
 800300c:	40010000 	.word	0x40010000

08003010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003014:	e7fe      	b.n	8003014 <NMI_Handler+0x4>

08003016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301a:	e7fe      	b.n	800301a <HardFault_Handler+0x4>

0800301c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <MemManage_Handler+0x4>

08003022 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003022:	b480      	push	{r7}
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003026:	e7fe      	b.n	8003026 <BusFault_Handler+0x4>

08003028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800302c:	e7fe      	b.n	800302c <UsageFault_Handler+0x4>

0800302e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003040:	4802      	ldr	r0, [pc, #8]	; (800304c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003042:	f004 fbd1 	bl	80077e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	20000a08 	.word	0x20000a08

08003050 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003054:	4802      	ldr	r0, [pc, #8]	; (8003060 <USART1_IRQHandler+0x10>)
 8003056:	f005 f8cd 	bl	80081f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200007e0 	.word	0x200007e0

08003064 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003068:	4802      	ldr	r0, [pc, #8]	; (8003074 <DMA2_Stream0_IRQHandler+0x10>)
 800306a:	f001 fa35 	bl	80044d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	200006e0 	.word	0x200006e0

08003078 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800307c:	4802      	ldr	r0, [pc, #8]	; (8003088 <DMA2_Stream1_IRQHandler+0x10>)
 800307e:	f001 fa2b 	bl	80044d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	200008c8 	.word	0x200008c8

0800308c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <DMA2_Stream2_IRQHandler+0x10>)
 8003092:	f001 fa21 	bl	80044d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000868 	.word	0x20000868

080030a0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80030a4:	4802      	ldr	r0, [pc, #8]	; (80030b0 <ETH_IRQHandler+0x10>)
 80030a6:	f002 f861 	bl	800516c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20003e78 	.word	0x20003e78

080030b4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80030b8:	4802      	ldr	r0, [pc, #8]	; (80030c4 <USART6_IRQHandler+0x10>)
 80030ba:	f005 f89b 	bl	80081f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000824 	.word	0x20000824

080030c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
	return 1;
 80030cc:	2301      	movs	r3, #1
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <_kill>:

int _kill(int pid, int sig)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <_kill+0x20>)
 80030e4:	2216      	movs	r2, #22
 80030e6:	601a      	str	r2, [r3, #0]
	return -1;
 80030e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	2000dc30 	.word	0x2000dc30

080030fc <_exit>:

void _exit (int status)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003104:	f04f 31ff 	mov.w	r1, #4294967295
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ffe5 	bl	80030d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800310e:	e7fe      	b.n	800310e <_exit+0x12>

08003110 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	e00a      	b.n	8003138 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003122:	f3af 8000 	nop.w
 8003126:	4601      	mov	r1, r0
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	60ba      	str	r2, [r7, #8]
 800312e:	b2ca      	uxtb	r2, r1
 8003130:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	3301      	adds	r3, #1
 8003136:	617b      	str	r3, [r7, #20]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	429a      	cmp	r2, r3
 800313e:	dbf0      	blt.n	8003122 <_read+0x12>
	}

return len;
 8003140:	687b      	ldr	r3, [r7, #4]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3718      	adds	r7, #24
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b086      	sub	sp, #24
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	e009      	b.n	8003170 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	60ba      	str	r2, [r7, #8]
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	3301      	adds	r3, #1
 800316e:	617b      	str	r3, [r7, #20]
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	429a      	cmp	r2, r3
 8003176:	dbf1      	blt.n	800315c <_write+0x12>
	}
	return len;
 8003178:	687b      	ldr	r3, [r7, #4]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3718      	adds	r7, #24
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <_close>:

int _close(int file)
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
	return -1;
 800318a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
 80031a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031aa:	605a      	str	r2, [r3, #4]
	return 0;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr

080031ba <_isatty>:

int _isatty(int file)
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
	return 1;
 80031c2:	2301      	movs	r3, #1
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
	return 0;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3714      	adds	r7, #20
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
	...

080031ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031f4:	4a14      	ldr	r2, [pc, #80]	; (8003248 <_sbrk+0x5c>)
 80031f6:	4b15      	ldr	r3, [pc, #84]	; (800324c <_sbrk+0x60>)
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003200:	4b13      	ldr	r3, [pc, #76]	; (8003250 <_sbrk+0x64>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d102      	bne.n	800320e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003208:	4b11      	ldr	r3, [pc, #68]	; (8003250 <_sbrk+0x64>)
 800320a:	4a12      	ldr	r2, [pc, #72]	; (8003254 <_sbrk+0x68>)
 800320c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800320e:	4b10      	ldr	r3, [pc, #64]	; (8003250 <_sbrk+0x64>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4413      	add	r3, r2
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	429a      	cmp	r2, r3
 800321a:	d205      	bcs.n	8003228 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800321c:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <_sbrk+0x6c>)
 800321e:	220c      	movs	r2, #12
 8003220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003222:	f04f 33ff 	mov.w	r3, #4294967295
 8003226:	e009      	b.n	800323c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003228:	4b09      	ldr	r3, [pc, #36]	; (8003250 <_sbrk+0x64>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <_sbrk+0x64>)
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4413      	add	r3, r2
 8003236:	4a06      	ldr	r2, [pc, #24]	; (8003250 <_sbrk+0x64>)
 8003238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800323a:	68fb      	ldr	r3, [r7, #12]
}
 800323c:	4618      	mov	r0, r3
 800323e:	371c      	adds	r7, #28
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	20020000 	.word	0x20020000
 800324c:	00000400 	.word	0x00000400
 8003250:	20000a50 	.word	0x20000a50
 8003254:	2000dc38 	.word	0x2000dc38
 8003258:	2000dc30 	.word	0x2000dc30

0800325c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003260:	4b06      	ldr	r3, [pc, #24]	; (800327c <SystemInit+0x20>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003266:	4a05      	ldr	r2, [pc, #20]	; (800327c <SystemInit+0x20>)
 8003268:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800326c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003270:	bf00      	nop
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <uart_thread>:
static void StartReciveUartAll();
static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size);


void uart_thread(void *argument)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
	osEvent event;
	Uart_Queue_Struct *queue_arg;
	StartReciveUartAll();
 8003288:	f000 f82c 	bl	80032e4 <StartReciveUartAll>
	while(1)
	{
		event = osMailGet(uart_queue, osWaitForever);
 800328c:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <uart_thread+0x60>)
 800328e:	6819      	ldr	r1, [r3, #0]
 8003290:	f107 030c 	add.w	r3, r7, #12
 8003294:	f04f 32ff 	mov.w	r2, #4294967295
 8003298:	4618      	mov	r0, r3
 800329a:	f007 fa43 	bl	800a724 <osMailGet>
		if(event.status == osEventMail)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d1f3      	bne.n	800328c <uart_thread+0xc>
		{
			int result = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61fb      	str	r3, [r7, #28]
			queue_arg = event.value.p;
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	61bb      	str	r3, [r7, #24]
			result = RecognizePacket(queue_arg);
 80032ac:	69b8      	ldr	r0, [r7, #24]
 80032ae:	f000 f8c5 	bl	800343c <RecognizePacket>
 80032b2:	61f8      	str	r0, [r7, #28]
			if(result)Transmit(queue_arg->huart, queue_arg->output_pointer, result);
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <uart_thread+0x4c>
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	68d8      	ldr	r0, [r3, #12]
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	b292      	uxth	r2, r2
 80032c6:	4619      	mov	r1, r3
 80032c8:	f000 f904 	bl	80034d4 <Transmit>
			StartReceive(1);
 80032cc:	2001      	movs	r0, #1
 80032ce:	f000 f81d 	bl	800330c <StartReceive>
			osMailFree(uart_queue, queue_arg);
 80032d2:	4b03      	ldr	r3, [pc, #12]	; (80032e0 <uart_thread+0x60>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	69b9      	ldr	r1, [r7, #24]
 80032d8:	4618      	mov	r0, r3
 80032da:	f007 fa97 	bl	800a80c <osMailFree>
		event = osMailGet(uart_queue, osWaitForever);
 80032de:	e7d5      	b.n	800328c <uart_thread+0xc>
 80032e0:	200001e0 	.word	0x200001e0

080032e4 <StartReciveUartAll>:
	}
}


static void StartReciveUartAll()
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 2; ++i) {
 80032ea:	2300      	movs	r3, #0
 80032ec:	607b      	str	r3, [r7, #4]
 80032ee:	e005      	b.n	80032fc <StartReciveUartAll+0x18>
		StartReceive(i);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f80b 	bl	800330c <StartReceive>
	for (int i = 0; i < 2; ++i) {
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3301      	adds	r3, #1
 80032fa:	607b      	str	r3, [r7, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	ddf6      	ble.n	80032f0 <StartReciveUartAll+0xc>
	}
}
 8003302:	bf00      	nop
 8003304:	bf00      	nop
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <StartReceive>:


static void StartReceive(int index)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
	switch (index) {
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <StartReceive+0x16>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d016      	beq.n	800334e <StartReceive+0x42>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
			}
			break;
		default:
			break;
 8003320:	e02e      	b.n	8003380 <StartReceive+0x74>
			if (huart1.hdmarx->State==HAL_DMA_STATE_READY) {
 8003322:	4b19      	ldr	r3, [pc, #100]	; (8003388 <StartReceive+0x7c>)
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d124      	bne.n	800337a <StartReceive+0x6e>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_input_buffer[0], UART_INPUT_BUFFER_SZ);
 8003330:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003334:	4915      	ldr	r1, [pc, #84]	; (800338c <StartReceive+0x80>)
 8003336:	4814      	ldr	r0, [pc, #80]	; (8003388 <StartReceive+0x7c>)
 8003338:	f004 fef7 	bl	800812a <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 800333c:	4b14      	ldr	r3, [pc, #80]	; (8003390 <StartReceive+0x84>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	4b13      	ldr	r3, [pc, #76]	; (8003390 <StartReceive+0x84>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0208 	bic.w	r2, r2, #8
 800334a:	601a      	str	r2, [r3, #0]
			break;
 800334c:	e015      	b.n	800337a <StartReceive+0x6e>
			if(huart6.hdmarx->State==HAL_DMA_STATE_READY){
 800334e:	4b11      	ldr	r3, [pc, #68]	; (8003394 <StartReceive+0x88>)
 8003350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003352:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b01      	cmp	r3, #1
 800335a:	d110      	bne.n	800337e <StartReceive+0x72>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
 800335c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003360:	490d      	ldr	r1, [pc, #52]	; (8003398 <StartReceive+0x8c>)
 8003362:	480c      	ldr	r0, [pc, #48]	; (8003394 <StartReceive+0x88>)
 8003364:	f004 fee1 	bl	800812a <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
 8003368:	4b0c      	ldr	r3, [pc, #48]	; (800339c <StartReceive+0x90>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	4b0b      	ldr	r3, [pc, #44]	; (800339c <StartReceive+0x90>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0208 	bic.w	r2, r2, #8
 8003376:	601a      	str	r2, [r3, #0]
			break;
 8003378:	e001      	b.n	800337e <StartReceive+0x72>
			break;
 800337a:	bf00      	nop
 800337c:	e000      	b.n	8003380 <StartReceive+0x74>
			break;
 800337e:	bf00      	nop
	}
}
 8003380:	bf00      	nop
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	200007e0 	.word	0x200007e0
 800338c:	20000a54 	.word	0x20000a54
 8003390:	20000868 	.word	0x20000868
 8003394:	20000824 	.word	0x20000824
 8003398:	20000b54 	.word	0x20000b54
 800339c:	200008c8 	.word	0x200008c8

080033a0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	807b      	strh	r3, [r7, #2]
	Uart_Queue_Struct *queue_arg;
	uint8_t *input_pointer = NULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
	uint8_t *output_pointer = NULL;
 80033b0:	2300      	movs	r3, #0
 80033b2:	613b      	str	r3, [r7, #16]
	if (huart->Instance==USART1) {
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a1a      	ldr	r2, [pc, #104]	; (8003424 <HAL_UARTEx_RxEventCallback+0x84>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d105      	bne.n	80033ca <HAL_UARTEx_RxEventCallback+0x2a>
		input_pointer = uart_input_buffer[0];
 80033be:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_UARTEx_RxEventCallback+0x88>)
 80033c0:	617b      	str	r3, [r7, #20]
		StartReceive(0);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f7ff ffa2 	bl	800330c <StartReceive>
 80033c8:	e008      	b.n	80033dc <HAL_UARTEx_RxEventCallback+0x3c>
	}
	else if(huart->Instance==USART6){
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a17      	ldr	r2, [pc, #92]	; (800342c <HAL_UARTEx_RxEventCallback+0x8c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d120      	bne.n	8003416 <HAL_UARTEx_RxEventCallback+0x76>
		input_pointer = uart_input_buffer[1];
 80033d4:	4b16      	ldr	r3, [pc, #88]	; (8003430 <HAL_UARTEx_RxEventCallback+0x90>)
 80033d6:	617b      	str	r3, [r7, #20]
		output_pointer = rs_answer;
 80033d8:	4b16      	ldr	r3, [pc, #88]	; (8003434 <HAL_UARTEx_RxEventCallback+0x94>)
 80033da:	613b      	str	r3, [r7, #16]

	}
	else return;
	queue_arg = osMailAlloc(uart_queue, 0);
 80033dc:	4b16      	ldr	r3, [pc, #88]	; (8003438 <HAL_UARTEx_RxEventCallback+0x98>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2100      	movs	r1, #0
 80033e2:	4618      	mov	r0, r3
 80033e4:	f007 f94a 	bl	800a67c <osMailAlloc>
 80033e8:	60f8      	str	r0, [r7, #12]
	if(queue_arg==NULL)return;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d014      	beq.n	800341a <HAL_UARTEx_RxEventCallback+0x7a>
	queue_arg->inpit_size = size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	887a      	ldrh	r2, [r7, #2]
 80033f4:	811a      	strh	r2, [r3, #8]
	queue_arg->input_pointer = input_pointer;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	601a      	str	r2, [r3, #0]
	queue_arg->output_pointer = output_pointer;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	605a      	str	r2, [r3, #4]
	queue_arg->huart = huart;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	60da      	str	r2, [r3, #12]
	osMailPut(uart_queue, queue_arg);
 8003408:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <HAL_UARTEx_RxEventCallback+0x98>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68f9      	ldr	r1, [r7, #12]
 800340e:	4618      	mov	r0, r3
 8003410:	f007 f94a 	bl	800a6a8 <osMailPut>
 8003414:	e002      	b.n	800341c <HAL_UARTEx_RxEventCallback+0x7c>
	else return;
 8003416:	bf00      	nop
 8003418:	e000      	b.n	800341c <HAL_UARTEx_RxEventCallback+0x7c>
	if(queue_arg==NULL)return;
 800341a:	bf00      	nop
}
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40011000 	.word	0x40011000
 8003428:	20000a54 	.word	0x20000a54
 800342c:	40011400 	.word	0x40011400
 8003430:	20000b54 	.word	0x20000b54
 8003434:	20000c54 	.word	0x20000c54
 8003438:	200001e0 	.word	0x200001e0

0800343c <RecognizePacket>:

static int RecognizePacket(Uart_Queue_Struct *request)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	int result = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	60fb      	str	r3, [r7, #12]
	if(request->input_pointer==NULL)return 0;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <RecognizePacket+0x18>
 8003450:	2300      	movs	r3, #0
 8003452:	e034      	b.n	80034be <RecognizePacket+0x82>
	if(request->huart->Instance==USART1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a1b      	ldr	r2, [pc, #108]	; (80034c8 <RecognizePacket+0x8c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d117      	bne.n	8003490 <RecognizePacket+0x54>
	{
		if(request->inpit_size==6 && *(request->input_pointer)==0x0A && *(request->input_pointer+5)==0x0D)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	891b      	ldrh	r3, [r3, #8]
 8003464:	2b06      	cmp	r3, #6
 8003466:	d111      	bne.n	800348c <RecognizePacket+0x50>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b0a      	cmp	r3, #10
 8003470:	d10c      	bne.n	800348c <RecognizePacket+0x50>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	3305      	adds	r3, #5
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b0d      	cmp	r3, #13
 800347c:	d106      	bne.n	800348c <RecognizePacket+0x50>
		{
			memcpy(&(meas_data.analog_input),(request->input_pointer)+1,sizeof(float));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	3301      	adds	r3, #1
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	461a      	mov	r2, r3
 8003488:	4b10      	ldr	r3, [pc, #64]	; (80034cc <RecognizePacket+0x90>)
 800348a:	605a      	str	r2, [r3, #4]
		}
		return 0;
 800348c:	2300      	movs	r3, #0
 800348e:	e016      	b.n	80034be <RecognizePacket+0x82>
	}
	else if (request->huart->Instance==USART6) {
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a0e      	ldr	r2, [pc, #56]	; (80034d0 <RecognizePacket+0x94>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d10f      	bne.n	80034bc <RecognizePacket+0x80>
		if(request->output_pointer == NULL)return 0;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <RecognizePacket+0x6c>
 80034a4:	2300      	movs	r3, #0
 80034a6:	e00a      	b.n	80034be <RecognizePacket+0x82>
		result = ModbusParse(request->input_pointer, request->inpit_size, request->output_pointer, RS485);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	8919      	ldrh	r1, [r3, #8]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	2300      	movs	r3, #0
 80034b6:	f7fe fe7d 	bl	80021b4 <ModbusParse>
 80034ba:	60f8      	str	r0, [r7, #12]
	}
	return result;
 80034bc:	68fb      	ldr	r3, [r7, #12]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40011000 	.word	0x40011000
 80034cc:	200009ac 	.word	0x200009ac
 80034d0:	40011400 	.word	0x40011400

080034d4 <Transmit>:

static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	4613      	mov	r3, r2
 80034e0:	80fb      	strh	r3, [r7, #6]
	if(huart->Instance==USART6)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a0d      	ldr	r2, [pc, #52]	; (800351c <Transmit+0x48>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d112      	bne.n	8003512 <Transmit+0x3e>
	{
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, SET);
 80034ec:	2201      	movs	r2, #1
 80034ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034f2:	480b      	ldr	r0, [pc, #44]	; (8003520 <Transmit+0x4c>)
 80034f4:	f002 fd9c 	bl	8006030 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(huart, p, size, 1000);
 80034f8:	88fa      	ldrh	r2, [r7, #6]
 80034fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f004 fd80 	bl	8008006 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, RESET);
 8003506:	2200      	movs	r2, #0
 8003508:	f44f 7180 	mov.w	r1, #256	; 0x100
 800350c:	4804      	ldr	r0, [pc, #16]	; (8003520 <Transmit+0x4c>)
 800350e:	f002 fd8f 	bl	8006030 <HAL_GPIO_WritePin>

	}
}
 8003512:	bf00      	nop
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40011400 	.word	0x40011400
 8003520:	40020800 	.word	0x40020800

08003524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800355c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003528:	480d      	ldr	r0, [pc, #52]	; (8003560 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800352a:	490e      	ldr	r1, [pc, #56]	; (8003564 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800352c:	4a0e      	ldr	r2, [pc, #56]	; (8003568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800352e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003530:	e002      	b.n	8003538 <LoopCopyDataInit>

08003532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003536:	3304      	adds	r3, #4

08003538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800353a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800353c:	d3f9      	bcc.n	8003532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800353e:	4a0b      	ldr	r2, [pc, #44]	; (800356c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003540:	4c0b      	ldr	r4, [pc, #44]	; (8003570 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003544:	e001      	b.n	800354a <LoopFillZerobss>

08003546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003548:	3204      	adds	r2, #4

0800354a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800354a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800354c:	d3fb      	bcc.n	8003546 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800354e:	f7ff fe85 	bl	800325c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003552:	f017 f8a3 	bl	801a69c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003556:	f7fe fa5d 	bl	8001a14 <main>
  bx  lr    
 800355a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800355c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003564:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8003568:	0801f328 	.word	0x0801f328
  ldr r2, =_sbss
 800356c:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8003570:	2000dc34 	.word	0x2000dc34

08003574 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003574:	e7fe      	b.n	8003574 <ADC_IRQHandler>

08003576 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b084      	sub	sp, #16
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d104      	bne.n	800358e <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8003584:	b672      	cpsid	i
}
 8003586:	bf00      	nop
 8003588:	f7fe fdde 	bl	8002148 <Error_Handler>
 800358c:	e7fe      	b.n	800358c <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800358e:	2300      	movs	r3, #0
 8003590:	60fb      	str	r3, [r7, #12]
 8003592:	e007      	b.n	80035a4 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	2100      	movs	r1, #0
 800359a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	3301      	adds	r3, #1
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d9f4      	bls.n	8003594 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	721a      	strb	r2, [r3, #8]
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d104      	bne.n	80035d0 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80035c6:	b672      	cpsid	i
}
 80035c8:	bf00      	nop
 80035ca:	f7fe fdbd 	bl	8002148 <Error_Handler>
 80035ce:	e7fe      	b.n	80035ce <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	7a1b      	ldrb	r3, [r3, #8]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d904      	bls.n	80035e2 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80035d8:	b672      	cpsid	i
}
 80035da:	bf00      	nop
 80035dc:	f7fe fdb4 	bl	8002148 <Error_Handler>
 80035e0:	e7fe      	b.n	80035e0 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	7a1b      	ldrb	r3, [r3, #8]
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	b2d1      	uxtb	r1, r2
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	7211      	strb	r1, [r2, #8]
 80035ee:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80035f0:	f3ef 8211 	mrs	r2, BASEPRI
 80035f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f8:	f383 8811 	msr	BASEPRI, r3
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f3bf 8f4f 	dsb	sy
 8003604:	60fa      	str	r2, [r7, #12]
 8003606:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8003610:	bf00      	nop
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d104      	bne.n	8003630 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8003626:	b672      	cpsid	i
}
 8003628:	bf00      	nop
 800362a:	f7fe fd8d 	bl	8002148 <Error_Handler>
 800362e:	e7fe      	b.n	800362e <stm32_lock_release+0x16>
  lock->nesting_level--;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	7a1b      	ldrb	r3, [r3, #8]
 8003634:	3b01      	subs	r3, #1
 8003636:	b2da      	uxtb	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	7a1b      	ldrb	r3, [r3, #8]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d904      	bls.n	800364e <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8003644:	b672      	cpsid	i
}
 8003646:	bf00      	nop
 8003648:	f7fe fd7e 	bl	8002148 <Error_Handler>
 800364c:	e7fe      	b.n	800364c <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	7a1b      	ldrb	r3, [r3, #8]
 8003652:	461a      	mov	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800365a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003662:	bf00      	nop
}
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d103      	bne.n	8003682 <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 800367a:	4b0e      	ldr	r3, [pc, #56]	; (80036b4 <__retarget_lock_init_recursive+0x48>)
 800367c:	2216      	movs	r2, #22
 800367e:	601a      	str	r2, [r3, #0]
    return;
 8003680:	e015      	b.n	80036ae <__retarget_lock_init_recursive+0x42>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8003682:	200c      	movs	r0, #12
 8003684:	f017 f82e 	bl	801a6e4 <malloc>
 8003688:	4603      	mov	r3, r0
 800368a:	461a      	mov	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff ff6a 	bl	8003576 <stm32_lock_init>
    return;
 80036a2:	e004      	b.n	80036ae <__retarget_lock_init_recursive+0x42>
  __ASM volatile ("cpsid i" : : : "memory");
 80036a4:	b672      	cpsid	i
}
 80036a6:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80036a8:	f7fe fd4e 	bl	8002148 <Error_Handler>
 80036ac:	e7fe      	b.n	80036ac <__retarget_lock_init_recursive+0x40>
}
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	2000dc30 	.word	0x2000dc30

080036b8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d104      	bne.n	80036d0 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80036c6:	b672      	cpsid	i
}
 80036c8:	bf00      	nop
 80036ca:	f7fe fd3d 	bl	8002148 <Error_Handler>
 80036ce:	e7fe      	b.n	80036ce <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff ff70 	bl	80035b8 <stm32_lock_acquire>
}
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d104      	bne.n	80036f8 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80036ee:	b672      	cpsid	i
}
 80036f0:	bf00      	nop
 80036f2:	f7fe fd29 	bl	8002148 <Error_Handler>
 80036f6:	e7fe      	b.n	80036f6 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ff8c 	bl	8003618 <stm32_lock_release>
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800370c:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <HAL_Init+0x40>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a0d      	ldr	r2, [pc, #52]	; (8003748 <HAL_Init+0x40>)
 8003712:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003716:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_Init+0x40>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <HAL_Init+0x40>)
 800371e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003722:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003724:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_Init+0x40>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a07      	ldr	r2, [pc, #28]	; (8003748 <HAL_Init+0x40>)
 800372a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800372e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003730:	2003      	movs	r0, #3
 8003732:	f000 fd04 	bl	800413e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003736:	200f      	movs	r0, #15
 8003738:	f7ff fc10 	bl	8002f5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800373c:	f7ff f9f2 	bl	8002b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	40023c00 	.word	0x40023c00

0800374c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <HAL_IncTick+0x20>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	4b06      	ldr	r3, [pc, #24]	; (8003770 <HAL_IncTick+0x24>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4413      	add	r3, r2
 800375c:	4a04      	ldr	r2, [pc, #16]	; (8003770 <HAL_IncTick+0x24>)
 800375e:	6013      	str	r3, [r2, #0]
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	2000009c 	.word	0x2000009c
 8003770:	20000d78 	.word	0x20000d78

08003774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return uwTick;
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <HAL_GetTick+0x14>)
 800377a:	681b      	ldr	r3, [r3, #0]
}
 800377c:	4618      	mov	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000d78 	.word	0x20000d78

0800378c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff ffee 	bl	8003774 <HAL_GetTick>
 8003798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d005      	beq.n	80037b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037a6:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_Delay+0x44>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4413      	add	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037b2:	bf00      	nop
 80037b4:	f7ff ffde 	bl	8003774 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d8f7      	bhi.n	80037b4 <HAL_Delay+0x28>
  {
  }
}
 80037c4:	bf00      	nop
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	2000009c 	.word	0x2000009c

080037d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037dc:	2300      	movs	r3, #0
 80037de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e033      	b.n	8003852 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d109      	bne.n	8003806 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f7ff f9c2 	bl	8002b7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	f003 0310 	and.w	r3, r3, #16
 800380e:	2b00      	cmp	r3, #0
 8003810:	d118      	bne.n	8003844 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800381a:	f023 0302 	bic.w	r3, r3, #2
 800381e:	f043 0202 	orr.w	r2, r3, #2
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 fa5e 	bl	8003ce8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	f023 0303 	bic.w	r3, r3, #3
 800383a:	f043 0201 	orr.w	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	641a      	str	r2, [r3, #64]	; 0x40
 8003842:	e001      	b.n	8003848 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003850:	7bfb      	ldrb	r3, [r7, #15]
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003872:	2b01      	cmp	r3, #1
 8003874:	d101      	bne.n	800387a <HAL_ADC_Start_DMA+0x1e>
 8003876:	2302      	movs	r3, #2
 8003878:	e0e9      	b.n	8003a4e <HAL_ADC_Start_DMA+0x1f2>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b01      	cmp	r3, #1
 800388e:	d018      	beq.n	80038c2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80038a0:	4b6d      	ldr	r3, [pc, #436]	; (8003a58 <HAL_ADC_Start_DMA+0x1fc>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a6d      	ldr	r2, [pc, #436]	; (8003a5c <HAL_ADC_Start_DMA+0x200>)
 80038a6:	fba2 2303 	umull	r2, r3, r2, r3
 80038aa:	0c9a      	lsrs	r2, r3, #18
 80038ac:	4613      	mov	r3, r2
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	4413      	add	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80038b4:	e002      	b.n	80038bc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	3b01      	subs	r3, #1
 80038ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f9      	bne.n	80038b6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d0:	d107      	bne.n	80038e2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689a      	ldr	r2, [r3, #8]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	f040 80a1 	bne.w	8003a34 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800391c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003928:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800392c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003930:	d106      	bne.n	8003940 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003936:	f023 0206 	bic.w	r2, r3, #6
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	645a      	str	r2, [r3, #68]	; 0x44
 800393e:	e002      	b.n	8003946 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800394e:	4b44      	ldr	r3, [pc, #272]	; (8003a60 <HAL_ADC_Start_DMA+0x204>)
 8003950:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003956:	4a43      	ldr	r2, [pc, #268]	; (8003a64 <HAL_ADC_Start_DMA+0x208>)
 8003958:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395e:	4a42      	ldr	r2, [pc, #264]	; (8003a68 <HAL_ADC_Start_DMA+0x20c>)
 8003960:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003966:	4a41      	ldr	r2, [pc, #260]	; (8003a6c <HAL_ADC_Start_DMA+0x210>)
 8003968:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003972:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003982:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003992:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	334c      	adds	r3, #76	; 0x4c
 800399e:	4619      	mov	r1, r3
 80039a0:	68ba      	ldr	r2, [r7, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f000 fcae 	bl	8004304 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 031f 	and.w	r3, r3, #31
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d12a      	bne.n	8003a0a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a2d      	ldr	r2, [pc, #180]	; (8003a70 <HAL_ADC_Start_DMA+0x214>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d015      	beq.n	80039ea <HAL_ADC_Start_DMA+0x18e>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a2c      	ldr	r2, [pc, #176]	; (8003a74 <HAL_ADC_Start_DMA+0x218>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_Start_DMA+0x178>
 80039c8:	4b25      	ldr	r3, [pc, #148]	; (8003a60 <HAL_ADC_Start_DMA+0x204>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00a      	beq.n	80039ea <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a27      	ldr	r2, [pc, #156]	; (8003a78 <HAL_ADC_Start_DMA+0x21c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d136      	bne.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
 80039de:	4b20      	ldr	r3, [pc, #128]	; (8003a60 <HAL_ADC_Start_DMA+0x204>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 0310 	and.w	r3, r3, #16
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d130      	bne.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d129      	bne.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003a06:	609a      	str	r2, [r3, #8]
 8003a08:	e020      	b.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a18      	ldr	r2, [pc, #96]	; (8003a70 <HAL_ADC_Start_DMA+0x214>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d11b      	bne.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d114      	bne.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	e00b      	b.n	8003a4c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	f043 0210 	orr.w	r2, r3, #16
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	f043 0201 	orr.w	r2, r3, #1
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20000094 	.word	0x20000094
 8003a5c:	431bde83 	.word	0x431bde83
 8003a60:	40012300 	.word	0x40012300
 8003a64:	08003ee1 	.word	0x08003ee1
 8003a68:	08003f9b 	.word	0x08003f9b
 8003a6c:	08003fb7 	.word	0x08003fb7
 8003a70:	40012000 	.word	0x40012000
 8003a74:	40012100 	.word	0x40012100
 8003a78:	40012200 	.word	0x40012200

08003a7c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d101      	bne.n	8003ac0 <HAL_ADC_ConfigChannel+0x1c>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e105      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x228>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b09      	cmp	r3, #9
 8003ace:	d925      	bls.n	8003b1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68d9      	ldr	r1, [r3, #12]
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	461a      	mov	r2, r3
 8003ade:	4613      	mov	r3, r2
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	3b1e      	subs	r3, #30
 8003ae6:	2207      	movs	r2, #7
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43da      	mvns	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	400a      	ands	r2, r1
 8003af4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68d9      	ldr	r1, [r3, #12]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	4618      	mov	r0, r3
 8003b08:	4603      	mov	r3, r0
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	4403      	add	r3, r0
 8003b0e:	3b1e      	subs	r3, #30
 8003b10:	409a      	lsls	r2, r3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	60da      	str	r2, [r3, #12]
 8003b1a:	e022      	b.n	8003b62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6919      	ldr	r1, [r3, #16]
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	461a      	mov	r2, r3
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	2207      	movs	r2, #7
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	43da      	mvns	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	400a      	ands	r2, r1
 8003b3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6919      	ldr	r1, [r3, #16]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	689a      	ldr	r2, [r3, #8]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	4618      	mov	r0, r3
 8003b52:	4603      	mov	r3, r0
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4403      	add	r3, r0
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b06      	cmp	r3, #6
 8003b68:	d824      	bhi.n	8003bb4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	3b05      	subs	r3, #5
 8003b7c:	221f      	movs	r2, #31
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	43da      	mvns	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	400a      	ands	r2, r1
 8003b8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	4618      	mov	r0, r3
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4413      	add	r3, r2
 8003ba4:	3b05      	subs	r3, #5
 8003ba6:	fa00 f203 	lsl.w	r2, r0, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8003bb2:	e04c      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b0c      	cmp	r3, #12
 8003bba:	d824      	bhi.n	8003c06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4413      	add	r3, r2
 8003bcc:	3b23      	subs	r3, #35	; 0x23
 8003bce:	221f      	movs	r2, #31
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	400a      	ands	r2, r1
 8003bdc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	4618      	mov	r0, r3
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	3b23      	subs	r3, #35	; 0x23
 8003bf8:	fa00 f203 	lsl.w	r2, r0, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	631a      	str	r2, [r3, #48]	; 0x30
 8003c04:	e023      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	4613      	mov	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	3b41      	subs	r3, #65	; 0x41
 8003c18:	221f      	movs	r2, #31
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	400a      	ands	r2, r1
 8003c26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	4618      	mov	r0, r3
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	3b41      	subs	r3, #65	; 0x41
 8003c42:	fa00 f203 	lsl.w	r2, r0, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c4e:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <HAL_ADC_ConfigChannel+0x234>)
 8003c50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a21      	ldr	r2, [pc, #132]	; (8003cdc <HAL_ADC_ConfigChannel+0x238>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d109      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x1cc>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b12      	cmp	r3, #18
 8003c62:	d105      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a19      	ldr	r2, [pc, #100]	; (8003cdc <HAL_ADC_ConfigChannel+0x238>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d123      	bne.n	8003cc2 <HAL_ADC_ConfigChannel+0x21e>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b10      	cmp	r3, #16
 8003c80:	d003      	beq.n	8003c8a <HAL_ADC_ConfigChannel+0x1e6>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b11      	cmp	r3, #17
 8003c88:	d11b      	bne.n	8003cc2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d111      	bne.n	8003cc2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c9e:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <HAL_ADC_ConfigChannel+0x23c>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a10      	ldr	r2, [pc, #64]	; (8003ce4 <HAL_ADC_ConfigChannel+0x240>)
 8003ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca8:	0c9a      	lsrs	r2, r3, #18
 8003caa:	4613      	mov	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cb4:	e002      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f9      	bne.n	8003cb6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	40012300 	.word	0x40012300
 8003cdc:	40012000 	.word	0x40012000
 8003ce0:	20000094 	.word	0x20000094
 8003ce4:	431bde83 	.word	0x431bde83

08003ce8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cf0:	4b79      	ldr	r3, [pc, #484]	; (8003ed8 <ADC_Init+0x1f0>)
 8003cf2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6859      	ldr	r1, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	021a      	lsls	r2, r3, #8
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6859      	ldr	r1, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6899      	ldr	r1, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68da      	ldr	r2, [r3, #12]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7a:	4a58      	ldr	r2, [pc, #352]	; (8003edc <ADC_Init+0x1f4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d022      	beq.n	8003dc6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6899      	ldr	r1, [r3, #8]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003db0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6899      	ldr	r1, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	e00f      	b.n	8003de6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003dd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003de4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 0202 	bic.w	r2, r2, #2
 8003df4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6899      	ldr	r1, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	7e1b      	ldrb	r3, [r3, #24]
 8003e00:	005a      	lsls	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d01b      	beq.n	8003e4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e22:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6859      	ldr	r1, [r3, #4]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	035a      	lsls	r2, r3, #13
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	605a      	str	r2, [r3, #4]
 8003e4a:	e007      	b.n	8003e5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69db      	ldr	r3, [r3, #28]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	051a      	lsls	r2, r3, #20
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6899      	ldr	r1, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e9e:	025a      	lsls	r2, r3, #9
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6899      	ldr	r1, [r3, #8]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	029a      	lsls	r2, r3, #10
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	609a      	str	r2, [r3, #8]
}
 8003ecc:	bf00      	nop
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr
 8003ed8:	40012300 	.word	0x40012300
 8003edc:	0f000001 	.word	0x0f000001

08003ee0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d13c      	bne.n	8003f74 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d12b      	bne.n	8003f6c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d127      	bne.n	8003f6c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f22:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d006      	beq.n	8003f38 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d119      	bne.n	8003f6c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0220 	bic.w	r2, r2, #32
 8003f46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d105      	bne.n	8003f6c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f64:	f043 0201 	orr.w	r2, r3, #1
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f7fc fb53 	bl	8000618 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003f72:	e00e      	b.n	8003f92 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f78:	f003 0310 	and.w	r3, r3, #16
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7ff fd85 	bl	8003a90 <HAL_ADC_ErrorCallback>
}
 8003f86:	e004      	b.n	8003f92 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	4798      	blx	r3
}
 8003f92:	bf00      	nop
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f7ff fd67 	bl	8003a7c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b084      	sub	sp, #16
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2240      	movs	r2, #64	; 0x40
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fce:	f043 0204 	orr.w	r2, r3, #4
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7ff fd5a 	bl	8003a90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003fdc:	bf00      	nop
 8003fde:	3710      	adds	r7, #16
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004000:	4013      	ands	r3, r2
 8004002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800400c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004016:	4a04      	ldr	r2, [pc, #16]	; (8004028 <__NVIC_SetPriorityGrouping+0x44>)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	60d3      	str	r3, [r2, #12]
}
 800401c:	bf00      	nop
 800401e:	3714      	adds	r7, #20
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00

0800402c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004030:	4b04      	ldr	r3, [pc, #16]	; (8004044 <__NVIC_GetPriorityGrouping+0x18>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	0a1b      	lsrs	r3, r3, #8
 8004036:	f003 0307 	and.w	r3, r3, #7
}
 800403a:	4618      	mov	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004056:	2b00      	cmp	r3, #0
 8004058:	db0b      	blt.n	8004072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	f003 021f 	and.w	r2, r3, #31
 8004060:	4907      	ldr	r1, [pc, #28]	; (8004080 <__NVIC_EnableIRQ+0x38>)
 8004062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004066:	095b      	lsrs	r3, r3, #5
 8004068:	2001      	movs	r0, #1
 800406a:	fa00 f202 	lsl.w	r2, r0, r2
 800406e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	e000e100 	.word	0xe000e100

08004084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	6039      	str	r1, [r7, #0]
 800408e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004094:	2b00      	cmp	r3, #0
 8004096:	db0a      	blt.n	80040ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	b2da      	uxtb	r2, r3
 800409c:	490c      	ldr	r1, [pc, #48]	; (80040d0 <__NVIC_SetPriority+0x4c>)
 800409e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a2:	0112      	lsls	r2, r2, #4
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	440b      	add	r3, r1
 80040a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040ac:	e00a      	b.n	80040c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	4908      	ldr	r1, [pc, #32]	; (80040d4 <__NVIC_SetPriority+0x50>)
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	3b04      	subs	r3, #4
 80040bc:	0112      	lsls	r2, r2, #4
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	440b      	add	r3, r1
 80040c2:	761a      	strb	r2, [r3, #24]
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	e000e100 	.word	0xe000e100
 80040d4:	e000ed00 	.word	0xe000ed00

080040d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040d8:	b480      	push	{r7}
 80040da:	b089      	sub	sp, #36	; 0x24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f1c3 0307 	rsb	r3, r3, #7
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	bf28      	it	cs
 80040f6:	2304      	movcs	r3, #4
 80040f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	3304      	adds	r3, #4
 80040fe:	2b06      	cmp	r3, #6
 8004100:	d902      	bls.n	8004108 <NVIC_EncodePriority+0x30>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	3b03      	subs	r3, #3
 8004106:	e000      	b.n	800410a <NVIC_EncodePriority+0x32>
 8004108:	2300      	movs	r3, #0
 800410a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800410c:	f04f 32ff 	mov.w	r2, #4294967295
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43da      	mvns	r2, r3
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	401a      	ands	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004120:	f04f 31ff 	mov.w	r1, #4294967295
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	fa01 f303 	lsl.w	r3, r1, r3
 800412a:	43d9      	mvns	r1, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004130:	4313      	orrs	r3, r2
         );
}
 8004132:	4618      	mov	r0, r3
 8004134:	3724      	adds	r7, #36	; 0x24
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr

0800413e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7ff ff4c 	bl	8003fe4 <__NVIC_SetPriorityGrouping>
}
 800414c:	bf00      	nop
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
 800415a:	4603      	mov	r3, r0
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
 8004160:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004162:	2300      	movs	r3, #0
 8004164:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004166:	f7ff ff61 	bl	800402c <__NVIC_GetPriorityGrouping>
 800416a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	68b9      	ldr	r1, [r7, #8]
 8004170:	6978      	ldr	r0, [r7, #20]
 8004172:	f7ff ffb1 	bl	80040d8 <NVIC_EncodePriority>
 8004176:	4602      	mov	r2, r0
 8004178:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800417c:	4611      	mov	r1, r2
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff ff80 	bl	8004084 <__NVIC_SetPriority>
}
 8004184:	bf00      	nop
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff ff54 	bl	8004048 <__NVIC_EnableIRQ>
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041b4:	f7ff fade 	bl	8003774 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e099      	b.n	80042f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2202      	movs	r2, #2
 80041c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041e4:	e00f      	b.n	8004206 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041e6:	f7ff fac5 	bl	8003774 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b05      	cmp	r3, #5
 80041f2:	d908      	bls.n	8004206 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2220      	movs	r2, #32
 80041f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2203      	movs	r2, #3
 80041fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e078      	b.n	80042f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1e8      	bne.n	80041e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4b38      	ldr	r3, [pc, #224]	; (8004300 <HAL_DMA_Init+0x158>)
 8004220:	4013      	ands	r3, r2
 8004222:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004232:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800423e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800424a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	2b04      	cmp	r3, #4
 800425e:	d107      	bne.n	8004270 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004268:	4313      	orrs	r3, r2
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	4313      	orrs	r3, r2
 800426e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f023 0307 	bic.w	r3, r3, #7
 8004286:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	4313      	orrs	r3, r2
 8004290:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004296:	2b04      	cmp	r3, #4
 8004298:	d117      	bne.n	80042ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00e      	beq.n	80042ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 fb01 	bl	80048b4 <DMA_CheckFifoParam>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2240      	movs	r2, #64	; 0x40
 80042bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80042c6:	2301      	movs	r3, #1
 80042c8:	e016      	b.n	80042f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fab8 	bl	8004848 <DMA_CalcBaseAndBitshift>
 80042d8:	4603      	mov	r3, r0
 80042da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e0:	223f      	movs	r2, #63	; 0x3f
 80042e2:	409a      	lsls	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	f010803f 	.word	0xf010803f

08004304 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800431a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004322:	2b01      	cmp	r3, #1
 8004324:	d101      	bne.n	800432a <HAL_DMA_Start_IT+0x26>
 8004326:	2302      	movs	r3, #2
 8004328:	e040      	b.n	80043ac <HAL_DMA_Start_IT+0xa8>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b01      	cmp	r3, #1
 800433c:	d12f      	bne.n	800439e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	68b9      	ldr	r1, [r7, #8]
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 fa4a 	bl	80047ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800435c:	223f      	movs	r2, #63	; 0x3f
 800435e:	409a      	lsls	r2, r3
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0216 	orr.w	r2, r2, #22
 8004372:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d007      	beq.n	800438c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0208 	orr.w	r2, r2, #8
 800438a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	e005      	b.n	80043aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80043a6:	2302      	movs	r3, #2
 80043a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80043aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043c2:	f7ff f9d7 	bl	8003774 <HAL_GetTick>
 80043c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d008      	beq.n	80043e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2280      	movs	r2, #128	; 0x80
 80043d8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e052      	b.n	800448c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0216 	bic.w	r2, r2, #22
 80043f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	695a      	ldr	r2, [r3, #20]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004404:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440a:	2b00      	cmp	r3, #0
 800440c:	d103      	bne.n	8004416 <HAL_DMA_Abort+0x62>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004412:	2b00      	cmp	r3, #0
 8004414:	d007      	beq.n	8004426 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0208 	bic.w	r2, r2, #8
 8004424:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0201 	bic.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004436:	e013      	b.n	8004460 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004438:	f7ff f99c 	bl	8003774 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	2b05      	cmp	r3, #5
 8004444:	d90c      	bls.n	8004460 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2220      	movs	r2, #32
 800444a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2203      	movs	r2, #3
 8004450:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e015      	b.n	800448c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1e4      	bne.n	8004438 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004472:	223f      	movs	r2, #63	; 0x3f
 8004474:	409a      	lsls	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d004      	beq.n	80044b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2280      	movs	r2, #128	; 0x80
 80044ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e00c      	b.n	80044cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2205      	movs	r2, #5
 80044b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0201 	bic.w	r2, r2, #1
 80044c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044e4:	4b8e      	ldr	r3, [pc, #568]	; (8004720 <HAL_DMA_IRQHandler+0x248>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a8e      	ldr	r2, [pc, #568]	; (8004724 <HAL_DMA_IRQHandler+0x24c>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	0a9b      	lsrs	r3, r3, #10
 80044f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004502:	2208      	movs	r2, #8
 8004504:	409a      	lsls	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d01a      	beq.n	8004544 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	2b00      	cmp	r3, #0
 800451a:	d013      	beq.n	8004544 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0204 	bic.w	r2, r2, #4
 800452a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004530:	2208      	movs	r2, #8
 8004532:	409a      	lsls	r2, r3
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453c:	f043 0201 	orr.w	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004548:	2201      	movs	r2, #1
 800454a:	409a      	lsls	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4013      	ands	r3, r2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d012      	beq.n	800457a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00b      	beq.n	800457a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	2201      	movs	r2, #1
 8004568:	409a      	lsls	r2, r3
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004572:	f043 0202 	orr.w	r2, r3, #2
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457e:	2204      	movs	r2, #4
 8004580:	409a      	lsls	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	4013      	ands	r3, r2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d012      	beq.n	80045b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00b      	beq.n	80045b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459c:	2204      	movs	r2, #4
 800459e:	409a      	lsls	r2, r3
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a8:	f043 0204 	orr.w	r2, r3, #4
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b4:	2210      	movs	r2, #16
 80045b6:	409a      	lsls	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d043      	beq.n	8004648 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d03c      	beq.n	8004648 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d2:	2210      	movs	r2, #16
 80045d4:	409a      	lsls	r2, r3
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d018      	beq.n	800461a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d108      	bne.n	8004608 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d024      	beq.n	8004648 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	4798      	blx	r3
 8004606:	e01f      	b.n	8004648 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800460c:	2b00      	cmp	r3, #0
 800460e:	d01b      	beq.n	8004648 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	4798      	blx	r3
 8004618:	e016      	b.n	8004648 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004624:	2b00      	cmp	r3, #0
 8004626:	d107      	bne.n	8004638 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0208 	bic.w	r2, r2, #8
 8004636:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464c:	2220      	movs	r2, #32
 800464e:	409a      	lsls	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4013      	ands	r3, r2
 8004654:	2b00      	cmp	r3, #0
 8004656:	f000 808f 	beq.w	8004778 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 8087 	beq.w	8004778 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466e:	2220      	movs	r2, #32
 8004670:	409a      	lsls	r2, r3
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b05      	cmp	r3, #5
 8004680:	d136      	bne.n	80046f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 0216 	bic.w	r2, r2, #22
 8004690:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695a      	ldr	r2, [r3, #20]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d103      	bne.n	80046b2 <HAL_DMA_IRQHandler+0x1da>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0208 	bic.w	r2, r2, #8
 80046c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c6:	223f      	movs	r2, #63	; 0x3f
 80046c8:	409a      	lsls	r2, r3
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d07e      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	4798      	blx	r3
        }
        return;
 80046ee:	e079      	b.n	80047e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d01d      	beq.n	800473a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10d      	bne.n	8004728 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004710:	2b00      	cmp	r3, #0
 8004712:	d031      	beq.n	8004778 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	4798      	blx	r3
 800471c:	e02c      	b.n	8004778 <HAL_DMA_IRQHandler+0x2a0>
 800471e:	bf00      	nop
 8004720:	20000094 	.word	0x20000094
 8004724:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800472c:	2b00      	cmp	r3, #0
 800472e:	d023      	beq.n	8004778 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	4798      	blx	r3
 8004738:	e01e      	b.n	8004778 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10f      	bne.n	8004768 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 0210 	bic.w	r2, r2, #16
 8004756:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477c:	2b00      	cmp	r3, #0
 800477e:	d032      	beq.n	80047e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b00      	cmp	r3, #0
 800478a:	d022      	beq.n	80047d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2205      	movs	r2, #5
 8004790:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	3301      	adds	r3, #1
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d307      	bcc.n	80047c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f2      	bne.n	80047a4 <HAL_DMA_IRQHandler+0x2cc>
 80047be:	e000      	b.n	80047c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80047c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d005      	beq.n	80047e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	4798      	blx	r3
 80047e2:	e000      	b.n	80047e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80047e4:	bf00      	nop
    }
  }
}
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
 80047f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004808:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	2b40      	cmp	r3, #64	; 0x40
 8004818:	d108      	bne.n	800482c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800482a:	e007      	b.n	800483c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]
}
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	3b10      	subs	r3, #16
 8004858:	4a14      	ldr	r2, [pc, #80]	; (80048ac <DMA_CalcBaseAndBitshift+0x64>)
 800485a:	fba2 2303 	umull	r2, r3, r2, r3
 800485e:	091b      	lsrs	r3, r3, #4
 8004860:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004862:	4a13      	ldr	r2, [pc, #76]	; (80048b0 <DMA_CalcBaseAndBitshift+0x68>)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4413      	add	r3, r2
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	461a      	mov	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b03      	cmp	r3, #3
 8004874:	d909      	bls.n	800488a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800487e:	f023 0303 	bic.w	r3, r3, #3
 8004882:	1d1a      	adds	r2, r3, #4
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	659a      	str	r2, [r3, #88]	; 0x58
 8004888:	e007      	b.n	800489a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004892:	f023 0303 	bic.w	r3, r3, #3
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	aaaaaaab 	.word	0xaaaaaaab
 80048b0:	0801f098 	.word	0x0801f098

080048b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d11f      	bne.n	800490e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b03      	cmp	r3, #3
 80048d2:	d856      	bhi.n	8004982 <DMA_CheckFifoParam+0xce>
 80048d4:	a201      	add	r2, pc, #4	; (adr r2, 80048dc <DMA_CheckFifoParam+0x28>)
 80048d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048da:	bf00      	nop
 80048dc:	080048ed 	.word	0x080048ed
 80048e0:	080048ff 	.word	0x080048ff
 80048e4:	080048ed 	.word	0x080048ed
 80048e8:	08004983 	.word	0x08004983
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d046      	beq.n	8004986 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048fc:	e043      	b.n	8004986 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004906:	d140      	bne.n	800498a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800490c:	e03d      	b.n	800498a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004916:	d121      	bne.n	800495c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b03      	cmp	r3, #3
 800491c:	d837      	bhi.n	800498e <DMA_CheckFifoParam+0xda>
 800491e:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <DMA_CheckFifoParam+0x70>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	08004935 	.word	0x08004935
 8004928:	0800493b 	.word	0x0800493b
 800492c:	08004935 	.word	0x08004935
 8004930:	0800494d 	.word	0x0800494d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	73fb      	strb	r3, [r7, #15]
      break;
 8004938:	e030      	b.n	800499c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d025      	beq.n	8004992 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800494a:	e022      	b.n	8004992 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004950:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004954:	d11f      	bne.n	8004996 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800495a:	e01c      	b.n	8004996 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d903      	bls.n	800496a <DMA_CheckFifoParam+0xb6>
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b03      	cmp	r3, #3
 8004966:	d003      	beq.n	8004970 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004968:	e018      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	73fb      	strb	r3, [r7, #15]
      break;
 800496e:	e015      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004974:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00e      	beq.n	800499a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
      break;
 8004980:	e00b      	b.n	800499a <DMA_CheckFifoParam+0xe6>
      break;
 8004982:	bf00      	nop
 8004984:	e00a      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;
 8004986:	bf00      	nop
 8004988:	e008      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;
 800498a:	bf00      	nop
 800498c:	e006      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;
 800498e:	bf00      	nop
 8004990:	e004      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;
 8004992:	bf00      	nop
 8004994:	e002      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;   
 8004996:	bf00      	nop
 8004998:	e000      	b.n	800499c <DMA_CheckFifoParam+0xe8>
      break;
 800499a:	bf00      	nop
    }
  } 
  
  return status; 
 800499c:	7bfb      	ldrb	r3, [r7, #15]
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop

080049ac <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b088      	sub	sp, #32
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61fb      	str	r3, [r7, #28]
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80049bc:	4ba1      	ldr	r3, [pc, #644]	; (8004c44 <HAL_ETH_Init+0x298>)
 80049be:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80049c4:	2300      	movs	r3, #0
 80049c6:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e182      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d106      	bne.n	80049ec <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f004 fe3c 	bl	8009664 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ec:	2300      	movs	r3, #0
 80049ee:	60bb      	str	r3, [r7, #8]
 80049f0:	4b95      	ldr	r3, [pc, #596]	; (8004c48 <HAL_ETH_Init+0x29c>)
 80049f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f4:	4a94      	ldr	r2, [pc, #592]	; (8004c48 <HAL_ETH_Init+0x29c>)
 80049f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049fa:	6453      	str	r3, [r2, #68]	; 0x44
 80049fc:	4b92      	ldr	r3, [pc, #584]	; (8004c48 <HAL_ETH_Init+0x29c>)
 80049fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004a08:	4b90      	ldr	r3, [pc, #576]	; (8004c4c <HAL_ETH_Init+0x2a0>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	4a8f      	ldr	r2, [pc, #572]	; (8004c4c <HAL_ETH_Init+0x2a0>)
 8004a0e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004a12:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004a14:	4b8d      	ldr	r3, [pc, #564]	; (8004c4c <HAL_ETH_Init+0x2a0>)
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	498b      	ldr	r1, [pc, #556]	; (8004c4c <HAL_ETH_Init+0x2a0>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004a38:	6013      	str	r3, [r2, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004a3a:	f7fe fe9b 	bl	8003774 <HAL_GetTick>
 8004a3e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004a40:	e011      	b.n	8004a66 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004a42:	f7fe fe97 	bl	8003774 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004a50:	d909      	bls.n	8004a66 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2203      	movs	r2, #3
 8004a56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e138      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1e4      	bne.n	8004a42 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	f023 031c 	bic.w	r3, r3, #28
 8004a86:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004a88:	f001 ff78 	bl	800697c <HAL_RCC_GetHCLKFreq>
 8004a8c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	4a6f      	ldr	r2, [pc, #444]	; (8004c50 <HAL_ETH_Init+0x2a4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d908      	bls.n	8004aa8 <HAL_ETH_Init+0xfc>
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	4a6e      	ldr	r2, [pc, #440]	; (8004c54 <HAL_ETH_Init+0x2a8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d804      	bhi.n	8004aa8 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	f043 0308 	orr.w	r3, r3, #8
 8004aa4:	61fb      	str	r3, [r7, #28]
 8004aa6:	e027      	b.n	8004af8 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	4a6a      	ldr	r2, [pc, #424]	; (8004c54 <HAL_ETH_Init+0x2a8>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d908      	bls.n	8004ac2 <HAL_ETH_Init+0x116>
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	4a64      	ldr	r2, [pc, #400]	; (8004c44 <HAL_ETH_Init+0x298>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d204      	bcs.n	8004ac2 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	f043 030c 	orr.w	r3, r3, #12
 8004abe:	61fb      	str	r3, [r7, #28]
 8004ac0:	e01a      	b.n	8004af8 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	4a5f      	ldr	r2, [pc, #380]	; (8004c44 <HAL_ETH_Init+0x298>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d303      	bcc.n	8004ad2 <HAL_ETH_Init+0x126>
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	4a62      	ldr	r2, [pc, #392]	; (8004c58 <HAL_ETH_Init+0x2ac>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d911      	bls.n	8004af6 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	4a60      	ldr	r2, [pc, #384]	; (8004c58 <HAL_ETH_Init+0x2ac>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d908      	bls.n	8004aec <HAL_ETH_Init+0x140>
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	4a5f      	ldr	r2, [pc, #380]	; (8004c5c <HAL_ETH_Init+0x2b0>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d804      	bhi.n	8004aec <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f043 0304 	orr.w	r3, r3, #4
 8004ae8:	61fb      	str	r3, [r7, #28]
 8004aea:	e005      	b.n	8004af8 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	f043 0310 	orr.w	r3, r3, #16
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	e000      	b.n	8004af8 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004af6:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	69fa      	ldr	r2, [r7, #28]
 8004afe:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004b00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004b04:	2100      	movs	r1, #0
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fc10 	bl	800532c <HAL_ETH_WritePHYRegister>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00b      	beq.n	8004b2a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004b16:	6939      	ldr	r1, [r7, #16]
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 fdc5 	bl	80056a8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e0d6      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004b2a:	20ff      	movs	r0, #255	; 0xff
 8004b2c:	f7fe fe2e 	bl	800378c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 80a4 	beq.w	8004c82 <HAL_ETH_Init+0x2d6>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b3a:	f7fe fe1b 	bl	8003774 <HAL_GetTick>
 8004b3e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004b40:	f107 030c 	add.w	r3, r7, #12
 8004b44:	461a      	mov	r2, r3
 8004b46:	2101      	movs	r1, #1
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fb87 	bl	800525c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004b4e:	f7fe fe11 	bl	8003774 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d90f      	bls.n	8004b80 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004b64:	6939      	ldr	r1, [r7, #16]
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 fd9e 	bl	80056a8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e0ab      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f003 0304 	and.w	r3, r3, #4
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d0da      	beq.n	8004b40 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004b8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b8e:	2100      	movs	r1, #0
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 fbcb 	bl	800532c <HAL_ETH_WritePHYRegister>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004ba0:	6939      	ldr	r1, [r7, #16]
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 fd80 	bl	80056a8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e091      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bb4:	f7fe fdde 	bl	8003774 <HAL_GetTick>
 8004bb8:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004bba:	f107 030c 	add.w	r3, r7, #12
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fb4a 	bl	800525c <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004bc8:	f7fe fdd4 	bl	8003774 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d90f      	bls.n	8004bfa <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004bde:	6939      	ldr	r1, [r7, #16]
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 fd61 	bl	80056a8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e06e      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f003 0320 	and.w	r3, r3, #32
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0da      	beq.n	8004bba <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004c04:	f107 030c 	add.w	r3, r7, #12
 8004c08:	461a      	mov	r2, r3
 8004c0a:	2110      	movs	r1, #16
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 fb25 	bl	800525c <HAL_ETH_ReadPHYRegister>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00b      	beq.n	8004c30 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004c1c:	6939      	ldr	r1, [r7, #16]
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fd42 	bl	80056a8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e053      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d012      	beq.n	8004c60 <HAL_ETH_Init+0x2b4>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c40:	60da      	str	r2, [r3, #12]
 8004c42:	e010      	b.n	8004c66 <HAL_ETH_Init+0x2ba>
 8004c44:	03938700 	.word	0x03938700
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	40013800 	.word	0x40013800
 8004c50:	01312cff 	.word	0x01312cff
 8004c54:	02160ebf 	.word	0x02160ebf
 8004c58:	05f5e0ff 	.word	0x05f5e0ff
 8004c5c:	08f0d17f 	.word	0x08f0d17f
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d003      	beq.n	8004c78 <HAL_ETH_Init+0x2cc>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	609a      	str	r2, [r3, #8]
 8004c76:	e026      	b.n	8004cc6 <HAL_ETH_Init+0x31a>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c7e:	609a      	str	r2, [r3, #8]
 8004c80:	e021      	b.n	8004cc6 <HAL_ETH_Init+0x31a>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	08db      	lsrs	r3, r3, #3
 8004c88:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	085b      	lsrs	r3, r3, #1
 8004c90:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004c92:	4313      	orrs	r3, r2
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	461a      	mov	r2, r3
 8004c98:	2100      	movs	r1, #0
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 fb46 	bl	800532c <HAL_ETH_WritePHYRegister>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00b      	beq.n	8004cbe <HAL_ETH_Init+0x312>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004caa:	6939      	ldr	r1, [r7, #16]
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fcfb 	bl	80056a8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e00c      	b.n	8004cd8 <HAL_ETH_Init+0x32c>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004cbe:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004cc2:	f7fe fd63 	bl	800378c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004cc6:	6939      	ldr	r1, [r7, #16]
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 fced 	bl	80056a8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3720      	adds	r7, #32
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_ETH_DMATxDescListInit+0x20>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e051      	b.n	8004da4 <HAL_ETH_DMATxDescListInit+0xc4>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004d16:	2300      	movs	r3, #0
 8004d18:	617b      	str	r3, [r7, #20]
 8004d1a:	e030      	b.n	8004d7e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	015b      	lsls	r3, r3, #5
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	4413      	add	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d2c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004d34:	fb02 f303 	mul.w	r3, r2, r3
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d105      	bne.n	8004d56 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d208      	bcs.n	8004d72 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	3301      	adds	r3, #1
 8004d64:	015b      	lsls	r3, r3, #5
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	60da      	str	r2, [r3, #12]
 8004d70:	e002      	b.n	8004d78 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d3ca      	bcc.n	8004d1c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004d90:	6113      	str	r3, [r2, #16]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	371c      	adds	r7, #28
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d101      	bne.n	8004dd0 <HAL_ETH_DMARxDescListInit+0x20>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e055      	b.n	8004e7c <HAL_ETH_DMARxDescListInit+0xcc>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004de6:	2300      	movs	r3, #0
 8004de8:	617b      	str	r3, [r7, #20]
 8004dea:	e034      	b.n	8004e56 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	015b      	lsls	r3, r3, #5
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	4413      	add	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004dfc:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004e04:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004e0c:	fb02 f303 	mul.w	r3, r2, r3
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	4413      	add	r3, r2
 8004e14:	461a      	mov	r2, r3
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d105      	bne.n	8004e2e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d208      	bcs.n	8004e4a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	015b      	lsls	r3, r3, #5
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4413      	add	r3, r2
 8004e42:	461a      	mov	r2, r3
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	60da      	str	r2, [r3, #12]
 8004e48:	e002      	b.n	8004e50 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	3301      	adds	r3, #1
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d3c6      	bcc.n	8004dec <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004e68:	60d3      	str	r3, [r2, #12]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_ETH_TransmitFrame+0x24>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e0cc      	b.n	8005046 <HAL_ETH_TransmitFrame+0x1be>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e0b7      	b.n	8005046 <HAL_ETH_TransmitFrame+0x1be>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	da09      	bge.n	8004ef4 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2212      	movs	r2, #18
 8004ee4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e0a8      	b.n	8005046 <HAL_ETH_TransmitFrame+0x1be>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d915      	bls.n	8004f2a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	4a54      	ldr	r2, [pc, #336]	; (8005054 <HAL_ETH_TransmitFrame+0x1cc>)
 8004f02:	fba2 2303 	umull	r2, r3, r2, r3
 8004f06:	0a9b      	lsrs	r3, r3, #10
 8004f08:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	4b51      	ldr	r3, [pc, #324]	; (8005054 <HAL_ETH_TransmitFrame+0x1cc>)
 8004f0e:	fba3 1302 	umull	r1, r3, r3, r2
 8004f12:	0a9b      	lsrs	r3, r3, #10
 8004f14:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004f18:	fb01 f303 	mul.w	r3, r1, r3
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d005      	beq.n	8004f2e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	3301      	adds	r3, #1
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	e001      	b.n	8004f2e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d11c      	bne.n	8004f6e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004f42:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004f4e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004f5e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	461a      	mov	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004f6c:	e04b      	b.n	8005006 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8004f6e:	2300      	movs	r3, #0
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	e044      	b.n	8004ffe <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004f82:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d107      	bne.n	8004f9a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004f98:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004fa2:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d116      	bne.n	8004fdc <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004fbc:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	4a25      	ldr	r2, [pc, #148]	; (8005058 <HAL_ETH_TransmitFrame+0x1d0>)
 8004fc2:	fb03 f202 	mul.w	r2, r3, r2
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004fce:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004fda:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004fea:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	613b      	str	r3, [r7, #16]
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	429a      	cmp	r2, r3
 8005004:	d3b6      	bcc.n	8004f74 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	f003 0304 	and.w	r3, r3, #4
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00d      	beq.n	8005034 <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005020:	461a      	mov	r2, r3
 8005022:	2304      	movs	r3, #4
 8005024:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800502e:	461a      	mov	r2, r3
 8005030:	2300      	movs	r3, #0
 8005032:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	ac02b00b 	.word	0xac02b00b
 8005058:	fffffa0c 	.word	0xfffffa0c

0800505c <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8005072:	2302      	movs	r3, #2
 8005074:	e074      	b.n	8005160 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2202      	movs	r2, #2
 8005082:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8005086:	e05a      	b.n	800513e <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3301      	adds	r3, #1
 800508c:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800509c:	d10d      	bne.n	80050ba <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	461a      	mov	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	629a      	str	r2, [r3, #40]	; 0x28
 80050b8:	e041      	b.n	800513e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10b      	bne.n	80050e0 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	461a      	mov	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	629a      	str	r2, [r3, #40]	; 0x28
 80050de:	e02e      	b.n	800513e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d103      	bne.n	8005102 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0c1b      	lsrs	r3, r3, #16
 800510a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800510e:	1f1a      	subs	r2, r3, #4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005118:	689a      	ldr	r2, [r3, #8]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	461a      	mov	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800513a:	2300      	movs	r3, #0
 800513c:	e010      	b.n	8005160 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	db02      	blt.n	800514e <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b03      	cmp	r3, #3
 800514c:	d99c      	bls.n	8005088 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
}
 8005160:	4618      	mov	r0, r3
 8005162:	3714      	adds	r7, #20
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005182:	2b40      	cmp	r3, #64	; 0x40
 8005184:	d112      	bne.n	80051ac <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f004 fb1a 	bl	80097c0 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005194:	461a      	mov	r2, r3
 8005196:	2340      	movs	r3, #64	; 0x40
 8005198:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051aa:	e01a      	b.n	80051e2 <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d111      	bne.n	80051e2 <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f838 	bl	8005234 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051cc:	461a      	mov	r2, r3
 80051ce:	2301      	movs	r3, #1
 80051d0:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ea:	461a      	mov	r2, r3
 80051ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80051f0:	6153      	str	r3, [r2, #20]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005204:	d112      	bne.n	800522c <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f81e 	bl	8005248 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005214:	461a      	mov	r2, r3
 8005216:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800521a:	6153      	str	r3, [r2, #20]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800522c:	bf00      	nop
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	460b      	mov	r3, r1
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b82      	cmp	r3, #130	; 0x82
 800527c:	d101      	bne.n	8005282 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800527e:	2302      	movs	r3, #2
 8005280:	e050      	b.n	8005324 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2282      	movs	r2, #130	; 0x82
 8005286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f003 031c 	and.w	r3, r3, #28
 8005298:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8a1b      	ldrh	r3, [r3, #16]
 800529e:	02db      	lsls	r3, r3, #11
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80052a8:	897b      	ldrh	r3, [r7, #10]
 80052aa:	019b      	lsls	r3, r3, #6
 80052ac:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f023 0302 	bic.w	r3, r3, #2
 80052bc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f043 0301 	orr.w	r3, r3, #1
 80052c4:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80052ce:	f7fe fa51 	bl	8003774 <HAL_GetTick>
 80052d2:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052d4:	e015      	b.n	8005302 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 80052d6:	f7fe fa4d 	bl	8003774 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e4:	d309      	bcc.n	80052fa <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e014      	b.n	8005324 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1e4      	bne.n	80052d6 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	b29b      	uxth	r3, r3
 8005314:	461a      	mov	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3718      	adds	r7, #24
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	460b      	mov	r3, r1
 8005336:	607a      	str	r2, [r7, #4]
 8005338:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800533e:	2300      	movs	r3, #0
 8005340:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b42      	cmp	r3, #66	; 0x42
 800534c:	d101      	bne.n	8005352 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800534e:	2302      	movs	r3, #2
 8005350:	e04e      	b.n	80053f0 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2242      	movs	r2, #66	; 0x42
 8005356:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f003 031c 	and.w	r3, r3, #28
 8005368:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8a1b      	ldrh	r3, [r3, #16]
 800536e:	02db      	lsls	r3, r3, #11
 8005370:	b29b      	uxth	r3, r3
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	4313      	orrs	r3, r2
 8005376:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8005378:	897b      	ldrh	r3, [r7, #10]
 800537a:	019b      	lsls	r3, r3, #6
 800537c:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	4313      	orrs	r3, r2
 8005384:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f043 0302 	orr.w	r3, r3, #2
 800538c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f043 0301 	orr.w	r3, r3, #1
 8005394:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	b29a      	uxth	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80053a8:	f7fe f9e4 	bl	8003774 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80053ae:	e015      	b.n	80053dc <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80053b0:	f7fe f9e0 	bl	8003774 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053be:	d309      	bcc.n	80053d4 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e00d      	b.n	80053f0 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e4      	bne.n	80053b0 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3718      	adds	r7, #24
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005406:	2b01      	cmp	r3, #1
 8005408:	d101      	bne.n	800540e <HAL_ETH_Start+0x16>
 800540a:	2302      	movs	r3, #2
 800540c:	e01f      	b.n	800544e <HAL_ETH_Start+0x56>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2202      	movs	r2, #2
 800541a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 fb40 	bl	8005aa4 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fb77 	bl	8005b18 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fc06 	bl	8005c3c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 fbab 	bl	8005b8c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fbd4 	bl	8005be4 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8005456:	b580      	push	{r7, lr}
 8005458:	b082      	sub	sp, #8
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <HAL_ETH_Stop+0x16>
 8005468:	2302      	movs	r3, #2
 800546a:	e01f      	b.n	80054ac <HAL_ETH_Stop+0x56>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fb9b 	bl	8005bb8 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fbc4 	bl	8005c10 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fb62 	bl	8005b52 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 fbd4 	bl	8005c3c <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 fb22 	bl	8005ade <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3708      	adds	r7, #8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 80054be:	2300      	movs	r3, #0
 80054c0:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_ETH_ConfigMAC+0x1c>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e0e4      	b.n	800569a <HAL_ETH_ConfigMAC+0x1e6>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f000 80b1 	beq.w	800564a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	4b6c      	ldr	r3, [pc, #432]	; (80056a4 <HAL_ETH_ConfigMAC+0x1f0>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005500:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8005506:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800550c:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8005512:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8005518:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800551e:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8005524:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800552a:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8005530:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8005536:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800553c:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8005542:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800555a:	2001      	movs	r0, #1
 800555c:	f7fe f916 	bl	800378c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005570:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8005576:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800557c:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8005582:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005588:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800558e:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800559a:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800559c:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80055a6:	2001      	movs	r0, #1
 80055a8:	f7fe f8f0 	bl	800378c <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80055bc:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80055c6:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80055d6:	4013      	ands	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055de:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80055e4:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80055ea:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80055f0:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80055f6:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80055fc:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005614:	2001      	movs	r0, #1
 8005616:	f7fe f8b9 	bl	800378c <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69db      	ldr	r3, [r3, #28]
 8005638:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800563a:	2001      	movs	r0, #1
 800563c:	f7fe f8a6 	bl	800378c <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	61da      	str	r2, [r3, #28]
 8005648:	e01e      	b.n	8005688 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005658:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4313      	orrs	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800567a:	2001      	movs	r0, #1
 800567c:	f7fe f886 	bl	800378c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	ff20810f 	.word	0xff20810f

080056a8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b0b0      	sub	sp, #192	; 0xc0
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d007      	beq.n	80056ce <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056c4:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80056cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80056ce:	2300      	movs	r3, #0
 80056d0:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80056d2:	2300      	movs	r3, #0
 80056d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80056d6:	2300      	movs	r3, #0
 80056d8:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80056da:	2300      	movs	r3, #0
 80056dc:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80056de:	2300      	movs	r3, #0
 80056e0:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80056e2:	2300      	movs	r3, #0
 80056e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	69db      	ldr	r3, [r3, #28]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d103      	bne.n	80056f6 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80056ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056f2:	663b      	str	r3, [r7, #96]	; 0x60
 80056f4:	e001      	b.n	80056fa <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80056f6:	2300      	movs	r3, #0
 80056f8:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80056fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056fe:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005700:	2300      	movs	r3, #0
 8005702:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005704:	2300      	movs	r3, #0
 8005706:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005708:	2300      	movs	r3, #0
 800570a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800570c:	2300      	movs	r3, #0
 800570e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005710:	2300      	movs	r3, #0
 8005712:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005714:	2340      	movs	r3, #64	; 0x40
 8005716:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005718:	2300      	movs	r3, #0
 800571a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800571e:	2300      	movs	r3, #0
 8005720:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005724:	2300      	movs	r3, #0
 8005726:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800572a:	2300      	movs	r3, #0
 800572c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005730:	2300      	movs	r3, #0
 8005732:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005736:	2300      	movs	r3, #0
 8005738:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 800573c:	2300      	movs	r3, #0
 800573e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005742:	2300      	movs	r3, #0
 8005744:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005748:	2380      	movs	r3, #128	; 0x80
 800574a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800574e:	2300      	movs	r3, #0
 8005750:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005754:	2300      	movs	r3, #0
 8005756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800575a:	2300      	movs	r3, #0
 800575c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005760:	2300      	movs	r3, #0
 8005762:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005766:	2300      	movs	r3, #0
 8005768:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 800576c:	2300      	movs	r3, #0
 800576e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800577c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005780:	4baa      	ldr	r3, [pc, #680]	; (8005a2c <ETH_MACDMAConfig+0x384>)
 8005782:	4013      	ands	r3, r2
 8005784:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005788:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800578a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800578c:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800578e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005790:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8005792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005794:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800579a:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800579c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800579e:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80057a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80057a2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80057a8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80057aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80057ac:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80057ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80057b0:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80057b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80057b4:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80057b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80057b8:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80057ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80057bc:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80057be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057c2:	4313      	orrs	r3, r2
 80057c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057d0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80057dc:	2001      	movs	r0, #1
 80057de:	f7fd ffd5 	bl	800378c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057ea:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80057ec:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80057ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80057f0:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80057f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80057f4:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80057f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80057fa:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80057fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005800:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005802:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005806:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005808:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800580c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005810:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005818:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800581a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005826:	2001      	movs	r0, #1
 8005828:	f7fd ffb0 	bl	800378c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005834:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800583e:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005848:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005854:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005858:	f64f 7341 	movw	r3, #65345	; 0xff41
 800585c:	4013      	ands	r3, r2
 800585e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005862:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005866:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005868:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800586c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800586e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005872:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005874:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005878:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800587a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800587e:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005880:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005884:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005886:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005898:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80058a4:	2001      	movs	r0, #1
 80058a6:	f7fd ff71 	bl	800378c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058b2:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80058b4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80058b8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80058ce:	2001      	movs	r0, #1
 80058d0:	f7fd ff5c 	bl	800378c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058dc:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80058de:	2300      	movs	r3, #0
 80058e0:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80058e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058e6:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80058ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80058f0:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80058f2:	2300      	movs	r3, #0
 80058f4:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80058fa:	2300      	movs	r3, #0
 80058fc:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80058fe:	2300      	movs	r3, #0
 8005900:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005902:	2304      	movs	r3, #4
 8005904:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005906:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800590a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800590c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005910:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005912:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005916:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005918:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800591c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800591e:	2380      	movs	r3, #128	; 0x80
 8005920:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8005922:	2300      	movs	r3, #0
 8005924:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005926:	2300      	movs	r3, #0
 8005928:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005938:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800593c:	4b3c      	ldr	r3, [pc, #240]	; (8005a30 <ETH_MACDMAConfig+0x388>)
 800593e:	4013      	ands	r3, r2
 8005940:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005944:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005946:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005948:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800594a:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800594c:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800594e:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005950:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005952:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005954:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005956:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005958:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800595a:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800595c:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005960:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005962:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005964:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005966:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800596a:	4313      	orrs	r3, r2
 800596c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005978:	461a      	mov	r2, r3
 800597a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800597e:	6193      	str	r3, [r2, #24]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800598e:	2001      	movs	r0, #1
 8005990:	f7fd fefc 	bl	800378c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800599c:	461a      	mov	r2, r3
 800599e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80059a2:	6193      	str	r3, [r2, #24]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80059a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80059a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80059a8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80059aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80059ac:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80059ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80059b0:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80059b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80059b4:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80059b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059b8:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80059ba:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80059bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80059be:	4313      	orrs	r3, r2
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6812      	ldr	r2, [r2, #0]
 80059c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80059c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80059cc:	6013      	str	r3, [r2, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80059dc:	2001      	movs	r0, #1
 80059de:	f7fd fed5 	bl	800378c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059ea:	461a      	mov	r2, r3
 80059ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80059f0:	6013      	str	r3, [r2, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d10d      	bne.n	8005a16 <ETH_MACDMAConfig+0x36e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6812      	ldr	r2, [r2, #0]
 8005a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a10:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005a14:	61d3      	str	r3, [r2, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f808 	bl	8005a34 <ETH_MACAddressConfig>
}
 8005a24:	bf00      	nop
 8005a26:	37c0      	adds	r7, #192	; 0xc0
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	ff20810f 	.word	0xff20810f
 8005a30:	f8de3f23 	.word	0xf8de3f23

08005a34 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b087      	sub	sp, #28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	3305      	adds	r3, #5
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	021b      	lsls	r3, r3, #8
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	3204      	adds	r2, #4
 8005a4c:	7812      	ldrb	r2, [r2, #0]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	4b11      	ldr	r3, [pc, #68]	; (8005a9c <ETH_MACAddressConfig+0x68>)
 8005a56:	4413      	add	r3, r2
 8005a58:	461a      	mov	r2, r3
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	3303      	adds	r3, #3
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	061a      	lsls	r2, r3, #24
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3302      	adds	r3, #2
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	041b      	lsls	r3, r3, #16
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3301      	adds	r3, #1
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	021b      	lsls	r3, r3, #8
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	7812      	ldrb	r2, [r2, #0]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	4b06      	ldr	r3, [pc, #24]	; (8005aa0 <ETH_MACAddressConfig+0x6c>)
 8005a86:	4413      	add	r3, r2
 8005a88:	461a      	mov	r2, r3
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	6013      	str	r3, [r2, #0]
}
 8005a8e:	bf00      	nop
 8005a90:	371c      	adds	r7, #28
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop
 8005a9c:	40028040 	.word	0x40028040
 8005aa0:	40028044 	.word	0x40028044

08005aa4 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0208 	orr.w	r2, r2, #8
 8005abe:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ac8:	2001      	movs	r0, #1
 8005aca:	f000 f8dd 	bl	8005c88 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	601a      	str	r2, [r3, #0]
}
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b084      	sub	sp, #16
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0208 	bic.w	r2, r2, #8
 8005af8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b02:	2001      	movs	r0, #1
 8005b04:	f000 f8c0 	bl	8005c88 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	601a      	str	r2, [r3, #0]
}
 8005b10:	bf00      	nop
 8005b12:	3710      	adds	r7, #16
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f042 0204 	orr.w	r2, r2, #4
 8005b32:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b3c:	2001      	movs	r0, #1
 8005b3e:	f000 f8a3 	bl	8005c88 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	601a      	str	r2, [r3, #0]
}
 8005b4a:	bf00      	nop
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b084      	sub	sp, #16
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f022 0204 	bic.w	r2, r2, #4
 8005b6c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b76:	2001      	movs	r0, #1
 8005b78:	f000 f886 	bl	8005c88 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	601a      	str	r2, [r3, #0]
}
 8005b84:	bf00      	nop
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6812      	ldr	r2, [r2, #0]
 8005ba2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ba6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005baa:	6193      	str	r3, [r2, #24]
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6812      	ldr	r2, [r2, #0]
 8005bce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bd2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005bd6:	6193      	str	r3, [r2, #24]
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	6812      	ldr	r2, [r2, #0]
 8005bfa:	f043 0302 	orr.w	r3, r3, #2
 8005bfe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005c02:	6193      	str	r3, [r2, #24]
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	f023 0302 	bic.w	r3, r3, #2
 8005c2a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005c2e:	6193      	str	r3, [r2, #24]
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005c5e:	6193      	str	r3, [r2, #24]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005c6c:	2001      	movs	r0, #1
 8005c6e:	f000 f80b 	bl	8005c88 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005c7c:	6193      	str	r3, [r2, #24]
}
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005c90:	4b0b      	ldr	r3, [pc, #44]	; (8005cc0 <ETH_Delay+0x38>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a0b      	ldr	r2, [pc, #44]	; (8005cc4 <ETH_Delay+0x3c>)
 8005c96:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9a:	0a5b      	lsrs	r3, r3, #9
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ca2:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005ca4:	bf00      	nop
  } 
  while (Delay --);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	1e5a      	subs	r2, r3, #1
 8005caa:	60fa      	str	r2, [r7, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1f9      	bne.n	8005ca4 <ETH_Delay+0x1c>
}
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	20000094 	.word	0x20000094
 8005cc4:	10624dd3 	.word	0x10624dd3

08005cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b089      	sub	sp, #36	; 0x24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005cde:	2300      	movs	r3, #0
 8005ce0:	61fb      	str	r3, [r7, #28]
 8005ce2:	e16b      	b.n	8005fbc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	f040 815a 	bne.w	8005fb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d005      	beq.n	8005d1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d130      	bne.n	8005d7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	2203      	movs	r2, #3
 8005d26:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	69ba      	ldr	r2, [r7, #24]
 8005d48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d50:	2201      	movs	r2, #1
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	43db      	mvns	r3, r3
 8005d5a:	69ba      	ldr	r2, [r7, #24]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	091b      	lsrs	r3, r3, #4
 8005d66:	f003 0201 	and.w	r2, r3, #1
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69ba      	ldr	r2, [r7, #24]
 8005d7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	2b03      	cmp	r3, #3
 8005d86:	d017      	beq.n	8005db8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	2203      	movs	r2, #3
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	69ba      	ldr	r2, [r7, #24]
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f003 0303 	and.w	r3, r3, #3
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d123      	bne.n	8005e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	08da      	lsrs	r2, r3, #3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3208      	adds	r2, #8
 8005dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	f003 0307 	and.w	r3, r3, #7
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	220f      	movs	r2, #15
 8005ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8005de0:	43db      	mvns	r3, r3
 8005de2:	69ba      	ldr	r2, [r7, #24]
 8005de4:	4013      	ands	r3, r2
 8005de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	fa02 f303 	lsl.w	r3, r2, r3
 8005df8:	69ba      	ldr	r2, [r7, #24]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	08da      	lsrs	r2, r3, #3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	3208      	adds	r2, #8
 8005e06:	69b9      	ldr	r1, [r7, #24]
 8005e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	2203      	movs	r2, #3
 8005e18:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1c:	43db      	mvns	r3, r3
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	4013      	ands	r3, r2
 8005e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f003 0203 	and.w	r2, r3, #3
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	fa02 f303 	lsl.w	r3, r2, r3
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 80b4 	beq.w	8005fb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	4b60      	ldr	r3, [pc, #384]	; (8005fd4 <HAL_GPIO_Init+0x30c>)
 8005e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e56:	4a5f      	ldr	r2, [pc, #380]	; (8005fd4 <HAL_GPIO_Init+0x30c>)
 8005e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8005e5e:	4b5d      	ldr	r3, [pc, #372]	; (8005fd4 <HAL_GPIO_Init+0x30c>)
 8005e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e66:	60fb      	str	r3, [r7, #12]
 8005e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e6a:	4a5b      	ldr	r2, [pc, #364]	; (8005fd8 <HAL_GPIO_Init+0x310>)
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	089b      	lsrs	r3, r3, #2
 8005e70:	3302      	adds	r3, #2
 8005e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	220f      	movs	r2, #15
 8005e82:	fa02 f303 	lsl.w	r3, r2, r3
 8005e86:	43db      	mvns	r3, r3
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a52      	ldr	r2, [pc, #328]	; (8005fdc <HAL_GPIO_Init+0x314>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d02b      	beq.n	8005eee <HAL_GPIO_Init+0x226>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a51      	ldr	r2, [pc, #324]	; (8005fe0 <HAL_GPIO_Init+0x318>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d025      	beq.n	8005eea <HAL_GPIO_Init+0x222>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a50      	ldr	r2, [pc, #320]	; (8005fe4 <HAL_GPIO_Init+0x31c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d01f      	beq.n	8005ee6 <HAL_GPIO_Init+0x21e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a4f      	ldr	r2, [pc, #316]	; (8005fe8 <HAL_GPIO_Init+0x320>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d019      	beq.n	8005ee2 <HAL_GPIO_Init+0x21a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a4e      	ldr	r2, [pc, #312]	; (8005fec <HAL_GPIO_Init+0x324>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d013      	beq.n	8005ede <HAL_GPIO_Init+0x216>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a4d      	ldr	r2, [pc, #308]	; (8005ff0 <HAL_GPIO_Init+0x328>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d00d      	beq.n	8005eda <HAL_GPIO_Init+0x212>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a4c      	ldr	r2, [pc, #304]	; (8005ff4 <HAL_GPIO_Init+0x32c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d007      	beq.n	8005ed6 <HAL_GPIO_Init+0x20e>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a4b      	ldr	r2, [pc, #300]	; (8005ff8 <HAL_GPIO_Init+0x330>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d101      	bne.n	8005ed2 <HAL_GPIO_Init+0x20a>
 8005ece:	2307      	movs	r3, #7
 8005ed0:	e00e      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005ed2:	2308      	movs	r3, #8
 8005ed4:	e00c      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005ed6:	2306      	movs	r3, #6
 8005ed8:	e00a      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005eda:	2305      	movs	r3, #5
 8005edc:	e008      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005ede:	2304      	movs	r3, #4
 8005ee0:	e006      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e004      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e002      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005eea:	2301      	movs	r3, #1
 8005eec:	e000      	b.n	8005ef0 <HAL_GPIO_Init+0x228>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	69fa      	ldr	r2, [r7, #28]
 8005ef2:	f002 0203 	and.w	r2, r2, #3
 8005ef6:	0092      	lsls	r2, r2, #2
 8005ef8:	4093      	lsls	r3, r2
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f00:	4935      	ldr	r1, [pc, #212]	; (8005fd8 <HAL_GPIO_Init+0x310>)
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	089b      	lsrs	r3, r3, #2
 8005f06:	3302      	adds	r3, #2
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f0e:	4b3b      	ldr	r3, [pc, #236]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	43db      	mvns	r3, r3
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005f32:	4a32      	ldr	r2, [pc, #200]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005f38:	4b30      	ldr	r3, [pc, #192]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	43db      	mvns	r3, r3
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	4013      	ands	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d003      	beq.n	8005f5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005f54:	69ba      	ldr	r2, [r7, #24]
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f5c:	4a27      	ldr	r2, [pc, #156]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f62:	4b26      	ldr	r3, [pc, #152]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f86:	4a1d      	ldr	r2, [pc, #116]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f8c:	4b1b      	ldr	r3, [pc, #108]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	43db      	mvns	r3, r3
 8005f96:	69ba      	ldr	r2, [r7, #24]
 8005f98:	4013      	ands	r3, r2
 8005f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005fb0:	4a12      	ldr	r2, [pc, #72]	; (8005ffc <HAL_GPIO_Init+0x334>)
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	61fb      	str	r3, [r7, #28]
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	2b0f      	cmp	r3, #15
 8005fc0:	f67f ae90 	bls.w	8005ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005fc4:	bf00      	nop
 8005fc6:	bf00      	nop
 8005fc8:	3724      	adds	r7, #36	; 0x24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	40023800 	.word	0x40023800
 8005fd8:	40013800 	.word	0x40013800
 8005fdc:	40020000 	.word	0x40020000
 8005fe0:	40020400 	.word	0x40020400
 8005fe4:	40020800 	.word	0x40020800
 8005fe8:	40020c00 	.word	0x40020c00
 8005fec:	40021000 	.word	0x40021000
 8005ff0:	40021400 	.word	0x40021400
 8005ff4:	40021800 	.word	0x40021800
 8005ff8:	40021c00 	.word	0x40021c00
 8005ffc:	40013c00 	.word	0x40013c00

08006000 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691a      	ldr	r2, [r3, #16]
 8006010:	887b      	ldrh	r3, [r7, #2]
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006018:	2301      	movs	r3, #1
 800601a:	73fb      	strb	r3, [r7, #15]
 800601c:	e001      	b.n	8006022 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800601e:	2300      	movs	r3, #0
 8006020:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006022:	7bfb      	ldrb	r3, [r7, #15]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	460b      	mov	r3, r1
 800603a:	807b      	strh	r3, [r7, #2]
 800603c:	4613      	mov	r3, r2
 800603e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006040:	787b      	ldrb	r3, [r7, #1]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006046:	887a      	ldrh	r2, [r7, #2]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800604c:	e003      	b.n	8006056 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800604e:	887b      	ldrh	r3, [r7, #2]
 8006050:	041a      	lsls	r2, r3, #16
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	619a      	str	r2, [r3, #24]
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
	...

08006064 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b086      	sub	sp, #24
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e267      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d075      	beq.n	800616e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006082:	4b88      	ldr	r3, [pc, #544]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f003 030c 	and.w	r3, r3, #12
 800608a:	2b04      	cmp	r3, #4
 800608c:	d00c      	beq.n	80060a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800608e:	4b85      	ldr	r3, [pc, #532]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006096:	2b08      	cmp	r3, #8
 8006098:	d112      	bne.n	80060c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800609a:	4b82      	ldr	r3, [pc, #520]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060a6:	d10b      	bne.n	80060c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060a8:	4b7e      	ldr	r3, [pc, #504]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d05b      	beq.n	800616c <HAL_RCC_OscConfig+0x108>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d157      	bne.n	800616c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e242      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060c8:	d106      	bne.n	80060d8 <HAL_RCC_OscConfig+0x74>
 80060ca:	4b76      	ldr	r3, [pc, #472]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a75      	ldr	r2, [pc, #468]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	e01d      	b.n	8006114 <HAL_RCC_OscConfig+0xb0>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060e0:	d10c      	bne.n	80060fc <HAL_RCC_OscConfig+0x98>
 80060e2:	4b70      	ldr	r3, [pc, #448]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a6f      	ldr	r2, [pc, #444]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060ec:	6013      	str	r3, [r2, #0]
 80060ee:	4b6d      	ldr	r3, [pc, #436]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a6c      	ldr	r2, [pc, #432]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060f8:	6013      	str	r3, [r2, #0]
 80060fa:	e00b      	b.n	8006114 <HAL_RCC_OscConfig+0xb0>
 80060fc:	4b69      	ldr	r3, [pc, #420]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a68      	ldr	r2, [pc, #416]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006106:	6013      	str	r3, [r2, #0]
 8006108:	4b66      	ldr	r3, [pc, #408]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a65      	ldr	r2, [pc, #404]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 800610e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d013      	beq.n	8006144 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800611c:	f7fd fb2a 	bl	8003774 <HAL_GetTick>
 8006120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006122:	e008      	b.n	8006136 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006124:	f7fd fb26 	bl	8003774 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	2b64      	cmp	r3, #100	; 0x64
 8006130:	d901      	bls.n	8006136 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e207      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006136:	4b5b      	ldr	r3, [pc, #364]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d0f0      	beq.n	8006124 <HAL_RCC_OscConfig+0xc0>
 8006142:	e014      	b.n	800616e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006144:	f7fd fb16 	bl	8003774 <HAL_GetTick>
 8006148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800614a:	e008      	b.n	800615e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800614c:	f7fd fb12 	bl	8003774 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	2b64      	cmp	r3, #100	; 0x64
 8006158:	d901      	bls.n	800615e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e1f3      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800615e:	4b51      	ldr	r3, [pc, #324]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f0      	bne.n	800614c <HAL_RCC_OscConfig+0xe8>
 800616a:	e000      	b.n	800616e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800616c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d063      	beq.n	8006242 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800617a:	4b4a      	ldr	r3, [pc, #296]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 030c 	and.w	r3, r3, #12
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00b      	beq.n	800619e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006186:	4b47      	ldr	r3, [pc, #284]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800618e:	2b08      	cmp	r3, #8
 8006190:	d11c      	bne.n	80061cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006192:	4b44      	ldr	r3, [pc, #272]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d116      	bne.n	80061cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800619e:	4b41      	ldr	r3, [pc, #260]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 0302 	and.w	r3, r3, #2
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d005      	beq.n	80061b6 <HAL_RCC_OscConfig+0x152>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d001      	beq.n	80061b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e1c7      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061b6:	4b3b      	ldr	r3, [pc, #236]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	4937      	ldr	r1, [pc, #220]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061ca:	e03a      	b.n	8006242 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d020      	beq.n	8006216 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061d4:	4b34      	ldr	r3, [pc, #208]	; (80062a8 <HAL_RCC_OscConfig+0x244>)
 80061d6:	2201      	movs	r2, #1
 80061d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061da:	f7fd facb 	bl	8003774 <HAL_GetTick>
 80061de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061e0:	e008      	b.n	80061f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061e2:	f7fd fac7 	bl	8003774 <HAL_GetTick>
 80061e6:	4602      	mov	r2, r0
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d901      	bls.n	80061f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e1a8      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f4:	4b2b      	ldr	r3, [pc, #172]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d0f0      	beq.n	80061e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006200:	4b28      	ldr	r3, [pc, #160]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	00db      	lsls	r3, r3, #3
 800620e:	4925      	ldr	r1, [pc, #148]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006210:	4313      	orrs	r3, r2
 8006212:	600b      	str	r3, [r1, #0]
 8006214:	e015      	b.n	8006242 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006216:	4b24      	ldr	r3, [pc, #144]	; (80062a8 <HAL_RCC_OscConfig+0x244>)
 8006218:	2200      	movs	r2, #0
 800621a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800621c:	f7fd faaa 	bl	8003774 <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006224:	f7fd faa6 	bl	8003774 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e187      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006236:	4b1b      	ldr	r3, [pc, #108]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1f0      	bne.n	8006224 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d036      	beq.n	80062bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d016      	beq.n	8006284 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006256:	4b15      	ldr	r3, [pc, #84]	; (80062ac <HAL_RCC_OscConfig+0x248>)
 8006258:	2201      	movs	r2, #1
 800625a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800625c:	f7fd fa8a 	bl	8003774 <HAL_GetTick>
 8006260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006262:	e008      	b.n	8006276 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006264:	f7fd fa86 	bl	8003774 <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	2b02      	cmp	r3, #2
 8006270:	d901      	bls.n	8006276 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e167      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006276:	4b0b      	ldr	r3, [pc, #44]	; (80062a4 <HAL_RCC_OscConfig+0x240>)
 8006278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0f0      	beq.n	8006264 <HAL_RCC_OscConfig+0x200>
 8006282:	e01b      	b.n	80062bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006284:	4b09      	ldr	r3, [pc, #36]	; (80062ac <HAL_RCC_OscConfig+0x248>)
 8006286:	2200      	movs	r2, #0
 8006288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800628a:	f7fd fa73 	bl	8003774 <HAL_GetTick>
 800628e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006290:	e00e      	b.n	80062b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006292:	f7fd fa6f 	bl	8003774 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	2b02      	cmp	r3, #2
 800629e:	d907      	bls.n	80062b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e150      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
 80062a4:	40023800 	.word	0x40023800
 80062a8:	42470000 	.word	0x42470000
 80062ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062b0:	4b88      	ldr	r3, [pc, #544]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80062b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1ea      	bne.n	8006292 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f000 8097 	beq.w	80063f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062ca:	2300      	movs	r3, #0
 80062cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ce:	4b81      	ldr	r3, [pc, #516]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10f      	bne.n	80062fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062da:	2300      	movs	r3, #0
 80062dc:	60bb      	str	r3, [r7, #8]
 80062de:	4b7d      	ldr	r3, [pc, #500]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80062e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e2:	4a7c      	ldr	r2, [pc, #496]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80062e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062e8:	6413      	str	r3, [r2, #64]	; 0x40
 80062ea:	4b7a      	ldr	r3, [pc, #488]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80062ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062f2:	60bb      	str	r3, [r7, #8]
 80062f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062f6:	2301      	movs	r3, #1
 80062f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062fa:	4b77      	ldr	r3, [pc, #476]	; (80064d8 <HAL_RCC_OscConfig+0x474>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006302:	2b00      	cmp	r3, #0
 8006304:	d118      	bne.n	8006338 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006306:	4b74      	ldr	r3, [pc, #464]	; (80064d8 <HAL_RCC_OscConfig+0x474>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a73      	ldr	r2, [pc, #460]	; (80064d8 <HAL_RCC_OscConfig+0x474>)
 800630c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006312:	f7fd fa2f 	bl	8003774 <HAL_GetTick>
 8006316:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006318:	e008      	b.n	800632c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800631a:	f7fd fa2b 	bl	8003774 <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	2b02      	cmp	r3, #2
 8006326:	d901      	bls.n	800632c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e10c      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800632c:	4b6a      	ldr	r3, [pc, #424]	; (80064d8 <HAL_RCC_OscConfig+0x474>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006334:	2b00      	cmp	r3, #0
 8006336:	d0f0      	beq.n	800631a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d106      	bne.n	800634e <HAL_RCC_OscConfig+0x2ea>
 8006340:	4b64      	ldr	r3, [pc, #400]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006344:	4a63      	ldr	r2, [pc, #396]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006346:	f043 0301 	orr.w	r3, r3, #1
 800634a:	6713      	str	r3, [r2, #112]	; 0x70
 800634c:	e01c      	b.n	8006388 <HAL_RCC_OscConfig+0x324>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	2b05      	cmp	r3, #5
 8006354:	d10c      	bne.n	8006370 <HAL_RCC_OscConfig+0x30c>
 8006356:	4b5f      	ldr	r3, [pc, #380]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800635a:	4a5e      	ldr	r2, [pc, #376]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 800635c:	f043 0304 	orr.w	r3, r3, #4
 8006360:	6713      	str	r3, [r2, #112]	; 0x70
 8006362:	4b5c      	ldr	r3, [pc, #368]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006366:	4a5b      	ldr	r2, [pc, #364]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006368:	f043 0301 	orr.w	r3, r3, #1
 800636c:	6713      	str	r3, [r2, #112]	; 0x70
 800636e:	e00b      	b.n	8006388 <HAL_RCC_OscConfig+0x324>
 8006370:	4b58      	ldr	r3, [pc, #352]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006374:	4a57      	ldr	r2, [pc, #348]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006376:	f023 0301 	bic.w	r3, r3, #1
 800637a:	6713      	str	r3, [r2, #112]	; 0x70
 800637c:	4b55      	ldr	r3, [pc, #340]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 800637e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006380:	4a54      	ldr	r2, [pc, #336]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006382:	f023 0304 	bic.w	r3, r3, #4
 8006386:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d015      	beq.n	80063bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006390:	f7fd f9f0 	bl	8003774 <HAL_GetTick>
 8006394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006396:	e00a      	b.n	80063ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006398:	f7fd f9ec 	bl	8003774 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d901      	bls.n	80063ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e0cb      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063ae:	4b49      	ldr	r3, [pc, #292]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80063b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0ee      	beq.n	8006398 <HAL_RCC_OscConfig+0x334>
 80063ba:	e014      	b.n	80063e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063bc:	f7fd f9da 	bl	8003774 <HAL_GetTick>
 80063c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063c2:	e00a      	b.n	80063da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063c4:	f7fd f9d6 	bl	8003774 <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e0b5      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063da:	4b3e      	ldr	r3, [pc, #248]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80063dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1ee      	bne.n	80063c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063e6:	7dfb      	ldrb	r3, [r7, #23]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d105      	bne.n	80063f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063ec:	4b39      	ldr	r3, [pc, #228]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80063ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f0:	4a38      	ldr	r2, [pc, #224]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80063f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 80a1 	beq.w	8006544 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006402:	4b34      	ldr	r3, [pc, #208]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 030c 	and.w	r3, r3, #12
 800640a:	2b08      	cmp	r3, #8
 800640c:	d05c      	beq.n	80064c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	2b02      	cmp	r3, #2
 8006414:	d141      	bne.n	800649a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006416:	4b31      	ldr	r3, [pc, #196]	; (80064dc <HAL_RCC_OscConfig+0x478>)
 8006418:	2200      	movs	r2, #0
 800641a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800641c:	f7fd f9aa 	bl	8003774 <HAL_GetTick>
 8006420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006424:	f7fd f9a6 	bl	8003774 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e087      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006436:	4b27      	ldr	r3, [pc, #156]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1f0      	bne.n	8006424 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	69da      	ldr	r2, [r3, #28]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	431a      	orrs	r2, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006450:	019b      	lsls	r3, r3, #6
 8006452:	431a      	orrs	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006458:	085b      	lsrs	r3, r3, #1
 800645a:	3b01      	subs	r3, #1
 800645c:	041b      	lsls	r3, r3, #16
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006464:	061b      	lsls	r3, r3, #24
 8006466:	491b      	ldr	r1, [pc, #108]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 8006468:	4313      	orrs	r3, r2
 800646a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800646c:	4b1b      	ldr	r3, [pc, #108]	; (80064dc <HAL_RCC_OscConfig+0x478>)
 800646e:	2201      	movs	r2, #1
 8006470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006472:	f7fd f97f 	bl	8003774 <HAL_GetTick>
 8006476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006478:	e008      	b.n	800648c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800647a:	f7fd f97b 	bl	8003774 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	2b02      	cmp	r3, #2
 8006486:	d901      	bls.n	800648c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e05c      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800648c:	4b11      	ldr	r3, [pc, #68]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d0f0      	beq.n	800647a <HAL_RCC_OscConfig+0x416>
 8006498:	e054      	b.n	8006544 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800649a:	4b10      	ldr	r3, [pc, #64]	; (80064dc <HAL_RCC_OscConfig+0x478>)
 800649c:	2200      	movs	r2, #0
 800649e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a0:	f7fd f968 	bl	8003774 <HAL_GetTick>
 80064a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064a6:	e008      	b.n	80064ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064a8:	f7fd f964 	bl	8003774 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d901      	bls.n	80064ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e045      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064ba:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <HAL_RCC_OscConfig+0x470>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1f0      	bne.n	80064a8 <HAL_RCC_OscConfig+0x444>
 80064c6:	e03d      	b.n	8006544 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d107      	bne.n	80064e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e038      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
 80064d4:	40023800 	.word	0x40023800
 80064d8:	40007000 	.word	0x40007000
 80064dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064e0:	4b1b      	ldr	r3, [pc, #108]	; (8006550 <HAL_RCC_OscConfig+0x4ec>)
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d028      	beq.n	8006540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d121      	bne.n	8006540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006506:	429a      	cmp	r2, r3
 8006508:	d11a      	bne.n	8006540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006510:	4013      	ands	r3, r2
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006516:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006518:	4293      	cmp	r3, r2
 800651a:	d111      	bne.n	8006540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006526:	085b      	lsrs	r3, r3, #1
 8006528:	3b01      	subs	r3, #1
 800652a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800652c:	429a      	cmp	r2, r3
 800652e:	d107      	bne.n	8006540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800653c:	429a      	cmp	r2, r3
 800653e:	d001      	beq.n	8006544 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e000      	b.n	8006546 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3718      	adds	r7, #24
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40023800 	.word	0x40023800

08006554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d101      	bne.n	8006568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e0cc      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006568:	4b68      	ldr	r3, [pc, #416]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	429a      	cmp	r2, r3
 8006574:	d90c      	bls.n	8006590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006576:	4b65      	ldr	r3, [pc, #404]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 8006578:	683a      	ldr	r2, [r7, #0]
 800657a:	b2d2      	uxtb	r2, r2
 800657c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800657e:	4b63      	ldr	r3, [pc, #396]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0307 	and.w	r3, r3, #7
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	429a      	cmp	r2, r3
 800658a:	d001      	beq.n	8006590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e0b8      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d020      	beq.n	80065de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d005      	beq.n	80065b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065a8:	4b59      	ldr	r3, [pc, #356]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	4a58      	ldr	r2, [pc, #352]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80065b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0308 	and.w	r3, r3, #8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d005      	beq.n	80065cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065c0:	4b53      	ldr	r3, [pc, #332]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	4a52      	ldr	r2, [pc, #328]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80065ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065cc:	4b50      	ldr	r3, [pc, #320]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	494d      	ldr	r1, [pc, #308]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d044      	beq.n	8006674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d107      	bne.n	8006602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065f2:	4b47      	ldr	r3, [pc, #284]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d119      	bne.n	8006632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e07f      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	2b02      	cmp	r3, #2
 8006608:	d003      	beq.n	8006612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800660e:	2b03      	cmp	r3, #3
 8006610:	d107      	bne.n	8006622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006612:	4b3f      	ldr	r3, [pc, #252]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d109      	bne.n	8006632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e06f      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006622:	4b3b      	ldr	r3, [pc, #236]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0302 	and.w	r3, r3, #2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e067      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006632:	4b37      	ldr	r3, [pc, #220]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f023 0203 	bic.w	r2, r3, #3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	4934      	ldr	r1, [pc, #208]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 8006640:	4313      	orrs	r3, r2
 8006642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006644:	f7fd f896 	bl	8003774 <HAL_GetTick>
 8006648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800664a:	e00a      	b.n	8006662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800664c:	f7fd f892 	bl	8003774 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	f241 3288 	movw	r2, #5000	; 0x1388
 800665a:	4293      	cmp	r3, r2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e04f      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006662:	4b2b      	ldr	r3, [pc, #172]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 020c 	and.w	r2, r3, #12
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	429a      	cmp	r2, r3
 8006672:	d1eb      	bne.n	800664c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006674:	4b25      	ldr	r3, [pc, #148]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0307 	and.w	r3, r3, #7
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	429a      	cmp	r2, r3
 8006680:	d20c      	bcs.n	800669c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006682:	4b22      	ldr	r3, [pc, #136]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800668a:	4b20      	ldr	r3, [pc, #128]	; (800670c <HAL_RCC_ClockConfig+0x1b8>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0307 	and.w	r3, r3, #7
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	429a      	cmp	r2, r3
 8006696:	d001      	beq.n	800669c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e032      	b.n	8006702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0304 	and.w	r3, r3, #4
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d008      	beq.n	80066ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066a8:	4b19      	ldr	r3, [pc, #100]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	4916      	ldr	r1, [pc, #88]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0308 	and.w	r3, r3, #8
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d009      	beq.n	80066da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066c6:	4b12      	ldr	r3, [pc, #72]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	490e      	ldr	r1, [pc, #56]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80066da:	f000 f889 	bl	80067f0 <HAL_RCC_GetSysClockFreq>
 80066de:	4602      	mov	r2, r0
 80066e0:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <HAL_RCC_ClockConfig+0x1bc>)
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	091b      	lsrs	r3, r3, #4
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	490a      	ldr	r1, [pc, #40]	; (8006714 <HAL_RCC_ClockConfig+0x1c0>)
 80066ec:	5ccb      	ldrb	r3, [r1, r3]
 80066ee:	fa22 f303 	lsr.w	r3, r2, r3
 80066f2:	4a09      	ldr	r2, [pc, #36]	; (8006718 <HAL_RCC_ClockConfig+0x1c4>)
 80066f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80066f6:	4b09      	ldr	r3, [pc, #36]	; (800671c <HAL_RCC_ClockConfig+0x1c8>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7fc fc2e 	bl	8002f5c <HAL_InitTick>

  return HAL_OK;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop
 800670c:	40023c00 	.word	0x40023c00
 8006710:	40023800 	.word	0x40023800
 8006714:	0801f080 	.word	0x0801f080
 8006718:	20000094 	.word	0x20000094
 800671c:	20000098 	.word	0x20000098

08006720 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b08c      	sub	sp, #48	; 0x30
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d129      	bne.n	8006786 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8006732:	2300      	movs	r3, #0
 8006734:	61bb      	str	r3, [r7, #24]
 8006736:	4b2b      	ldr	r3, [pc, #172]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673a:	4a2a      	ldr	r2, [pc, #168]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 800673c:	f043 0301 	orr.w	r3, r3, #1
 8006740:	6313      	str	r3, [r2, #48]	; 0x30
 8006742:	4b28      	ldr	r3, [pc, #160]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	61bb      	str	r3, [r7, #24]
 800674c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800674e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006754:	2302      	movs	r3, #2
 8006756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006758:	2303      	movs	r3, #3
 800675a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800675c:	2300      	movs	r3, #0
 800675e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8006760:	2300      	movs	r3, #0
 8006762:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006764:	f107 031c 	add.w	r3, r7, #28
 8006768:	4619      	mov	r1, r3
 800676a:	481f      	ldr	r0, [pc, #124]	; (80067e8 <HAL_RCC_MCOConfig+0xc8>)
 800676c:	f7ff faac 	bl	8005cc8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8006770:	4b1c      	ldr	r3, [pc, #112]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	430b      	orrs	r3, r1
 800677e:	4919      	ldr	r1, [pc, #100]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006780:	4313      	orrs	r3, r2
 8006782:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8006784:	e029      	b.n	80067da <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8006786:	2300      	movs	r3, #0
 8006788:	617b      	str	r3, [r7, #20]
 800678a:	4b16      	ldr	r3, [pc, #88]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 800678c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678e:	4a15      	ldr	r2, [pc, #84]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006790:	f043 0304 	orr.w	r3, r3, #4
 8006794:	6313      	str	r3, [r2, #48]	; 0x30
 8006796:	4b13      	ldr	r3, [pc, #76]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 8006798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800679a:	f003 0304 	and.w	r3, r3, #4
 800679e:	617b      	str	r3, [r7, #20]
 80067a0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80067a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067a8:	2302      	movs	r3, #2
 80067aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067ac:	2303      	movs	r3, #3
 80067ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b0:	2300      	movs	r3, #0
 80067b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80067b4:	2300      	movs	r3, #0
 80067b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80067b8:	f107 031c 	add.w	r3, r7, #28
 80067bc:	4619      	mov	r1, r3
 80067be:	480b      	ldr	r0, [pc, #44]	; (80067ec <HAL_RCC_MCOConfig+0xcc>)
 80067c0:	f7ff fa82 	bl	8005cc8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 80067c4:	4b07      	ldr	r3, [pc, #28]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	00d9      	lsls	r1, r3, #3
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	430b      	orrs	r3, r1
 80067d4:	4903      	ldr	r1, [pc, #12]	; (80067e4 <HAL_RCC_MCOConfig+0xc4>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	608b      	str	r3, [r1, #8]
}
 80067da:	bf00      	nop
 80067dc:	3730      	adds	r7, #48	; 0x30
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	40023800 	.word	0x40023800
 80067e8:	40020000 	.word	0x40020000
 80067ec:	40020800 	.word	0x40020800

080067f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067f4:	b090      	sub	sp, #64	; 0x40
 80067f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80067f8:	2300      	movs	r3, #0
 80067fa:	637b      	str	r3, [r7, #52]	; 0x34
 80067fc:	2300      	movs	r3, #0
 80067fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006800:	2300      	movs	r3, #0
 8006802:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006804:	2300      	movs	r3, #0
 8006806:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006808:	4b59      	ldr	r3, [pc, #356]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f003 030c 	and.w	r3, r3, #12
 8006810:	2b08      	cmp	r3, #8
 8006812:	d00d      	beq.n	8006830 <HAL_RCC_GetSysClockFreq+0x40>
 8006814:	2b08      	cmp	r3, #8
 8006816:	f200 80a1 	bhi.w	800695c <HAL_RCC_GetSysClockFreq+0x16c>
 800681a:	2b00      	cmp	r3, #0
 800681c:	d002      	beq.n	8006824 <HAL_RCC_GetSysClockFreq+0x34>
 800681e:	2b04      	cmp	r3, #4
 8006820:	d003      	beq.n	800682a <HAL_RCC_GetSysClockFreq+0x3a>
 8006822:	e09b      	b.n	800695c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006824:	4b53      	ldr	r3, [pc, #332]	; (8006974 <HAL_RCC_GetSysClockFreq+0x184>)
 8006826:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006828:	e09b      	b.n	8006962 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800682a:	4b53      	ldr	r3, [pc, #332]	; (8006978 <HAL_RCC_GetSysClockFreq+0x188>)
 800682c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800682e:	e098      	b.n	8006962 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006830:	4b4f      	ldr	r3, [pc, #316]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006838:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800683a:	4b4d      	ldr	r3, [pc, #308]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d028      	beq.n	8006898 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006846:	4b4a      	ldr	r3, [pc, #296]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	099b      	lsrs	r3, r3, #6
 800684c:	2200      	movs	r2, #0
 800684e:	623b      	str	r3, [r7, #32]
 8006850:	627a      	str	r2, [r7, #36]	; 0x24
 8006852:	6a3b      	ldr	r3, [r7, #32]
 8006854:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006858:	2100      	movs	r1, #0
 800685a:	4b47      	ldr	r3, [pc, #284]	; (8006978 <HAL_RCC_GetSysClockFreq+0x188>)
 800685c:	fb03 f201 	mul.w	r2, r3, r1
 8006860:	2300      	movs	r3, #0
 8006862:	fb00 f303 	mul.w	r3, r0, r3
 8006866:	4413      	add	r3, r2
 8006868:	4a43      	ldr	r2, [pc, #268]	; (8006978 <HAL_RCC_GetSysClockFreq+0x188>)
 800686a:	fba0 1202 	umull	r1, r2, r0, r2
 800686e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006870:	460a      	mov	r2, r1
 8006872:	62ba      	str	r2, [r7, #40]	; 0x28
 8006874:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006876:	4413      	add	r3, r2
 8006878:	62fb      	str	r3, [r7, #44]	; 0x2c
 800687a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800687c:	2200      	movs	r2, #0
 800687e:	61bb      	str	r3, [r7, #24]
 8006880:	61fa      	str	r2, [r7, #28]
 8006882:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006886:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800688a:	f7f9 fcf1 	bl	8000270 <__aeabi_uldivmod>
 800688e:	4602      	mov	r2, r0
 8006890:	460b      	mov	r3, r1
 8006892:	4613      	mov	r3, r2
 8006894:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006896:	e053      	b.n	8006940 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006898:	4b35      	ldr	r3, [pc, #212]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	099b      	lsrs	r3, r3, #6
 800689e:	2200      	movs	r2, #0
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	617a      	str	r2, [r7, #20]
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80068aa:	f04f 0b00 	mov.w	fp, #0
 80068ae:	4652      	mov	r2, sl
 80068b0:	465b      	mov	r3, fp
 80068b2:	f04f 0000 	mov.w	r0, #0
 80068b6:	f04f 0100 	mov.w	r1, #0
 80068ba:	0159      	lsls	r1, r3, #5
 80068bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068c0:	0150      	lsls	r0, r2, #5
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	ebb2 080a 	subs.w	r8, r2, sl
 80068ca:	eb63 090b 	sbc.w	r9, r3, fp
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	f04f 0300 	mov.w	r3, #0
 80068d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80068da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80068de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80068e2:	ebb2 0408 	subs.w	r4, r2, r8
 80068e6:	eb63 0509 	sbc.w	r5, r3, r9
 80068ea:	f04f 0200 	mov.w	r2, #0
 80068ee:	f04f 0300 	mov.w	r3, #0
 80068f2:	00eb      	lsls	r3, r5, #3
 80068f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068f8:	00e2      	lsls	r2, r4, #3
 80068fa:	4614      	mov	r4, r2
 80068fc:	461d      	mov	r5, r3
 80068fe:	eb14 030a 	adds.w	r3, r4, sl
 8006902:	603b      	str	r3, [r7, #0]
 8006904:	eb45 030b 	adc.w	r3, r5, fp
 8006908:	607b      	str	r3, [r7, #4]
 800690a:	f04f 0200 	mov.w	r2, #0
 800690e:	f04f 0300 	mov.w	r3, #0
 8006912:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006916:	4629      	mov	r1, r5
 8006918:	028b      	lsls	r3, r1, #10
 800691a:	4621      	mov	r1, r4
 800691c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006920:	4621      	mov	r1, r4
 8006922:	028a      	lsls	r2, r1, #10
 8006924:	4610      	mov	r0, r2
 8006926:	4619      	mov	r1, r3
 8006928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800692a:	2200      	movs	r2, #0
 800692c:	60bb      	str	r3, [r7, #8]
 800692e:	60fa      	str	r2, [r7, #12]
 8006930:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006934:	f7f9 fc9c 	bl	8000270 <__aeabi_uldivmod>
 8006938:	4602      	mov	r2, r0
 800693a:	460b      	mov	r3, r1
 800693c:	4613      	mov	r3, r2
 800693e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006940:	4b0b      	ldr	r3, [pc, #44]	; (8006970 <HAL_RCC_GetSysClockFreq+0x180>)
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	0c1b      	lsrs	r3, r3, #16
 8006946:	f003 0303 	and.w	r3, r3, #3
 800694a:	3301      	adds	r3, #1
 800694c:	005b      	lsls	r3, r3, #1
 800694e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006950:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006954:	fbb2 f3f3 	udiv	r3, r2, r3
 8006958:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800695a:	e002      	b.n	8006962 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800695c:	4b05      	ldr	r3, [pc, #20]	; (8006974 <HAL_RCC_GetSysClockFreq+0x184>)
 800695e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006964:	4618      	mov	r0, r3
 8006966:	3740      	adds	r7, #64	; 0x40
 8006968:	46bd      	mov	sp, r7
 800696a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800696e:	bf00      	nop
 8006970:	40023800 	.word	0x40023800
 8006974:	00f42400 	.word	0x00f42400
 8006978:	017d7840 	.word	0x017d7840

0800697c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800697c:	b480      	push	{r7}
 800697e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006980:	4b03      	ldr	r3, [pc, #12]	; (8006990 <HAL_RCC_GetHCLKFreq+0x14>)
 8006982:	681b      	ldr	r3, [r3, #0]
}
 8006984:	4618      	mov	r0, r3
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	20000094 	.word	0x20000094

08006994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006998:	f7ff fff0 	bl	800697c <HAL_RCC_GetHCLKFreq>
 800699c:	4602      	mov	r2, r0
 800699e:	4b05      	ldr	r3, [pc, #20]	; (80069b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	0a9b      	lsrs	r3, r3, #10
 80069a4:	f003 0307 	and.w	r3, r3, #7
 80069a8:	4903      	ldr	r1, [pc, #12]	; (80069b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069aa:	5ccb      	ldrb	r3, [r1, r3]
 80069ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	40023800 	.word	0x40023800
 80069b8:	0801f090 	.word	0x0801f090

080069bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80069c0:	f7ff ffdc 	bl	800697c <HAL_RCC_GetHCLKFreq>
 80069c4:	4602      	mov	r2, r0
 80069c6:	4b05      	ldr	r3, [pc, #20]	; (80069dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	0b5b      	lsrs	r3, r3, #13
 80069cc:	f003 0307 	and.w	r3, r3, #7
 80069d0:	4903      	ldr	r1, [pc, #12]	; (80069e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069d2:	5ccb      	ldrb	r3, [r1, r3]
 80069d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069d8:	4618      	mov	r0, r3
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	40023800 	.word	0x40023800
 80069e0:	0801f090 	.word	0x0801f090

080069e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	220f      	movs	r2, #15
 80069f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069f4:	4b12      	ldr	r3, [pc, #72]	; (8006a40 <HAL_RCC_GetClockConfig+0x5c>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f003 0203 	and.w	r2, r3, #3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006a00:	4b0f      	ldr	r3, [pc, #60]	; (8006a40 <HAL_RCC_GetClockConfig+0x5c>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006a0c:	4b0c      	ldr	r3, [pc, #48]	; (8006a40 <HAL_RCC_GetClockConfig+0x5c>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006a18:	4b09      	ldr	r3, [pc, #36]	; (8006a40 <HAL_RCC_GetClockConfig+0x5c>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	08db      	lsrs	r3, r3, #3
 8006a1e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a26:	4b07      	ldr	r3, [pc, #28]	; (8006a44 <HAL_RCC_GetClockConfig+0x60>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0207 	and.w	r2, r3, #7
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	601a      	str	r2, [r3, #0]
}
 8006a32:	bf00      	nop
 8006a34:	370c      	adds	r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	40023800 	.word	0x40023800
 8006a44:	40023c00 	.word	0x40023c00

08006a48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e07b      	b.n	8006b52 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d108      	bne.n	8006a74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a6a:	d009      	beq.n	8006a80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	61da      	str	r2, [r3, #28]
 8006a72:	e005      	b.n	8006a80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d106      	bne.n	8006aa0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f7fc f902 	bl	8002ca4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	f003 0302 	and.w	r3, r3, #2
 8006adc:	431a      	orrs	r2, r3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006af0:	431a      	orrs	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006afa:	431a      	orrs	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b04:	ea42 0103 	orr.w	r1, r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	0c1b      	lsrs	r3, r3, #16
 8006b1e:	f003 0104 	and.w	r1, r3, #4
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b26:	f003 0210 	and.w	r2, r3, #16
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69da      	ldr	r2, [r3, #28]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b088      	sub	sp, #32
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	60f8      	str	r0, [r7, #12]
 8006b62:	60b9      	str	r1, [r7, #8]
 8006b64:	603b      	str	r3, [r7, #0]
 8006b66:	4613      	mov	r3, r2
 8006b68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d101      	bne.n	8006b7c <HAL_SPI_Transmit+0x22>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e126      	b.n	8006dca <HAL_SPI_Transmit+0x270>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b84:	f7fc fdf6 	bl	8003774 <HAL_GetTick>
 8006b88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006b8a:	88fb      	ldrh	r3, [r7, #6]
 8006b8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d002      	beq.n	8006ba0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006b9a:	2302      	movs	r3, #2
 8006b9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006b9e:	e10b      	b.n	8006db8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d002      	beq.n	8006bac <HAL_SPI_Transmit+0x52>
 8006ba6:	88fb      	ldrh	r3, [r7, #6]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d102      	bne.n	8006bb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bb0:	e102      	b.n	8006db8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2203      	movs	r2, #3
 8006bb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	88fa      	ldrh	r2, [r7, #6]
 8006bca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	88fa      	ldrh	r2, [r7, #6]
 8006bd0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bf8:	d10f      	bne.n	8006c1a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c24:	2b40      	cmp	r3, #64	; 0x40
 8006c26:	d007      	beq.n	8006c38 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c40:	d14b      	bne.n	8006cda <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_SPI_Transmit+0xf6>
 8006c4a:	8afb      	ldrh	r3, [r7, #22]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d13e      	bne.n	8006cce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c54:	881a      	ldrh	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c60:	1c9a      	adds	r2, r3, #2
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c74:	e02b      	b.n	8006cce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d112      	bne.n	8006caa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c88:	881a      	ldrh	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c94:	1c9a      	adds	r2, r3, #2
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	b29a      	uxth	r2, r3
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ca8:	e011      	b.n	8006cce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006caa:	f7fc fd63 	bl	8003774 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d803      	bhi.n	8006cc2 <HAL_SPI_Transmit+0x168>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc0:	d102      	bne.n	8006cc8 <HAL_SPI_Transmit+0x16e>
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d102      	bne.n	8006cce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ccc:	e074      	b.n	8006db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1ce      	bne.n	8006c76 <HAL_SPI_Transmit+0x11c>
 8006cd8:	e04c      	b.n	8006d74 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <HAL_SPI_Transmit+0x18e>
 8006ce2:	8afb      	ldrh	r3, [r7, #22]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d140      	bne.n	8006d6a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	330c      	adds	r3, #12
 8006cf2:	7812      	ldrb	r2, [r2, #0]
 8006cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cfa:	1c5a      	adds	r2, r3, #1
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	3b01      	subs	r3, #1
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006d0e:	e02c      	b.n	8006d6a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d113      	bne.n	8006d46 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	330c      	adds	r3, #12
 8006d28:	7812      	ldrb	r2, [r2, #0]
 8006d2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	b29a      	uxth	r2, r3
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d44:	e011      	b.n	8006d6a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d46:	f7fc fd15 	bl	8003774 <HAL_GetTick>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	1ad3      	subs	r3, r2, r3
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d803      	bhi.n	8006d5e <HAL_SPI_Transmit+0x204>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d5c:	d102      	bne.n	8006d64 <HAL_SPI_Transmit+0x20a>
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d102      	bne.n	8006d6a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d68:	e026      	b.n	8006db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1cd      	bne.n	8006d10 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d74:	69ba      	ldr	r2, [r7, #24]
 8006d76:	6839      	ldr	r1, [r7, #0]
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f000 fbcb 	bl	8007514 <SPI_EndRxTxTransaction>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2220      	movs	r2, #32
 8006d88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10a      	bne.n	8006da8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d92:	2300      	movs	r3, #0
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	613b      	str	r3, [r7, #16]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	613b      	str	r3, [r7, #16]
 8006da6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006db0:	2301      	movs	r3, #1
 8006db2:	77fb      	strb	r3, [r7, #31]
 8006db4:	e000      	b.n	8006db8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006db6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006dc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3720      	adds	r7, #32
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b088      	sub	sp, #32
 8006dd6:	af02      	add	r7, sp, #8
 8006dd8:	60f8      	str	r0, [r7, #12]
 8006dda:	60b9      	str	r1, [r7, #8]
 8006ddc:	603b      	str	r3, [r7, #0]
 8006dde:	4613      	mov	r3, r2
 8006de0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dee:	d112      	bne.n	8006e16 <HAL_SPI_Receive+0x44>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10e      	bne.n	8006e16 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2204      	movs	r2, #4
 8006dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006e00:	88fa      	ldrh	r2, [r7, #6]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	4613      	mov	r3, r2
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	68b9      	ldr	r1, [r7, #8]
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 f8f1 	bl	8006ff4 <HAL_SPI_TransmitReceive>
 8006e12:	4603      	mov	r3, r0
 8006e14:	e0ea      	b.n	8006fec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d101      	bne.n	8006e24 <HAL_SPI_Receive+0x52>
 8006e20:	2302      	movs	r3, #2
 8006e22:	e0e3      	b.n	8006fec <HAL_SPI_Receive+0x21a>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e2c:	f7fc fca2 	bl	8003774 <HAL_GetTick>
 8006e30:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d002      	beq.n	8006e44 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006e3e:	2302      	movs	r3, #2
 8006e40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e42:	e0ca      	b.n	8006fda <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <HAL_SPI_Receive+0x7e>
 8006e4a:	88fb      	ldrh	r3, [r7, #6]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d102      	bne.n	8006e56 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e54:	e0c1      	b.n	8006fda <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2204      	movs	r2, #4
 8006e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	88fa      	ldrh	r2, [r7, #6]
 8006e6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	88fa      	ldrh	r2, [r7, #6]
 8006e74:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e9c:	d10f      	bne.n	8006ebe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006eac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ebc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec8:	2b40      	cmp	r3, #64	; 0x40
 8006eca:	d007      	beq.n	8006edc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006eda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d162      	bne.n	8006faa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ee4:	e02e      	b.n	8006f44 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d115      	bne.n	8006f20 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f103 020c 	add.w	r2, r3, #12
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f00:	7812      	ldrb	r2, [r2, #0]
 8006f02:	b2d2      	uxtb	r2, r2
 8006f04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f1e:	e011      	b.n	8006f44 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f20:	f7fc fc28 	bl	8003774 <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	683a      	ldr	r2, [r7, #0]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d803      	bhi.n	8006f38 <HAL_SPI_Receive+0x166>
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f36:	d102      	bne.n	8006f3e <HAL_SPI_Receive+0x16c>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d102      	bne.n	8006f44 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006f42:	e04a      	b.n	8006fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1cb      	bne.n	8006ee6 <HAL_SPI_Receive+0x114>
 8006f4e:	e031      	b.n	8006fb4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d113      	bne.n	8006f86 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68da      	ldr	r2, [r3, #12]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f68:	b292      	uxth	r2, r2
 8006f6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f70:	1c9a      	adds	r2, r3, #2
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f84:	e011      	b.n	8006faa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f86:	f7fc fbf5 	bl	8003774 <HAL_GetTick>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d803      	bhi.n	8006f9e <HAL_SPI_Receive+0x1cc>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9c:	d102      	bne.n	8006fa4 <HAL_SPI_Receive+0x1d2>
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d102      	bne.n	8006faa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006fa4:	2303      	movs	r3, #3
 8006fa6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006fa8:	e017      	b.n	8006fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1cd      	bne.n	8006f50 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	6839      	ldr	r1, [r7, #0]
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 fa45 	bl	8007448 <SPI_EndRxTransaction>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d002      	beq.n	8006fca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2220      	movs	r2, #32
 8006fc8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	75fb      	strb	r3, [r7, #23]
 8006fd6:	e000      	b.n	8006fda <HAL_SPI_Receive+0x208>
  }

error :
 8006fd8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3718      	adds	r7, #24
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b08c      	sub	sp, #48	; 0x30
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	60b9      	str	r1, [r7, #8]
 8006ffe:	607a      	str	r2, [r7, #4]
 8007000:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007002:	2301      	movs	r3, #1
 8007004:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007006:	2300      	movs	r3, #0
 8007008:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007012:	2b01      	cmp	r3, #1
 8007014:	d101      	bne.n	800701a <HAL_SPI_TransmitReceive+0x26>
 8007016:	2302      	movs	r3, #2
 8007018:	e18a      	b.n	8007330 <HAL_SPI_TransmitReceive+0x33c>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007022:	f7fc fba7 	bl	8003774 <HAL_GetTick>
 8007026:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800702e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007038:	887b      	ldrh	r3, [r7, #2]
 800703a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800703c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007040:	2b01      	cmp	r3, #1
 8007042:	d00f      	beq.n	8007064 <HAL_SPI_TransmitReceive+0x70>
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800704a:	d107      	bne.n	800705c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d103      	bne.n	800705c <HAL_SPI_TransmitReceive+0x68>
 8007054:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007058:	2b04      	cmp	r3, #4
 800705a:	d003      	beq.n	8007064 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800705c:	2302      	movs	r3, #2
 800705e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007062:	e15b      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d005      	beq.n	8007076 <HAL_SPI_TransmitReceive+0x82>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <HAL_SPI_TransmitReceive+0x82>
 8007070:	887b      	ldrh	r3, [r7, #2]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d103      	bne.n	800707e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800707c:	e14e      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007084:	b2db      	uxtb	r3, r3
 8007086:	2b04      	cmp	r3, #4
 8007088:	d003      	beq.n	8007092 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2205      	movs	r2, #5
 800708e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	887a      	ldrh	r2, [r7, #2]
 80070a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	887a      	ldrh	r2, [r7, #2]
 80070a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	68ba      	ldr	r2, [r7, #8]
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	887a      	ldrh	r2, [r7, #2]
 80070b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	887a      	ldrh	r2, [r7, #2]
 80070ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d2:	2b40      	cmp	r3, #64	; 0x40
 80070d4:	d007      	beq.n	80070e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	68db      	ldr	r3, [r3, #12]
 80070ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070ee:	d178      	bne.n	80071e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <HAL_SPI_TransmitReceive+0x10a>
 80070f8:	8b7b      	ldrh	r3, [r7, #26]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d166      	bne.n	80071cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007102:	881a      	ldrh	r2, [r3, #0]
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710e:	1c9a      	adds	r2, r3, #2
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007118:	b29b      	uxth	r3, r3
 800711a:	3b01      	subs	r3, #1
 800711c:	b29a      	uxth	r2, r3
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007122:	e053      	b.n	80071cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f003 0302 	and.w	r3, r3, #2
 800712e:	2b02      	cmp	r3, #2
 8007130:	d11b      	bne.n	800716a <HAL_SPI_TransmitReceive+0x176>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007136:	b29b      	uxth	r3, r3
 8007138:	2b00      	cmp	r3, #0
 800713a:	d016      	beq.n	800716a <HAL_SPI_TransmitReceive+0x176>
 800713c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713e:	2b01      	cmp	r3, #1
 8007140:	d113      	bne.n	800716a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007146:	881a      	ldrh	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007152:	1c9a      	adds	r2, r3, #2
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800715c:	b29b      	uxth	r3, r3
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007166:	2300      	movs	r3, #0
 8007168:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b01      	cmp	r3, #1
 8007176:	d119      	bne.n	80071ac <HAL_SPI_TransmitReceive+0x1b8>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800717c:	b29b      	uxth	r3, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d014      	beq.n	80071ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68da      	ldr	r2, [r3, #12]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718c:	b292      	uxth	r2, r2
 800718e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007194:	1c9a      	adds	r2, r3, #2
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800719e:	b29b      	uxth	r3, r3
 80071a0:	3b01      	subs	r3, #1
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071a8:	2301      	movs	r3, #1
 80071aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071ac:	f7fc fae2 	bl	8003774 <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d807      	bhi.n	80071cc <HAL_SPI_TransmitReceive+0x1d8>
 80071bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d003      	beq.n	80071cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80071ca:	e0a7      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1a6      	bne.n	8007124 <HAL_SPI_TransmitReceive+0x130>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071da:	b29b      	uxth	r3, r3
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1a1      	bne.n	8007124 <HAL_SPI_TransmitReceive+0x130>
 80071e0:	e07c      	b.n	80072dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d002      	beq.n	80071f0 <HAL_SPI_TransmitReceive+0x1fc>
 80071ea:	8b7b      	ldrh	r3, [r7, #26]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d16b      	bne.n	80072c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	330c      	adds	r3, #12
 80071fa:	7812      	ldrb	r2, [r2, #0]
 80071fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007202:	1c5a      	adds	r2, r3, #1
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b29a      	uxth	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007216:	e057      	b.n	80072c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f003 0302 	and.w	r3, r3, #2
 8007222:	2b02      	cmp	r3, #2
 8007224:	d11c      	bne.n	8007260 <HAL_SPI_TransmitReceive+0x26c>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800722a:	b29b      	uxth	r3, r3
 800722c:	2b00      	cmp	r3, #0
 800722e:	d017      	beq.n	8007260 <HAL_SPI_TransmitReceive+0x26c>
 8007230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007232:	2b01      	cmp	r3, #1
 8007234:	d114      	bne.n	8007260 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	330c      	adds	r3, #12
 8007240:	7812      	ldrb	r2, [r2, #0]
 8007242:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007252:	b29b      	uxth	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800725c:	2300      	movs	r3, #0
 800725e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b01      	cmp	r3, #1
 800726c:	d119      	bne.n	80072a2 <HAL_SPI_TransmitReceive+0x2ae>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007272:	b29b      	uxth	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d014      	beq.n	80072a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007294:	b29b      	uxth	r3, r3
 8007296:	3b01      	subs	r3, #1
 8007298:	b29a      	uxth	r2, r3
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800729e:	2301      	movs	r3, #1
 80072a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80072a2:	f7fc fa67 	bl	8003774 <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d803      	bhi.n	80072ba <HAL_SPI_TransmitReceive+0x2c6>
 80072b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b8:	d102      	bne.n	80072c0 <HAL_SPI_TransmitReceive+0x2cc>
 80072ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d103      	bne.n	80072c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80072c6:	e029      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1a2      	bne.n	8007218 <HAL_SPI_TransmitReceive+0x224>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d19d      	bne.n	8007218 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 f917 	bl	8007514 <SPI_EndRxTxTransaction>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d006      	beq.n	80072fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2220      	movs	r2, #32
 80072f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80072f8:	e010      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10b      	bne.n	800731a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007302:	2300      	movs	r3, #0
 8007304:	617b      	str	r3, [r7, #20]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	617b      	str	r3, [r7, #20]
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	e000      	b.n	800731c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800731a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2201      	movs	r2, #1
 8007320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800732c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007330:	4618      	mov	r0, r3
 8007332:	3730      	adds	r7, #48	; 0x30
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b088      	sub	sp, #32
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	603b      	str	r3, [r7, #0]
 8007344:	4613      	mov	r3, r2
 8007346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007348:	f7fc fa14 	bl	8003774 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007350:	1a9b      	subs	r3, r3, r2
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	4413      	add	r3, r2
 8007356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007358:	f7fc fa0c 	bl	8003774 <HAL_GetTick>
 800735c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800735e:	4b39      	ldr	r3, [pc, #228]	; (8007444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	015b      	lsls	r3, r3, #5
 8007364:	0d1b      	lsrs	r3, r3, #20
 8007366:	69fa      	ldr	r2, [r7, #28]
 8007368:	fb02 f303 	mul.w	r3, r2, r3
 800736c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800736e:	e054      	b.n	800741a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007376:	d050      	beq.n	800741a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007378:	f7fc f9fc 	bl	8003774 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	429a      	cmp	r2, r3
 8007386:	d902      	bls.n	800738e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d13d      	bne.n	800740a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685a      	ldr	r2, [r3, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800739c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073a6:	d111      	bne.n	80073cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073b0:	d004      	beq.n	80073bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073ba:	d107      	bne.n	80073cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d4:	d10f      	bne.n	80073f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e017      	b.n	800743a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007410:	2300      	movs	r3, #0
 8007412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	3b01      	subs	r3, #1
 8007418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	4013      	ands	r3, r2
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	429a      	cmp	r2, r3
 8007428:	bf0c      	ite	eq
 800742a:	2301      	moveq	r3, #1
 800742c:	2300      	movne	r3, #0
 800742e:	b2db      	uxtb	r3, r3
 8007430:	461a      	mov	r2, r3
 8007432:	79fb      	ldrb	r3, [r7, #7]
 8007434:	429a      	cmp	r2, r3
 8007436:	d19b      	bne.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	20000094 	.word	0x20000094

08007448 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800745c:	d111      	bne.n	8007482 <SPI_EndRxTransaction+0x3a>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007466:	d004      	beq.n	8007472 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007470:	d107      	bne.n	8007482 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007480:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800748a:	d12a      	bne.n	80074e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007494:	d012      	beq.n	80074bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	2200      	movs	r2, #0
 800749e:	2180      	movs	r1, #128	; 0x80
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f7ff ff49 	bl	8007338 <SPI_WaitFlagStateUntilTimeout>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d02d      	beq.n	8007508 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074b0:	f043 0220 	orr.w	r2, r3, #32
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e026      	b.n	800750a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	9300      	str	r3, [sp, #0]
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	2200      	movs	r2, #0
 80074c4:	2101      	movs	r1, #1
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f7ff ff36 	bl	8007338 <SPI_WaitFlagStateUntilTimeout>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d01a      	beq.n	8007508 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074d6:	f043 0220 	orr.w	r2, r3, #32
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80074de:	2303      	movs	r3, #3
 80074e0:	e013      	b.n	800750a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	2200      	movs	r2, #0
 80074ea:	2101      	movs	r1, #1
 80074ec:	68f8      	ldr	r0, [r7, #12]
 80074ee:	f7ff ff23 	bl	8007338 <SPI_WaitFlagStateUntilTimeout>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d007      	beq.n	8007508 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074fc:	f043 0220 	orr.w	r2, r3, #32
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e000      	b.n	800750a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
	...

08007514 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b088      	sub	sp, #32
 8007518:	af02      	add	r7, sp, #8
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007520:	4b1b      	ldr	r3, [pc, #108]	; (8007590 <SPI_EndRxTxTransaction+0x7c>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a1b      	ldr	r2, [pc, #108]	; (8007594 <SPI_EndRxTxTransaction+0x80>)
 8007526:	fba2 2303 	umull	r2, r3, r2, r3
 800752a:	0d5b      	lsrs	r3, r3, #21
 800752c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007530:	fb02 f303 	mul.w	r3, r2, r3
 8007534:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800753e:	d112      	bne.n	8007566 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2200      	movs	r2, #0
 8007548:	2180      	movs	r1, #128	; 0x80
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f7ff fef4 	bl	8007338 <SPI_WaitFlagStateUntilTimeout>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d016      	beq.n	8007584 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800755a:	f043 0220 	orr.w	r2, r3, #32
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e00f      	b.n	8007586 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00a      	beq.n	8007582 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	3b01      	subs	r3, #1
 8007570:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800757c:	2b80      	cmp	r3, #128	; 0x80
 800757e:	d0f2      	beq.n	8007566 <SPI_EndRxTxTransaction+0x52>
 8007580:	e000      	b.n	8007584 <SPI_EndRxTxTransaction+0x70>
        break;
 8007582:	bf00      	nop
  }

  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3718      	adds	r7, #24
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20000094 	.word	0x20000094
 8007594:	165e9f81 	.word	0x165e9f81

08007598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e041      	b.n	800762e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d106      	bne.n	80075c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7fb fbb8 	bl	8002d34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	3304      	adds	r3, #4
 80075d4:	4619      	mov	r1, r3
 80075d6:	4610      	mov	r0, r2
 80075d8:	f000 fafe 	bl	8007bd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3708      	adds	r7, #8
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b01      	cmp	r3, #1
 800764a:	d001      	beq.n	8007650 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e046      	b.n	80076de <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2202      	movs	r2, #2
 8007654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a23      	ldr	r2, [pc, #140]	; (80076ec <HAL_TIM_Base_Start+0xb4>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d022      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800766a:	d01d      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1f      	ldr	r2, [pc, #124]	; (80076f0 <HAL_TIM_Base_Start+0xb8>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d018      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a1e      	ldr	r2, [pc, #120]	; (80076f4 <HAL_TIM_Base_Start+0xbc>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d013      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a1c      	ldr	r2, [pc, #112]	; (80076f8 <HAL_TIM_Base_Start+0xc0>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d00e      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a1b      	ldr	r2, [pc, #108]	; (80076fc <HAL_TIM_Base_Start+0xc4>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d009      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a19      	ldr	r2, [pc, #100]	; (8007700 <HAL_TIM_Base_Start+0xc8>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d004      	beq.n	80076a8 <HAL_TIM_Base_Start+0x70>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a18      	ldr	r2, [pc, #96]	; (8007704 <HAL_TIM_Base_Start+0xcc>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d111      	bne.n	80076cc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f003 0307 	and.w	r3, r3, #7
 80076b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b06      	cmp	r3, #6
 80076b8:	d010      	beq.n	80076dc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f042 0201 	orr.w	r2, r2, #1
 80076c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ca:	e007      	b.n	80076dc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f042 0201 	orr.w	r2, r2, #1
 80076da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3714      	adds	r7, #20
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40000400 	.word	0x40000400
 80076f4:	40000800 	.word	0x40000800
 80076f8:	40000c00 	.word	0x40000c00
 80076fc:	40010400 	.word	0x40010400
 8007700:	40014000 	.word	0x40014000
 8007704:	40001800 	.word	0x40001800

08007708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b01      	cmp	r3, #1
 800771a:	d001      	beq.n	8007720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e04e      	b.n	80077be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2202      	movs	r2, #2
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68da      	ldr	r2, [r3, #12]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f042 0201 	orr.w	r2, r2, #1
 8007736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a23      	ldr	r2, [pc, #140]	; (80077cc <HAL_TIM_Base_Start_IT+0xc4>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d022      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774a:	d01d      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a1f      	ldr	r2, [pc, #124]	; (80077d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d018      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a1e      	ldr	r2, [pc, #120]	; (80077d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d013      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a1c      	ldr	r2, [pc, #112]	; (80077d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d00e      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a1b      	ldr	r2, [pc, #108]	; (80077dc <HAL_TIM_Base_Start_IT+0xd4>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d009      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a19      	ldr	r2, [pc, #100]	; (80077e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d004      	beq.n	8007788 <HAL_TIM_Base_Start_IT+0x80>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a18      	ldr	r2, [pc, #96]	; (80077e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d111      	bne.n	80077ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2b06      	cmp	r3, #6
 8007798:	d010      	beq.n	80077bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f042 0201 	orr.w	r2, r2, #1
 80077a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077aa:	e007      	b.n	80077bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f042 0201 	orr.w	r2, r2, #1
 80077ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	40010000 	.word	0x40010000
 80077d0:	40000400 	.word	0x40000400
 80077d4:	40000800 	.word	0x40000800
 80077d8:	40000c00 	.word	0x40000c00
 80077dc:	40010400 	.word	0x40010400
 80077e0:	40014000 	.word	0x40014000
 80077e4:	40001800 	.word	0x40001800

080077e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	f003 0302 	and.w	r3, r3, #2
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d122      	bne.n	8007844 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b02      	cmp	r3, #2
 800780a:	d11b      	bne.n	8007844 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0202 	mvn.w	r2, #2
 8007814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2201      	movs	r2, #1
 800781a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	f003 0303 	and.w	r3, r3, #3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d003      	beq.n	8007832 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f9b5 	bl	8007b9a <HAL_TIM_IC_CaptureCallback>
 8007830:	e005      	b.n	800783e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 f9a7 	bl	8007b86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f9b8 	bl	8007bae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b04      	cmp	r3, #4
 8007850:	d122      	bne.n	8007898 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f003 0304 	and.w	r3, r3, #4
 800785c:	2b04      	cmp	r3, #4
 800785e:	d11b      	bne.n	8007898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f06f 0204 	mvn.w	r2, #4
 8007868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2202      	movs	r2, #2
 800786e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f98b 	bl	8007b9a <HAL_TIM_IC_CaptureCallback>
 8007884:	e005      	b.n	8007892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f97d 	bl	8007b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 f98e 	bl	8007bae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	f003 0308 	and.w	r3, r3, #8
 80078a2:	2b08      	cmp	r3, #8
 80078a4:	d122      	bne.n	80078ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	f003 0308 	and.w	r3, r3, #8
 80078b0:	2b08      	cmp	r3, #8
 80078b2:	d11b      	bne.n	80078ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f06f 0208 	mvn.w	r2, #8
 80078bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2204      	movs	r2, #4
 80078c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	f003 0303 	and.w	r3, r3, #3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f961 	bl	8007b9a <HAL_TIM_IC_CaptureCallback>
 80078d8:	e005      	b.n	80078e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 f953 	bl	8007b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f964 	bl	8007bae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	f003 0310 	and.w	r3, r3, #16
 80078f6:	2b10      	cmp	r3, #16
 80078f8:	d122      	bne.n	8007940 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f003 0310 	and.w	r3, r3, #16
 8007904:	2b10      	cmp	r3, #16
 8007906:	d11b      	bne.n	8007940 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f06f 0210 	mvn.w	r2, #16
 8007910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2208      	movs	r2, #8
 8007916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	69db      	ldr	r3, [r3, #28]
 800791e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007922:	2b00      	cmp	r3, #0
 8007924:	d003      	beq.n	800792e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f937 	bl	8007b9a <HAL_TIM_IC_CaptureCallback>
 800792c:	e005      	b.n	800793a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f929 	bl	8007b86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f93a 	bl	8007bae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	2b01      	cmp	r3, #1
 800794c:	d10e      	bne.n	800796c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	2b01      	cmp	r3, #1
 800795a:	d107      	bne.n	800796c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f06f 0201 	mvn.w	r2, #1
 8007964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7fa fbdc 	bl	8002124 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007976:	2b80      	cmp	r3, #128	; 0x80
 8007978:	d10e      	bne.n	8007998 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007984:	2b80      	cmp	r3, #128	; 0x80
 8007986:	d107      	bne.n	8007998 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 fae0 	bl	8007f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a2:	2b40      	cmp	r3, #64	; 0x40
 80079a4:	d10e      	bne.n	80079c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b0:	2b40      	cmp	r3, #64	; 0x40
 80079b2:	d107      	bne.n	80079c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 f8ff 	bl	8007bc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	f003 0320 	and.w	r3, r3, #32
 80079ce:	2b20      	cmp	r3, #32
 80079d0:	d10e      	bne.n	80079f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	f003 0320 	and.w	r3, r3, #32
 80079dc:	2b20      	cmp	r3, #32
 80079de:	d107      	bne.n	80079f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f06f 0220 	mvn.w	r2, #32
 80079e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 faaa 	bl	8007f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079f0:	bf00      	nop
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a02:	2300      	movs	r3, #0
 8007a04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d101      	bne.n	8007a14 <HAL_TIM_ConfigClockSource+0x1c>
 8007a10:	2302      	movs	r3, #2
 8007a12:	e0b4      	b.n	8007b7e <HAL_TIM_ConfigClockSource+0x186>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68ba      	ldr	r2, [r7, #8]
 8007a42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a4c:	d03e      	beq.n	8007acc <HAL_TIM_ConfigClockSource+0xd4>
 8007a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a52:	f200 8087 	bhi.w	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5a:	f000 8086 	beq.w	8007b6a <HAL_TIM_ConfigClockSource+0x172>
 8007a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a62:	d87f      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a64:	2b70      	cmp	r3, #112	; 0x70
 8007a66:	d01a      	beq.n	8007a9e <HAL_TIM_ConfigClockSource+0xa6>
 8007a68:	2b70      	cmp	r3, #112	; 0x70
 8007a6a:	d87b      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a6c:	2b60      	cmp	r3, #96	; 0x60
 8007a6e:	d050      	beq.n	8007b12 <HAL_TIM_ConfigClockSource+0x11a>
 8007a70:	2b60      	cmp	r3, #96	; 0x60
 8007a72:	d877      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a74:	2b50      	cmp	r3, #80	; 0x50
 8007a76:	d03c      	beq.n	8007af2 <HAL_TIM_ConfigClockSource+0xfa>
 8007a78:	2b50      	cmp	r3, #80	; 0x50
 8007a7a:	d873      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a7c:	2b40      	cmp	r3, #64	; 0x40
 8007a7e:	d058      	beq.n	8007b32 <HAL_TIM_ConfigClockSource+0x13a>
 8007a80:	2b40      	cmp	r3, #64	; 0x40
 8007a82:	d86f      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a84:	2b30      	cmp	r3, #48	; 0x30
 8007a86:	d064      	beq.n	8007b52 <HAL_TIM_ConfigClockSource+0x15a>
 8007a88:	2b30      	cmp	r3, #48	; 0x30
 8007a8a:	d86b      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a8c:	2b20      	cmp	r3, #32
 8007a8e:	d060      	beq.n	8007b52 <HAL_TIM_ConfigClockSource+0x15a>
 8007a90:	2b20      	cmp	r3, #32
 8007a92:	d867      	bhi.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d05c      	beq.n	8007b52 <HAL_TIM_ConfigClockSource+0x15a>
 8007a98:	2b10      	cmp	r3, #16
 8007a9a:	d05a      	beq.n	8007b52 <HAL_TIM_ConfigClockSource+0x15a>
 8007a9c:	e062      	b.n	8007b64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6818      	ldr	r0, [r3, #0]
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	6899      	ldr	r1, [r3, #8]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	685a      	ldr	r2, [r3, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	f000 f9ad 	bl	8007e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ac0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	609a      	str	r2, [r3, #8]
      break;
 8007aca:	e04f      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6818      	ldr	r0, [r3, #0]
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	6899      	ldr	r1, [r3, #8]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	f000 f996 	bl	8007e0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007aee:	609a      	str	r2, [r3, #8]
      break;
 8007af0:	e03c      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6818      	ldr	r0, [r3, #0]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	6859      	ldr	r1, [r3, #4]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	461a      	mov	r2, r3
 8007b00:	f000 f90a 	bl	8007d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2150      	movs	r1, #80	; 0x50
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f000 f963 	bl	8007dd6 <TIM_ITRx_SetConfig>
      break;
 8007b10:	e02c      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6818      	ldr	r0, [r3, #0]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	6859      	ldr	r1, [r3, #4]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f000 f929 	bl	8007d76 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2160      	movs	r1, #96	; 0x60
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 f953 	bl	8007dd6 <TIM_ITRx_SetConfig>
      break;
 8007b30:	e01c      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6818      	ldr	r0, [r3, #0]
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	6859      	ldr	r1, [r3, #4]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	461a      	mov	r2, r3
 8007b40:	f000 f8ea 	bl	8007d18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2140      	movs	r1, #64	; 0x40
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 f943 	bl	8007dd6 <TIM_ITRx_SetConfig>
      break;
 8007b50:	e00c      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	f000 f93a 	bl	8007dd6 <TIM_ITRx_SetConfig>
      break;
 8007b62:	e003      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	73fb      	strb	r3, [r7, #15]
      break;
 8007b68:	e000      	b.n	8007b6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007b6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b8e:	bf00      	nop
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b9a:	b480      	push	{r7}
 8007b9c:	b083      	sub	sp, #12
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ba2:	bf00      	nop
 8007ba4:	370c      	adds	r7, #12
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr

08007bae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bae:	b480      	push	{r7}
 8007bb0:	b083      	sub	sp, #12
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bb6:	bf00      	nop
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bc2:	b480      	push	{r7}
 8007bc4:	b083      	sub	sp, #12
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bca:	bf00      	nop
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
	...

08007bd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a40      	ldr	r2, [pc, #256]	; (8007cec <TIM_Base_SetConfig+0x114>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d013      	beq.n	8007c18 <TIM_Base_SetConfig+0x40>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf6:	d00f      	beq.n	8007c18 <TIM_Base_SetConfig+0x40>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a3d      	ldr	r2, [pc, #244]	; (8007cf0 <TIM_Base_SetConfig+0x118>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d00b      	beq.n	8007c18 <TIM_Base_SetConfig+0x40>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a3c      	ldr	r2, [pc, #240]	; (8007cf4 <TIM_Base_SetConfig+0x11c>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d007      	beq.n	8007c18 <TIM_Base_SetConfig+0x40>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a3b      	ldr	r2, [pc, #236]	; (8007cf8 <TIM_Base_SetConfig+0x120>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d003      	beq.n	8007c18 <TIM_Base_SetConfig+0x40>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a3a      	ldr	r2, [pc, #232]	; (8007cfc <TIM_Base_SetConfig+0x124>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d108      	bne.n	8007c2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a2f      	ldr	r2, [pc, #188]	; (8007cec <TIM_Base_SetConfig+0x114>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d02b      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c38:	d027      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a2c      	ldr	r2, [pc, #176]	; (8007cf0 <TIM_Base_SetConfig+0x118>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d023      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a2b      	ldr	r2, [pc, #172]	; (8007cf4 <TIM_Base_SetConfig+0x11c>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d01f      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a2a      	ldr	r2, [pc, #168]	; (8007cf8 <TIM_Base_SetConfig+0x120>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d01b      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a29      	ldr	r2, [pc, #164]	; (8007cfc <TIM_Base_SetConfig+0x124>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d017      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a28      	ldr	r2, [pc, #160]	; (8007d00 <TIM_Base_SetConfig+0x128>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d013      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a27      	ldr	r2, [pc, #156]	; (8007d04 <TIM_Base_SetConfig+0x12c>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d00f      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	4a26      	ldr	r2, [pc, #152]	; (8007d08 <TIM_Base_SetConfig+0x130>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d00b      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a25      	ldr	r2, [pc, #148]	; (8007d0c <TIM_Base_SetConfig+0x134>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d007      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a24      	ldr	r2, [pc, #144]	; (8007d10 <TIM_Base_SetConfig+0x138>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d003      	beq.n	8007c8a <TIM_Base_SetConfig+0xb2>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a23      	ldr	r2, [pc, #140]	; (8007d14 <TIM_Base_SetConfig+0x13c>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d108      	bne.n	8007c9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	68db      	ldr	r3, [r3, #12]
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	689a      	ldr	r2, [r3, #8]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a0a      	ldr	r2, [pc, #40]	; (8007cec <TIM_Base_SetConfig+0x114>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d003      	beq.n	8007cd0 <TIM_Base_SetConfig+0xf8>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a0c      	ldr	r2, [pc, #48]	; (8007cfc <TIM_Base_SetConfig+0x124>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d103      	bne.n	8007cd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	691a      	ldr	r2, [r3, #16]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	615a      	str	r2, [r3, #20]
}
 8007cde:	bf00      	nop
 8007ce0:	3714      	adds	r7, #20
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40010000 	.word	0x40010000
 8007cf0:	40000400 	.word	0x40000400
 8007cf4:	40000800 	.word	0x40000800
 8007cf8:	40000c00 	.word	0x40000c00
 8007cfc:	40010400 	.word	0x40010400
 8007d00:	40014000 	.word	0x40014000
 8007d04:	40014400 	.word	0x40014400
 8007d08:	40014800 	.word	0x40014800
 8007d0c:	40001800 	.word	0x40001800
 8007d10:	40001c00 	.word	0x40001c00
 8007d14:	40002000 	.word	0x40002000

08007d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b087      	sub	sp, #28
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6a1b      	ldr	r3, [r3, #32]
 8007d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	f023 0201 	bic.w	r2, r3, #1
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	011b      	lsls	r3, r3, #4
 8007d48:	693a      	ldr	r2, [r7, #16]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f023 030a 	bic.w	r3, r3, #10
 8007d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	621a      	str	r2, [r3, #32]
}
 8007d6a:	bf00      	nop
 8007d6c:	371c      	adds	r7, #28
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr

08007d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d76:	b480      	push	{r7}
 8007d78:	b087      	sub	sp, #28
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	60f8      	str	r0, [r7, #12]
 8007d7e:	60b9      	str	r1, [r7, #8]
 8007d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	f023 0210 	bic.w	r2, r3, #16
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007da0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	031b      	lsls	r3, r3, #12
 8007da6:	697a      	ldr	r2, [r7, #20]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007db2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	011b      	lsls	r3, r3, #4
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	621a      	str	r2, [r3, #32]
}
 8007dca:	bf00      	nop
 8007dcc:	371c      	adds	r7, #28
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr

08007dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dd6:	b480      	push	{r7}
 8007dd8:	b085      	sub	sp, #20
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
 8007dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	f043 0307 	orr.w	r3, r3, #7
 8007df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	609a      	str	r2, [r3, #8]
}
 8007e00:	bf00      	nop
 8007e02:	3714      	adds	r7, #20
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b087      	sub	sp, #28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	021a      	lsls	r2, r3, #8
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	431a      	orrs	r2, r3
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	609a      	str	r2, [r3, #8]
}
 8007e40:	bf00      	nop
 8007e42:	371c      	adds	r7, #28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d101      	bne.n	8007e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e60:	2302      	movs	r3, #2
 8007e62:	e05a      	b.n	8007f1a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2202      	movs	r2, #2
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a21      	ldr	r2, [pc, #132]	; (8007f28 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d022      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eb0:	d01d      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a1d      	ldr	r2, [pc, #116]	; (8007f2c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d018      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a1b      	ldr	r2, [pc, #108]	; (8007f30 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d013      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a1a      	ldr	r2, [pc, #104]	; (8007f34 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d00e      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a18      	ldr	r2, [pc, #96]	; (8007f38 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d009      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a17      	ldr	r2, [pc, #92]	; (8007f3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d004      	beq.n	8007eee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a15      	ldr	r2, [pc, #84]	; (8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d10c      	bne.n	8007f08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	68ba      	ldr	r2, [r7, #8]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3714      	adds	r7, #20
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	40010000 	.word	0x40010000
 8007f2c:	40000400 	.word	0x40000400
 8007f30:	40000800 	.word	0x40000800
 8007f34:	40000c00 	.word	0x40000c00
 8007f38:	40010400 	.word	0x40010400
 8007f3c:	40014000 	.word	0x40014000
 8007f40:	40001800 	.word	0x40001800

08007f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e03f      	b.n	8007ffe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fa fef0 	bl	8002d78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2224      	movs	r2, #36	; 0x24
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68da      	ldr	r2, [r3, #12]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 ff97 	bl	8008ee4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	691a      	ldr	r2, [r3, #16]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007fc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	695a      	ldr	r2, [r3, #20]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007fd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68da      	ldr	r2, [r3, #12]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007fe4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2220      	movs	r2, #32
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b08a      	sub	sp, #40	; 0x28
 800800a:	af02      	add	r7, sp, #8
 800800c:	60f8      	str	r0, [r7, #12]
 800800e:	60b9      	str	r1, [r7, #8]
 8008010:	603b      	str	r3, [r7, #0]
 8008012:	4613      	mov	r3, r2
 8008014:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008016:	2300      	movs	r3, #0
 8008018:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008020:	b2db      	uxtb	r3, r3
 8008022:	2b20      	cmp	r3, #32
 8008024:	d17c      	bne.n	8008120 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <HAL_UART_Transmit+0x2c>
 800802c:	88fb      	ldrh	r3, [r7, #6]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d101      	bne.n	8008036 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e075      	b.n	8008122 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800803c:	2b01      	cmp	r3, #1
 800803e:	d101      	bne.n	8008044 <HAL_UART_Transmit+0x3e>
 8008040:	2302      	movs	r3, #2
 8008042:	e06e      	b.n	8008122 <HAL_UART_Transmit+0x11c>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2200      	movs	r2, #0
 8008050:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2221      	movs	r2, #33	; 0x21
 8008056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800805a:	f7fb fb8b 	bl	8003774 <HAL_GetTick>
 800805e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	88fa      	ldrh	r2, [r7, #6]
 8008064:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	88fa      	ldrh	r2, [r7, #6]
 800806a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008074:	d108      	bne.n	8008088 <HAL_UART_Transmit+0x82>
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d104      	bne.n	8008088 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800807e:	2300      	movs	r3, #0
 8008080:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	61bb      	str	r3, [r7, #24]
 8008086:	e003      	b.n	8008090 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800808c:	2300      	movs	r3, #0
 800808e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008098:	e02a      	b.n	80080f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2200      	movs	r2, #0
 80080a2:	2180      	movs	r1, #128	; 0x80
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 fc53 	bl	8008950 <UART_WaitOnFlagUntilTimeout>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d001      	beq.n	80080b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e036      	b.n	8008122 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d10b      	bne.n	80080d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	881b      	ldrh	r3, [r3, #0]
 80080be:	461a      	mov	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	3302      	adds	r3, #2
 80080ce:	61bb      	str	r3, [r7, #24]
 80080d0:	e007      	b.n	80080e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	781a      	ldrb	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80080dc:	69fb      	ldr	r3, [r7, #28]
 80080de:	3301      	adds	r3, #1
 80080e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	3b01      	subs	r3, #1
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1cf      	bne.n	800809a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2200      	movs	r2, #0
 8008102:	2140      	movs	r1, #64	; 0x40
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f000 fc23 	bl	8008950 <UART_WaitOnFlagUntilTimeout>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d001      	beq.n	8008114 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e006      	b.n	8008122 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2220      	movs	r2, #32
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800811c:	2300      	movs	r3, #0
 800811e:	e000      	b.n	8008122 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008120:	2302      	movs	r3, #2
  }
}
 8008122:	4618      	mov	r0, r3
 8008124:	3720      	adds	r7, #32
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b08c      	sub	sp, #48	; 0x30
 800812e:	af00      	add	r7, sp, #0
 8008130:	60f8      	str	r0, [r7, #12]
 8008132:	60b9      	str	r1, [r7, #8]
 8008134:	4613      	mov	r3, r2
 8008136:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b20      	cmp	r3, #32
 8008142:	d152      	bne.n	80081ea <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d002      	beq.n	8008150 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800814a:	88fb      	ldrh	r3, [r7, #6]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d101      	bne.n	8008154 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	e04b      	b.n	80081ec <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800815a:	2b01      	cmp	r3, #1
 800815c:	d101      	bne.n	8008162 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800815e:	2302      	movs	r3, #2
 8008160:	e044      	b.n	80081ec <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2201      	movs	r2, #1
 800816e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008170:	88fb      	ldrh	r3, [r7, #6]
 8008172:	461a      	mov	r2, r3
 8008174:	68b9      	ldr	r1, [r7, #8]
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 fc58 	bl	8008a2c <UART_Start_Receive_DMA>
 800817c:	4603      	mov	r3, r0
 800817e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008182:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008186:	2b00      	cmp	r3, #0
 8008188:	d12c      	bne.n	80081e4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818e:	2b01      	cmp	r3, #1
 8008190:	d125      	bne.n	80081de <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008192:	2300      	movs	r3, #0
 8008194:	613b      	str	r3, [r7, #16]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	613b      	str	r3, [r7, #16]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	613b      	str	r3, [r7, #16]
 80081a6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	330c      	adds	r3, #12
 80081ae:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	e853 3f00 	ldrex	r3, [r3]
 80081b6:	617b      	str	r3, [r7, #20]
   return(result);
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f043 0310 	orr.w	r3, r3, #16
 80081be:	62bb      	str	r3, [r7, #40]	; 0x28
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	330c      	adds	r3, #12
 80081c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081c8:	627a      	str	r2, [r7, #36]	; 0x24
 80081ca:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081cc:	6a39      	ldr	r1, [r7, #32]
 80081ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081d0:	e841 2300 	strex	r3, r2, [r1]
 80081d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d1e5      	bne.n	80081a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80081dc:	e002      	b.n	80081e4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80081e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80081e8:	e000      	b.n	80081ec <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80081ea:	2302      	movs	r3, #2
  }
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3730      	adds	r7, #48	; 0x30
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b0ba      	sub	sp, #232	; 0xe8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800821a:	2300      	movs	r3, #0
 800821c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008220:	2300      	movs	r3, #0
 8008222:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800822a:	f003 030f 	and.w	r3, r3, #15
 800822e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008232:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10f      	bne.n	800825a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800823a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823e:	f003 0320 	and.w	r3, r3, #32
 8008242:	2b00      	cmp	r3, #0
 8008244:	d009      	beq.n	800825a <HAL_UART_IRQHandler+0x66>
 8008246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d003      	beq.n	800825a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fd8b 	bl	8008d6e <UART_Receive_IT>
      return;
 8008258:	e256      	b.n	8008708 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800825a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800825e:	2b00      	cmp	r3, #0
 8008260:	f000 80de 	beq.w	8008420 <HAL_UART_IRQHandler+0x22c>
 8008264:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008268:	f003 0301 	and.w	r3, r3, #1
 800826c:	2b00      	cmp	r3, #0
 800826e:	d106      	bne.n	800827e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008274:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 80d1 	beq.w	8008420 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800827e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008282:	f003 0301 	and.w	r3, r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00b      	beq.n	80082a2 <HAL_UART_IRQHandler+0xae>
 800828a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800828e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008292:	2b00      	cmp	r3, #0
 8008294:	d005      	beq.n	80082a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829a:	f043 0201 	orr.w	r2, r3, #1
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a6:	f003 0304 	and.w	r3, r3, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00b      	beq.n	80082c6 <HAL_UART_IRQHandler+0xd2>
 80082ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d005      	beq.n	80082c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082be:	f043 0202 	orr.w	r2, r3, #2
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ca:	f003 0302 	and.w	r3, r3, #2
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00b      	beq.n	80082ea <HAL_UART_IRQHandler+0xf6>
 80082d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e2:	f043 0204 	orr.w	r2, r3, #4
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ee:	f003 0308 	and.w	r3, r3, #8
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d011      	beq.n	800831a <HAL_UART_IRQHandler+0x126>
 80082f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082fa:	f003 0320 	and.w	r3, r3, #32
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d105      	bne.n	800830e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008302:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008306:	f003 0301 	and.w	r3, r3, #1
 800830a:	2b00      	cmp	r3, #0
 800830c:	d005      	beq.n	800831a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008312:	f043 0208 	orr.w	r2, r3, #8
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 81ed 	beq.w	80086fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008328:	f003 0320 	and.w	r3, r3, #32
 800832c:	2b00      	cmp	r3, #0
 800832e:	d008      	beq.n	8008342 <HAL_UART_IRQHandler+0x14e>
 8008330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008334:	f003 0320 	and.w	r3, r3, #32
 8008338:	2b00      	cmp	r3, #0
 800833a:	d002      	beq.n	8008342 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 fd16 	bl	8008d6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	695b      	ldr	r3, [r3, #20]
 8008348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800834c:	2b40      	cmp	r3, #64	; 0x40
 800834e:	bf0c      	ite	eq
 8008350:	2301      	moveq	r3, #1
 8008352:	2300      	movne	r3, #0
 8008354:	b2db      	uxtb	r3, r3
 8008356:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835e:	f003 0308 	and.w	r3, r3, #8
 8008362:	2b00      	cmp	r3, #0
 8008364:	d103      	bne.n	800836e <HAL_UART_IRQHandler+0x17a>
 8008366:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800836a:	2b00      	cmp	r3, #0
 800836c:	d04f      	beq.n	800840e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 fc1e 	bl	8008bb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837e:	2b40      	cmp	r3, #64	; 0x40
 8008380:	d141      	bne.n	8008406 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3314      	adds	r3, #20
 8008388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008390:	e853 3f00 	ldrex	r3, [r3]
 8008394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008398:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800839c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3314      	adds	r3, #20
 80083aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80083ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80083b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80083ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80083c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1d9      	bne.n	8008382 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d013      	beq.n	80083fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083da:	4a7d      	ldr	r2, [pc, #500]	; (80085d0 <HAL_UART_IRQHandler+0x3dc>)
 80083dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e2:	4618      	mov	r0, r3
 80083e4:	f7fc f856 	bl	8004494 <HAL_DMA_Abort_IT>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d016      	beq.n	800841c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80083f8:	4610      	mov	r0, r2
 80083fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083fc:	e00e      	b.n	800841c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f9a4 	bl	800874c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008404:	e00a      	b.n	800841c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f9a0 	bl	800874c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840c:	e006      	b.n	800841c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f99c 	bl	800874c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800841a:	e170      	b.n	80086fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800841c:	bf00      	nop
    return;
 800841e:	e16e      	b.n	80086fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008424:	2b01      	cmp	r3, #1
 8008426:	f040 814a 	bne.w	80086be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800842a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800842e:	f003 0310 	and.w	r3, r3, #16
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 8143 	beq.w	80086be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800843c:	f003 0310 	and.w	r3, r3, #16
 8008440:	2b00      	cmp	r3, #0
 8008442:	f000 813c 	beq.w	80086be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008446:	2300      	movs	r3, #0
 8008448:	60bb      	str	r3, [r7, #8]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	60bb      	str	r3, [r7, #8]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	60bb      	str	r3, [r7, #8]
 800845a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008466:	2b40      	cmp	r3, #64	; 0x40
 8008468:	f040 80b4 	bne.w	80085d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008478:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 8140 	beq.w	8008702 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008486:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800848a:	429a      	cmp	r2, r3
 800848c:	f080 8139 	bcs.w	8008702 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008496:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80084a2:	f000 8088 	beq.w	80085b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	330c      	adds	r3, #12
 80084ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80084bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	330c      	adds	r3, #12
 80084ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80084d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1d9      	bne.n	80084a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3314      	adds	r3, #20
 80084f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084fc:	e853 3f00 	ldrex	r3, [r3]
 8008500:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008502:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008504:	f023 0301 	bic.w	r3, r3, #1
 8008508:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3314      	adds	r3, #20
 8008512:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008516:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800851a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800851e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008528:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1e1      	bne.n	80084f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3314      	adds	r3, #20
 8008534:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008536:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008538:	e853 3f00 	ldrex	r3, [r3]
 800853c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800853e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008544:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	3314      	adds	r3, #20
 800854e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008552:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008554:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008556:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008558:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008560:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e3      	bne.n	800852e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2220      	movs	r2, #32
 800856a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	330c      	adds	r3, #12
 800857a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800857e:	e853 3f00 	ldrex	r3, [r3]
 8008582:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008584:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008586:	f023 0310 	bic.w	r3, r3, #16
 800858a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008598:	65ba      	str	r2, [r7, #88]	; 0x58
 800859a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800859e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e3      	bne.n	8008574 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	4618      	mov	r0, r3
 80085b2:	f7fb feff 	bl	80043b4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085be:	b29b      	uxth	r3, r3
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	4619      	mov	r1, r3
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f7fa feea 	bl	80033a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085cc:	e099      	b.n	8008702 <HAL_UART_IRQHandler+0x50e>
 80085ce:	bf00      	nop
 80085d0:	08008c77 	.word	0x08008c77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085dc:	b29b      	uxth	r3, r3
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 808b 	beq.w	8008706 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80085f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	f000 8086 	beq.w	8008706 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	330c      	adds	r3, #12
 8008600:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008604:	e853 3f00 	ldrex	r3, [r3]
 8008608:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800860a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008610:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	330c      	adds	r3, #12
 800861a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800861e:	647a      	str	r2, [r7, #68]	; 0x44
 8008620:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008622:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008624:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008626:	e841 2300 	strex	r3, r2, [r1]
 800862a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800862c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1e3      	bne.n	80085fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3314      	adds	r3, #20
 8008638:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	623b      	str	r3, [r7, #32]
   return(result);
 8008642:	6a3b      	ldr	r3, [r7, #32]
 8008644:	f023 0301 	bic.w	r3, r3, #1
 8008648:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3314      	adds	r3, #20
 8008652:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008656:	633a      	str	r2, [r7, #48]	; 0x30
 8008658:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800865c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e3      	bne.n	8008632 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2220      	movs	r2, #32
 800866e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	330c      	adds	r3, #12
 800867e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	e853 3f00 	ldrex	r3, [r3]
 8008686:	60fb      	str	r3, [r7, #12]
   return(result);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f023 0310 	bic.w	r3, r3, #16
 800868e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	330c      	adds	r3, #12
 8008698:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800869c:	61fa      	str	r2, [r7, #28]
 800869e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a0:	69b9      	ldr	r1, [r7, #24]
 80086a2:	69fa      	ldr	r2, [r7, #28]
 80086a4:	e841 2300 	strex	r3, r2, [r1]
 80086a8:	617b      	str	r3, [r7, #20]
   return(result);
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1e3      	bne.n	8008678 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f7fa fe72 	bl	80033a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086bc:	e023      	b.n	8008706 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80086be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d009      	beq.n	80086de <HAL_UART_IRQHandler+0x4ea>
 80086ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d003      	beq.n	80086de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fae1 	bl	8008c9e <UART_Transmit_IT>
    return;
 80086dc:	e014      	b.n	8008708 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00e      	beq.n	8008708 <HAL_UART_IRQHandler+0x514>
 80086ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d008      	beq.n	8008708 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fb21 	bl	8008d3e <UART_EndTransmit_IT>
    return;
 80086fc:	e004      	b.n	8008708 <HAL_UART_IRQHandler+0x514>
    return;
 80086fe:	bf00      	nop
 8008700:	e002      	b.n	8008708 <HAL_UART_IRQHandler+0x514>
      return;
 8008702:	bf00      	nop
 8008704:	e000      	b.n	8008708 <HAL_UART_IRQHandler+0x514>
      return;
 8008706:	bf00      	nop
  }
}
 8008708:	37e8      	adds	r7, #232	; 0xe8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop

08008710 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr

08008760 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b09c      	sub	sp, #112	; 0x70
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800876c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008778:	2b00      	cmp	r3, #0
 800877a:	d172      	bne.n	8008862 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800877c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800877e:	2200      	movs	r2, #0
 8008780:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	330c      	adds	r3, #12
 8008788:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800878c:	e853 3f00 	ldrex	r3, [r3]
 8008790:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008798:	66bb      	str	r3, [r7, #104]	; 0x68
 800879a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80087a2:	65ba      	str	r2, [r7, #88]	; 0x58
 80087a4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80087a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80087b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e5      	bne.n	8008782 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80087c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087c8:	f023 0301 	bic.w	r3, r3, #1
 80087cc:	667b      	str	r3, [r7, #100]	; 0x64
 80087ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3314      	adds	r3, #20
 80087d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80087d6:	647a      	str	r2, [r7, #68]	; 0x44
 80087d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087de:	e841 2300 	strex	r3, r2, [r1]
 80087e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1e5      	bne.n	80087b6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	3314      	adds	r3, #20
 80087f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	623b      	str	r3, [r7, #32]
   return(result);
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008800:	663b      	str	r3, [r7, #96]	; 0x60
 8008802:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3314      	adds	r3, #20
 8008808:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800880a:	633a      	str	r2, [r7, #48]	; 0x30
 800880c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e5      	bne.n	80087ea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800881e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008820:	2220      	movs	r2, #32
 8008822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882a:	2b01      	cmp	r3, #1
 800882c:	d119      	bne.n	8008862 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800882e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	330c      	adds	r3, #12
 8008834:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	60fb      	str	r3, [r7, #12]
   return(result);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f023 0310 	bic.w	r3, r3, #16
 8008844:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	330c      	adds	r3, #12
 800884c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800884e:	61fa      	str	r2, [r7, #28]
 8008850:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008852:	69b9      	ldr	r1, [r7, #24]
 8008854:	69fa      	ldr	r2, [r7, #28]
 8008856:	e841 2300 	strex	r3, r2, [r1]
 800885a:	617b      	str	r3, [r7, #20]
   return(result);
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1e5      	bne.n	800882e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008866:	2b01      	cmp	r3, #1
 8008868:	d106      	bne.n	8008878 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800886a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800886c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800886e:	4619      	mov	r1, r3
 8008870:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008872:	f7fa fd95 	bl	80033a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008876:	e002      	b.n	800887e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008878:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800887a:	f7ff ff53 	bl	8008724 <HAL_UART_RxCpltCallback>
}
 800887e:	bf00      	nop
 8008880:	3770      	adds	r7, #112	; 0x70
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b084      	sub	sp, #16
 800888a:	af00      	add	r7, sp, #0
 800888c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008892:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008898:	2b01      	cmp	r3, #1
 800889a:	d108      	bne.n	80088ae <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80088a0:	085b      	lsrs	r3, r3, #1
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	4619      	mov	r1, r3
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f7fa fd7a 	bl	80033a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088ac:	e002      	b.n	80088b4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f7ff ff42 	bl	8008738 <HAL_UART_RxHalfCpltCallback>
}
 80088b4:	bf00      	nop
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80088c4:	2300      	movs	r3, #0
 80088c6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088cc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	695b      	ldr	r3, [r3, #20]
 80088d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088d8:	2b80      	cmp	r3, #128	; 0x80
 80088da:	bf0c      	ite	eq
 80088dc:	2301      	moveq	r3, #1
 80088de:	2300      	movne	r3, #0
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	2b21      	cmp	r3, #33	; 0x21
 80088ee:	d108      	bne.n	8008902 <UART_DMAError+0x46>
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d005      	beq.n	8008902 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	2200      	movs	r2, #0
 80088fa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80088fc:	68b8      	ldr	r0, [r7, #8]
 80088fe:	f000 f92f 	bl	8008b60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800890c:	2b40      	cmp	r3, #64	; 0x40
 800890e:	bf0c      	ite	eq
 8008910:	2301      	moveq	r3, #1
 8008912:	2300      	movne	r3, #0
 8008914:	b2db      	uxtb	r3, r3
 8008916:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b22      	cmp	r3, #34	; 0x22
 8008922:	d108      	bne.n	8008936 <UART_DMAError+0x7a>
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d005      	beq.n	8008936 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	2200      	movs	r2, #0
 800892e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008930:	68b8      	ldr	r0, [r7, #8]
 8008932:	f000 f93d 	bl	8008bb0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893a:	f043 0210 	orr.w	r2, r3, #16
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008942:	68b8      	ldr	r0, [r7, #8]
 8008944:	f7ff ff02 	bl	800874c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008948:	bf00      	nop
 800894a:	3710      	adds	r7, #16
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b090      	sub	sp, #64	; 0x40
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	603b      	str	r3, [r7, #0]
 800895c:	4613      	mov	r3, r2
 800895e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008960:	e050      	b.n	8008a04 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008962:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008968:	d04c      	beq.n	8008a04 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800896a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800896c:	2b00      	cmp	r3, #0
 800896e:	d007      	beq.n	8008980 <UART_WaitOnFlagUntilTimeout+0x30>
 8008970:	f7fa ff00 	bl	8003774 <HAL_GetTick>
 8008974:	4602      	mov	r2, r0
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800897c:	429a      	cmp	r2, r3
 800897e:	d241      	bcs.n	8008a04 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	330c      	adds	r3, #12
 8008986:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800898a:	e853 3f00 	ldrex	r3, [r3]
 800898e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008992:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008996:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	330c      	adds	r3, #12
 800899e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80089a0:	637a      	str	r2, [r7, #52]	; 0x34
 80089a2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80089a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80089a8:	e841 2300 	strex	r3, r2, [r1]
 80089ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80089ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1e5      	bne.n	8008980 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3314      	adds	r3, #20
 80089ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	e853 3f00 	ldrex	r3, [r3]
 80089c2:	613b      	str	r3, [r7, #16]
   return(result);
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	f023 0301 	bic.w	r3, r3, #1
 80089ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3314      	adds	r3, #20
 80089d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089d4:	623a      	str	r2, [r7, #32]
 80089d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d8:	69f9      	ldr	r1, [r7, #28]
 80089da:	6a3a      	ldr	r2, [r7, #32]
 80089dc:	e841 2300 	strex	r3, r2, [r1]
 80089e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1e5      	bne.n	80089b4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2220      	movs	r2, #32
 80089ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2220      	movs	r2, #32
 80089f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e00f      	b.n	8008a24 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	68ba      	ldr	r2, [r7, #8]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	bf0c      	ite	eq
 8008a14:	2301      	moveq	r3, #1
 8008a16:	2300      	movne	r3, #0
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	79fb      	ldrb	r3, [r7, #7]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d09f      	beq.n	8008962 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a22:	2300      	movs	r3, #0
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3740      	adds	r7, #64	; 0x40
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b098      	sub	sp, #96	; 0x60
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	4613      	mov	r3, r2
 8008a38:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	88fa      	ldrh	r2, [r7, #6]
 8008a44:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2222      	movs	r2, #34	; 0x22
 8008a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a58:	4a3e      	ldr	r2, [pc, #248]	; (8008b54 <UART_Start_Receive_DMA+0x128>)
 8008a5a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a60:	4a3d      	ldr	r2, [pc, #244]	; (8008b58 <UART_Start_Receive_DMA+0x12c>)
 8008a62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a68:	4a3c      	ldr	r2, [pc, #240]	; (8008b5c <UART_Start_Receive_DMA+0x130>)
 8008a6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a70:	2200      	movs	r2, #0
 8008a72:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008a74:	f107 0308 	add.w	r3, r7, #8
 8008a78:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	3304      	adds	r3, #4
 8008a84:	4619      	mov	r1, r3
 8008a86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	88fb      	ldrh	r3, [r7, #6]
 8008a8c:	f7fb fc3a 	bl	8004304 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008a90:	2300      	movs	r3, #0
 8008a92:	613b      	str	r3, [r7, #16]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	613b      	str	r3, [r7, #16]
 8008aa4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	330c      	adds	r3, #12
 8008ab4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ab8:	e853 3f00 	ldrex	r3, [r3]
 8008abc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008abe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ac4:	65bb      	str	r3, [r7, #88]	; 0x58
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	330c      	adds	r3, #12
 8008acc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ace:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008ad0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008ad4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ad6:	e841 2300 	strex	r3, r2, [r1]
 8008ada:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1e5      	bne.n	8008aae <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	3314      	adds	r3, #20
 8008ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aec:	e853 3f00 	ldrex	r3, [r3]
 8008af0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af4:	f043 0301 	orr.w	r3, r3, #1
 8008af8:	657b      	str	r3, [r7, #84]	; 0x54
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3314      	adds	r3, #20
 8008b00:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b02:	63ba      	str	r2, [r7, #56]	; 0x38
 8008b04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b06:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1e5      	bne.n	8008ae2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	3314      	adds	r3, #20
 8008b1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	617b      	str	r3, [r7, #20]
   return(result);
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b2c:	653b      	str	r3, [r7, #80]	; 0x50
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	3314      	adds	r3, #20
 8008b34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b36:	627a      	str	r2, [r7, #36]	; 0x24
 8008b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3a:	6a39      	ldr	r1, [r7, #32]
 8008b3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b3e:	e841 2300 	strex	r3, r2, [r1]
 8008b42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1e5      	bne.n	8008b16 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3760      	adds	r7, #96	; 0x60
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	08008761 	.word	0x08008761
 8008b58:	08008887 	.word	0x08008887
 8008b5c:	080088bd 	.word	0x080088bd

08008b60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b089      	sub	sp, #36	; 0x24
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	330c      	adds	r3, #12
 8008b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	e853 3f00 	ldrex	r3, [r3]
 8008b76:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b7e:	61fb      	str	r3, [r7, #28]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	330c      	adds	r3, #12
 8008b86:	69fa      	ldr	r2, [r7, #28]
 8008b88:	61ba      	str	r2, [r7, #24]
 8008b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	6979      	ldr	r1, [r7, #20]
 8008b8e:	69ba      	ldr	r2, [r7, #24]
 8008b90:	e841 2300 	strex	r3, r2, [r1]
 8008b94:	613b      	str	r3, [r7, #16]
   return(result);
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1e5      	bne.n	8008b68 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008ba4:	bf00      	nop
 8008ba6:	3724      	adds	r7, #36	; 0x24
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b095      	sub	sp, #84	; 0x54
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	330c      	adds	r3, #12
 8008bbe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc2:	e853 3f00 	ldrex	r3, [r3]
 8008bc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	330c      	adds	r3, #12
 8008bd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bd8:	643a      	str	r2, [r7, #64]	; 0x40
 8008bda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bdc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008bde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008be0:	e841 2300 	strex	r3, r2, [r1]
 8008be4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1e5      	bne.n	8008bb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3314      	adds	r3, #20
 8008bf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf4:	6a3b      	ldr	r3, [r7, #32]
 8008bf6:	e853 3f00 	ldrex	r3, [r3]
 8008bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	f023 0301 	bic.w	r3, r3, #1
 8008c02:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	3314      	adds	r3, #20
 8008c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c14:	e841 2300 	strex	r3, r2, [r1]
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d1e5      	bne.n	8008bec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d119      	bne.n	8008c5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	330c      	adds	r3, #12
 8008c2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	e853 3f00 	ldrex	r3, [r3]
 8008c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f023 0310 	bic.w	r3, r3, #16
 8008c3e:	647b      	str	r3, [r7, #68]	; 0x44
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	330c      	adds	r3, #12
 8008c46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c48:	61ba      	str	r2, [r7, #24]
 8008c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4c:	6979      	ldr	r1, [r7, #20]
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	e841 2300 	strex	r3, r2, [r1]
 8008c54:	613b      	str	r3, [r7, #16]
   return(result);
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1e5      	bne.n	8008c28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2220      	movs	r2, #32
 8008c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c6a:	bf00      	nop
 8008c6c:	3754      	adds	r7, #84	; 0x54
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr

08008c76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2200      	movs	r2, #0
 8008c88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c90:	68f8      	ldr	r0, [r7, #12]
 8008c92:	f7ff fd5b 	bl	800874c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c96:	bf00      	nop
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}

08008c9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cac:	b2db      	uxtb	r3, r3
 8008cae:	2b21      	cmp	r3, #33	; 0x21
 8008cb0:	d13e      	bne.n	8008d30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cba:	d114      	bne.n	8008ce6 <UART_Transmit_IT+0x48>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d110      	bne.n	8008ce6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	461a      	mov	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cd8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	1c9a      	adds	r2, r3, #2
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	621a      	str	r2, [r3, #32]
 8008ce4:	e008      	b.n	8008cf8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	1c59      	adds	r1, r3, #1
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	6211      	str	r1, [r2, #32]
 8008cf0:	781a      	ldrb	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	4619      	mov	r1, r3
 8008d06:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d10f      	bne.n	8008d2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68da      	ldr	r2, [r3, #12]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	e000      	b.n	8008d32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d30:	2302      	movs	r3, #2
  }
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3714      	adds	r7, #20
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d3e:	b580      	push	{r7, lr}
 8008d40:	b082      	sub	sp, #8
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68da      	ldr	r2, [r3, #12]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2220      	movs	r2, #32
 8008d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f7ff fcd6 	bl	8008710 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b08c      	sub	sp, #48	; 0x30
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b22      	cmp	r3, #34	; 0x22
 8008d80:	f040 80ab 	bne.w	8008eda <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d8c:	d117      	bne.n	8008dbe <UART_Receive_IT+0x50>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	691b      	ldr	r3, [r3, #16]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d113      	bne.n	8008dbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d96:	2300      	movs	r3, #0
 8008d98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d9e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dac:	b29a      	uxth	r2, r3
 8008dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db6:	1c9a      	adds	r2, r3, #2
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	629a      	str	r2, [r3, #40]	; 0x28
 8008dbc:	e026      	b.n	8008e0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dd0:	d007      	beq.n	8008de2 <UART_Receive_IT+0x74>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d10a      	bne.n	8008df0 <UART_Receive_IT+0x82>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d106      	bne.n	8008df0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dec:	701a      	strb	r2, [r3, #0]
 8008dee:	e008      	b.n	8008e02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dfc:	b2da      	uxtb	r2, r3
 8008dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e06:	1c5a      	adds	r2, r3, #1
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	4619      	mov	r1, r3
 8008e1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d15a      	bne.n	8008ed6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	68da      	ldr	r2, [r3, #12]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0220 	bic.w	r2, r2, #32
 8008e2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68da      	ldr	r2, [r3, #12]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	695a      	ldr	r2, [r3, #20]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f022 0201 	bic.w	r2, r2, #1
 8008e4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d135      	bne.n	8008ecc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	330c      	adds	r3, #12
 8008e6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	e853 3f00 	ldrex	r3, [r3]
 8008e74:	613b      	str	r3, [r7, #16]
   return(result);
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	f023 0310 	bic.w	r3, r3, #16
 8008e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	330c      	adds	r3, #12
 8008e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e86:	623a      	str	r2, [r7, #32]
 8008e88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8a:	69f9      	ldr	r1, [r7, #28]
 8008e8c:	6a3a      	ldr	r2, [r7, #32]
 8008e8e:	e841 2300 	strex	r3, r2, [r1]
 8008e92:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e94:	69bb      	ldr	r3, [r7, #24]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d1e5      	bne.n	8008e66 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0310 	and.w	r3, r3, #16
 8008ea4:	2b10      	cmp	r3, #16
 8008ea6:	d10a      	bne.n	8008ebe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	60fb      	str	r3, [r7, #12]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60fb      	str	r3, [r7, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f7fa fa6b 	bl	80033a0 <HAL_UARTEx_RxEventCallback>
 8008eca:	e002      	b.n	8008ed2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7ff fc29 	bl	8008724 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	e002      	b.n	8008edc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	e000      	b.n	8008edc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008eda:	2302      	movs	r3, #2
  }
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3730      	adds	r7, #48	; 0x30
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ee8:	b0c0      	sub	sp, #256	; 0x100
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f00:	68d9      	ldr	r1, [r3, #12]
 8008f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	ea40 0301 	orr.w	r3, r0, r1
 8008f0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f12:	689a      	ldr	r2, [r3, #8]
 8008f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	431a      	orrs	r2, r3
 8008f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	431a      	orrs	r2, r3
 8008f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f28:	69db      	ldr	r3, [r3, #28]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008f3c:	f021 010c 	bic.w	r1, r1, #12
 8008f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008f4a:	430b      	orrs	r3, r1
 8008f4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	695b      	ldr	r3, [r3, #20]
 8008f56:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f5e:	6999      	ldr	r1, [r3, #24]
 8008f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	ea40 0301 	orr.w	r3, r0, r1
 8008f6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	4b8f      	ldr	r3, [pc, #572]	; (80091b0 <UART_SetConfig+0x2cc>)
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d005      	beq.n	8008f84 <UART_SetConfig+0xa0>
 8008f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f7c:	681a      	ldr	r2, [r3, #0]
 8008f7e:	4b8d      	ldr	r3, [pc, #564]	; (80091b4 <UART_SetConfig+0x2d0>)
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d104      	bne.n	8008f8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f84:	f7fd fd1a 	bl	80069bc <HAL_RCC_GetPCLK2Freq>
 8008f88:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008f8c:	e003      	b.n	8008f96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f8e:	f7fd fd01 	bl	8006994 <HAL_RCC_GetPCLK1Freq>
 8008f92:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f9a:	69db      	ldr	r3, [r3, #28]
 8008f9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fa0:	f040 810c 	bne.w	80091bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008fae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008fb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008fb6:	4622      	mov	r2, r4
 8008fb8:	462b      	mov	r3, r5
 8008fba:	1891      	adds	r1, r2, r2
 8008fbc:	65b9      	str	r1, [r7, #88]	; 0x58
 8008fbe:	415b      	adcs	r3, r3
 8008fc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008fc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	eb12 0801 	adds.w	r8, r2, r1
 8008fcc:	4629      	mov	r1, r5
 8008fce:	eb43 0901 	adc.w	r9, r3, r1
 8008fd2:	f04f 0200 	mov.w	r2, #0
 8008fd6:	f04f 0300 	mov.w	r3, #0
 8008fda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008fde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008fe2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008fe6:	4690      	mov	r8, r2
 8008fe8:	4699      	mov	r9, r3
 8008fea:	4623      	mov	r3, r4
 8008fec:	eb18 0303 	adds.w	r3, r8, r3
 8008ff0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008ff4:	462b      	mov	r3, r5
 8008ff6:	eb49 0303 	adc.w	r3, r9, r3
 8008ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800900a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800900e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009012:	460b      	mov	r3, r1
 8009014:	18db      	adds	r3, r3, r3
 8009016:	653b      	str	r3, [r7, #80]	; 0x50
 8009018:	4613      	mov	r3, r2
 800901a:	eb42 0303 	adc.w	r3, r2, r3
 800901e:	657b      	str	r3, [r7, #84]	; 0x54
 8009020:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009024:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009028:	f7f7 f922 	bl	8000270 <__aeabi_uldivmod>
 800902c:	4602      	mov	r2, r0
 800902e:	460b      	mov	r3, r1
 8009030:	4b61      	ldr	r3, [pc, #388]	; (80091b8 <UART_SetConfig+0x2d4>)
 8009032:	fba3 2302 	umull	r2, r3, r3, r2
 8009036:	095b      	lsrs	r3, r3, #5
 8009038:	011c      	lsls	r4, r3, #4
 800903a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800903e:	2200      	movs	r2, #0
 8009040:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009044:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009048:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800904c:	4642      	mov	r2, r8
 800904e:	464b      	mov	r3, r9
 8009050:	1891      	adds	r1, r2, r2
 8009052:	64b9      	str	r1, [r7, #72]	; 0x48
 8009054:	415b      	adcs	r3, r3
 8009056:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009058:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800905c:	4641      	mov	r1, r8
 800905e:	eb12 0a01 	adds.w	sl, r2, r1
 8009062:	4649      	mov	r1, r9
 8009064:	eb43 0b01 	adc.w	fp, r3, r1
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	f04f 0300 	mov.w	r3, #0
 8009070:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009074:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009078:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800907c:	4692      	mov	sl, r2
 800907e:	469b      	mov	fp, r3
 8009080:	4643      	mov	r3, r8
 8009082:	eb1a 0303 	adds.w	r3, sl, r3
 8009086:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800908a:	464b      	mov	r3, r9
 800908c:	eb4b 0303 	adc.w	r3, fp, r3
 8009090:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80090a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80090a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80090a8:	460b      	mov	r3, r1
 80090aa:	18db      	adds	r3, r3, r3
 80090ac:	643b      	str	r3, [r7, #64]	; 0x40
 80090ae:	4613      	mov	r3, r2
 80090b0:	eb42 0303 	adc.w	r3, r2, r3
 80090b4:	647b      	str	r3, [r7, #68]	; 0x44
 80090b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80090ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80090be:	f7f7 f8d7 	bl	8000270 <__aeabi_uldivmod>
 80090c2:	4602      	mov	r2, r0
 80090c4:	460b      	mov	r3, r1
 80090c6:	4611      	mov	r1, r2
 80090c8:	4b3b      	ldr	r3, [pc, #236]	; (80091b8 <UART_SetConfig+0x2d4>)
 80090ca:	fba3 2301 	umull	r2, r3, r3, r1
 80090ce:	095b      	lsrs	r3, r3, #5
 80090d0:	2264      	movs	r2, #100	; 0x64
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
 80090d6:	1acb      	subs	r3, r1, r3
 80090d8:	00db      	lsls	r3, r3, #3
 80090da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80090de:	4b36      	ldr	r3, [pc, #216]	; (80091b8 <UART_SetConfig+0x2d4>)
 80090e0:	fba3 2302 	umull	r2, r3, r3, r2
 80090e4:	095b      	lsrs	r3, r3, #5
 80090e6:	005b      	lsls	r3, r3, #1
 80090e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80090ec:	441c      	add	r4, r3
 80090ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090f2:	2200      	movs	r2, #0
 80090f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80090f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80090fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009100:	4642      	mov	r2, r8
 8009102:	464b      	mov	r3, r9
 8009104:	1891      	adds	r1, r2, r2
 8009106:	63b9      	str	r1, [r7, #56]	; 0x38
 8009108:	415b      	adcs	r3, r3
 800910a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800910c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009110:	4641      	mov	r1, r8
 8009112:	1851      	adds	r1, r2, r1
 8009114:	6339      	str	r1, [r7, #48]	; 0x30
 8009116:	4649      	mov	r1, r9
 8009118:	414b      	adcs	r3, r1
 800911a:	637b      	str	r3, [r7, #52]	; 0x34
 800911c:	f04f 0200 	mov.w	r2, #0
 8009120:	f04f 0300 	mov.w	r3, #0
 8009124:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009128:	4659      	mov	r1, fp
 800912a:	00cb      	lsls	r3, r1, #3
 800912c:	4651      	mov	r1, sl
 800912e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009132:	4651      	mov	r1, sl
 8009134:	00ca      	lsls	r2, r1, #3
 8009136:	4610      	mov	r0, r2
 8009138:	4619      	mov	r1, r3
 800913a:	4603      	mov	r3, r0
 800913c:	4642      	mov	r2, r8
 800913e:	189b      	adds	r3, r3, r2
 8009140:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009144:	464b      	mov	r3, r9
 8009146:	460a      	mov	r2, r1
 8009148:	eb42 0303 	adc.w	r3, r2, r3
 800914c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800915c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009160:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009164:	460b      	mov	r3, r1
 8009166:	18db      	adds	r3, r3, r3
 8009168:	62bb      	str	r3, [r7, #40]	; 0x28
 800916a:	4613      	mov	r3, r2
 800916c:	eb42 0303 	adc.w	r3, r2, r3
 8009170:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009172:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009176:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800917a:	f7f7 f879 	bl	8000270 <__aeabi_uldivmod>
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	4b0d      	ldr	r3, [pc, #52]	; (80091b8 <UART_SetConfig+0x2d4>)
 8009184:	fba3 1302 	umull	r1, r3, r3, r2
 8009188:	095b      	lsrs	r3, r3, #5
 800918a:	2164      	movs	r1, #100	; 0x64
 800918c:	fb01 f303 	mul.w	r3, r1, r3
 8009190:	1ad3      	subs	r3, r2, r3
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	3332      	adds	r3, #50	; 0x32
 8009196:	4a08      	ldr	r2, [pc, #32]	; (80091b8 <UART_SetConfig+0x2d4>)
 8009198:	fba2 2303 	umull	r2, r3, r2, r3
 800919c:	095b      	lsrs	r3, r3, #5
 800919e:	f003 0207 	and.w	r2, r3, #7
 80091a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4422      	add	r2, r4
 80091aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091ac:	e105      	b.n	80093ba <UART_SetConfig+0x4d6>
 80091ae:	bf00      	nop
 80091b0:	40011000 	.word	0x40011000
 80091b4:	40011400 	.word	0x40011400
 80091b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091c0:	2200      	movs	r2, #0
 80091c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80091c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80091ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80091ce:	4642      	mov	r2, r8
 80091d0:	464b      	mov	r3, r9
 80091d2:	1891      	adds	r1, r2, r2
 80091d4:	6239      	str	r1, [r7, #32]
 80091d6:	415b      	adcs	r3, r3
 80091d8:	627b      	str	r3, [r7, #36]	; 0x24
 80091da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091de:	4641      	mov	r1, r8
 80091e0:	1854      	adds	r4, r2, r1
 80091e2:	4649      	mov	r1, r9
 80091e4:	eb43 0501 	adc.w	r5, r3, r1
 80091e8:	f04f 0200 	mov.w	r2, #0
 80091ec:	f04f 0300 	mov.w	r3, #0
 80091f0:	00eb      	lsls	r3, r5, #3
 80091f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091f6:	00e2      	lsls	r2, r4, #3
 80091f8:	4614      	mov	r4, r2
 80091fa:	461d      	mov	r5, r3
 80091fc:	4643      	mov	r3, r8
 80091fe:	18e3      	adds	r3, r4, r3
 8009200:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009204:	464b      	mov	r3, r9
 8009206:	eb45 0303 	adc.w	r3, r5, r3
 800920a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800920e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800921a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800921e:	f04f 0200 	mov.w	r2, #0
 8009222:	f04f 0300 	mov.w	r3, #0
 8009226:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800922a:	4629      	mov	r1, r5
 800922c:	008b      	lsls	r3, r1, #2
 800922e:	4621      	mov	r1, r4
 8009230:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009234:	4621      	mov	r1, r4
 8009236:	008a      	lsls	r2, r1, #2
 8009238:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800923c:	f7f7 f818 	bl	8000270 <__aeabi_uldivmod>
 8009240:	4602      	mov	r2, r0
 8009242:	460b      	mov	r3, r1
 8009244:	4b60      	ldr	r3, [pc, #384]	; (80093c8 <UART_SetConfig+0x4e4>)
 8009246:	fba3 2302 	umull	r2, r3, r3, r2
 800924a:	095b      	lsrs	r3, r3, #5
 800924c:	011c      	lsls	r4, r3, #4
 800924e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009252:	2200      	movs	r2, #0
 8009254:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009258:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800925c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009260:	4642      	mov	r2, r8
 8009262:	464b      	mov	r3, r9
 8009264:	1891      	adds	r1, r2, r2
 8009266:	61b9      	str	r1, [r7, #24]
 8009268:	415b      	adcs	r3, r3
 800926a:	61fb      	str	r3, [r7, #28]
 800926c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009270:	4641      	mov	r1, r8
 8009272:	1851      	adds	r1, r2, r1
 8009274:	6139      	str	r1, [r7, #16]
 8009276:	4649      	mov	r1, r9
 8009278:	414b      	adcs	r3, r1
 800927a:	617b      	str	r3, [r7, #20]
 800927c:	f04f 0200 	mov.w	r2, #0
 8009280:	f04f 0300 	mov.w	r3, #0
 8009284:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009288:	4659      	mov	r1, fp
 800928a:	00cb      	lsls	r3, r1, #3
 800928c:	4651      	mov	r1, sl
 800928e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009292:	4651      	mov	r1, sl
 8009294:	00ca      	lsls	r2, r1, #3
 8009296:	4610      	mov	r0, r2
 8009298:	4619      	mov	r1, r3
 800929a:	4603      	mov	r3, r0
 800929c:	4642      	mov	r2, r8
 800929e:	189b      	adds	r3, r3, r2
 80092a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092a4:	464b      	mov	r3, r9
 80092a6:	460a      	mov	r2, r1
 80092a8:	eb42 0303 	adc.w	r3, r2, r3
 80092ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80092b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80092ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80092bc:	f04f 0200 	mov.w	r2, #0
 80092c0:	f04f 0300 	mov.w	r3, #0
 80092c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80092c8:	4649      	mov	r1, r9
 80092ca:	008b      	lsls	r3, r1, #2
 80092cc:	4641      	mov	r1, r8
 80092ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092d2:	4641      	mov	r1, r8
 80092d4:	008a      	lsls	r2, r1, #2
 80092d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80092da:	f7f6 ffc9 	bl	8000270 <__aeabi_uldivmod>
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	4b39      	ldr	r3, [pc, #228]	; (80093c8 <UART_SetConfig+0x4e4>)
 80092e4:	fba3 1302 	umull	r1, r3, r3, r2
 80092e8:	095b      	lsrs	r3, r3, #5
 80092ea:	2164      	movs	r1, #100	; 0x64
 80092ec:	fb01 f303 	mul.w	r3, r1, r3
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	011b      	lsls	r3, r3, #4
 80092f4:	3332      	adds	r3, #50	; 0x32
 80092f6:	4a34      	ldr	r2, [pc, #208]	; (80093c8 <UART_SetConfig+0x4e4>)
 80092f8:	fba2 2303 	umull	r2, r3, r2, r3
 80092fc:	095b      	lsrs	r3, r3, #5
 80092fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009302:	441c      	add	r4, r3
 8009304:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009308:	2200      	movs	r2, #0
 800930a:	673b      	str	r3, [r7, #112]	; 0x70
 800930c:	677a      	str	r2, [r7, #116]	; 0x74
 800930e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009312:	4642      	mov	r2, r8
 8009314:	464b      	mov	r3, r9
 8009316:	1891      	adds	r1, r2, r2
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	415b      	adcs	r3, r3
 800931c:	60fb      	str	r3, [r7, #12]
 800931e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009322:	4641      	mov	r1, r8
 8009324:	1851      	adds	r1, r2, r1
 8009326:	6039      	str	r1, [r7, #0]
 8009328:	4649      	mov	r1, r9
 800932a:	414b      	adcs	r3, r1
 800932c:	607b      	str	r3, [r7, #4]
 800932e:	f04f 0200 	mov.w	r2, #0
 8009332:	f04f 0300 	mov.w	r3, #0
 8009336:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800933a:	4659      	mov	r1, fp
 800933c:	00cb      	lsls	r3, r1, #3
 800933e:	4651      	mov	r1, sl
 8009340:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009344:	4651      	mov	r1, sl
 8009346:	00ca      	lsls	r2, r1, #3
 8009348:	4610      	mov	r0, r2
 800934a:	4619      	mov	r1, r3
 800934c:	4603      	mov	r3, r0
 800934e:	4642      	mov	r2, r8
 8009350:	189b      	adds	r3, r3, r2
 8009352:	66bb      	str	r3, [r7, #104]	; 0x68
 8009354:	464b      	mov	r3, r9
 8009356:	460a      	mov	r2, r1
 8009358:	eb42 0303 	adc.w	r3, r2, r3
 800935c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800935e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	663b      	str	r3, [r7, #96]	; 0x60
 8009368:	667a      	str	r2, [r7, #100]	; 0x64
 800936a:	f04f 0200 	mov.w	r2, #0
 800936e:	f04f 0300 	mov.w	r3, #0
 8009372:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009376:	4649      	mov	r1, r9
 8009378:	008b      	lsls	r3, r1, #2
 800937a:	4641      	mov	r1, r8
 800937c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009380:	4641      	mov	r1, r8
 8009382:	008a      	lsls	r2, r1, #2
 8009384:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009388:	f7f6 ff72 	bl	8000270 <__aeabi_uldivmod>
 800938c:	4602      	mov	r2, r0
 800938e:	460b      	mov	r3, r1
 8009390:	4b0d      	ldr	r3, [pc, #52]	; (80093c8 <UART_SetConfig+0x4e4>)
 8009392:	fba3 1302 	umull	r1, r3, r3, r2
 8009396:	095b      	lsrs	r3, r3, #5
 8009398:	2164      	movs	r1, #100	; 0x64
 800939a:	fb01 f303 	mul.w	r3, r1, r3
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	011b      	lsls	r3, r3, #4
 80093a2:	3332      	adds	r3, #50	; 0x32
 80093a4:	4a08      	ldr	r2, [pc, #32]	; (80093c8 <UART_SetConfig+0x4e4>)
 80093a6:	fba2 2303 	umull	r2, r3, r2, r3
 80093aa:	095b      	lsrs	r3, r3, #5
 80093ac:	f003 020f 	and.w	r2, r3, #15
 80093b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4422      	add	r2, r4
 80093b8:	609a      	str	r2, [r3, #8]
}
 80093ba:	bf00      	nop
 80093bc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80093c0:	46bd      	mov	sp, r7
 80093c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093c6:	bf00      	nop
 80093c8:	51eb851f 	.word	0x51eb851f

080093cc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b086      	sub	sp, #24
 80093d0:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80093d2:	4b98      	ldr	r3, [pc, #608]	; (8009634 <MX_LWIP_Init+0x268>)
 80093d4:	22c0      	movs	r2, #192	; 0xc0
 80093d6:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80093d8:	4b96      	ldr	r3, [pc, #600]	; (8009634 <MX_LWIP_Init+0x268>)
 80093da:	22a8      	movs	r2, #168	; 0xa8
 80093dc:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 80093de:	4b95      	ldr	r3, [pc, #596]	; (8009634 <MX_LWIP_Init+0x268>)
 80093e0:	2201      	movs	r2, #1
 80093e2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 177;
 80093e4:	4b93      	ldr	r3, [pc, #588]	; (8009634 <MX_LWIP_Init+0x268>)
 80093e6:	22b1      	movs	r2, #177	; 0xb1
 80093e8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80093ea:	4b93      	ldr	r3, [pc, #588]	; (8009638 <MX_LWIP_Init+0x26c>)
 80093ec:	22ff      	movs	r2, #255	; 0xff
 80093ee:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80093f0:	4b91      	ldr	r3, [pc, #580]	; (8009638 <MX_LWIP_Init+0x26c>)
 80093f2:	22ff      	movs	r2, #255	; 0xff
 80093f4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80093f6:	4b90      	ldr	r3, [pc, #576]	; (8009638 <MX_LWIP_Init+0x26c>)
 80093f8:	22ff      	movs	r2, #255	; 0xff
 80093fa:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80093fc:	4b8e      	ldr	r3, [pc, #568]	; (8009638 <MX_LWIP_Init+0x26c>)
 80093fe:	2200      	movs	r2, #0
 8009400:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009402:	4b8e      	ldr	r3, [pc, #568]	; (800963c <MX_LWIP_Init+0x270>)
 8009404:	22c0      	movs	r2, #192	; 0xc0
 8009406:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009408:	4b8c      	ldr	r3, [pc, #560]	; (800963c <MX_LWIP_Init+0x270>)
 800940a:	22a8      	movs	r2, #168	; 0xa8
 800940c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800940e:	4b8b      	ldr	r3, [pc, #556]	; (800963c <MX_LWIP_Init+0x270>)
 8009410:	2201      	movs	r2, #1
 8009412:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009414:	4b89      	ldr	r3, [pc, #548]	; (800963c <MX_LWIP_Init+0x270>)
 8009416:	2201      	movs	r2, #1
 8009418:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800941a:	2100      	movs	r1, #0
 800941c:	2000      	movs	r0, #0
 800941e:	f005 ff43 	bl	800f2a8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009422:	4b84      	ldr	r3, [pc, #528]	; (8009634 <MX_LWIP_Init+0x268>)
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	061a      	lsls	r2, r3, #24
 8009428:	4b82      	ldr	r3, [pc, #520]	; (8009634 <MX_LWIP_Init+0x268>)
 800942a:	785b      	ldrb	r3, [r3, #1]
 800942c:	041b      	lsls	r3, r3, #16
 800942e:	431a      	orrs	r2, r3
 8009430:	4b80      	ldr	r3, [pc, #512]	; (8009634 <MX_LWIP_Init+0x268>)
 8009432:	789b      	ldrb	r3, [r3, #2]
 8009434:	021b      	lsls	r3, r3, #8
 8009436:	4313      	orrs	r3, r2
 8009438:	4a7e      	ldr	r2, [pc, #504]	; (8009634 <MX_LWIP_Init+0x268>)
 800943a:	78d2      	ldrb	r2, [r2, #3]
 800943c:	4313      	orrs	r3, r2
 800943e:	061a      	lsls	r2, r3, #24
 8009440:	4b7c      	ldr	r3, [pc, #496]	; (8009634 <MX_LWIP_Init+0x268>)
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	0619      	lsls	r1, r3, #24
 8009446:	4b7b      	ldr	r3, [pc, #492]	; (8009634 <MX_LWIP_Init+0x268>)
 8009448:	785b      	ldrb	r3, [r3, #1]
 800944a:	041b      	lsls	r3, r3, #16
 800944c:	4319      	orrs	r1, r3
 800944e:	4b79      	ldr	r3, [pc, #484]	; (8009634 <MX_LWIP_Init+0x268>)
 8009450:	789b      	ldrb	r3, [r3, #2]
 8009452:	021b      	lsls	r3, r3, #8
 8009454:	430b      	orrs	r3, r1
 8009456:	4977      	ldr	r1, [pc, #476]	; (8009634 <MX_LWIP_Init+0x268>)
 8009458:	78c9      	ldrb	r1, [r1, #3]
 800945a:	430b      	orrs	r3, r1
 800945c:	021b      	lsls	r3, r3, #8
 800945e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009462:	431a      	orrs	r2, r3
 8009464:	4b73      	ldr	r3, [pc, #460]	; (8009634 <MX_LWIP_Init+0x268>)
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	0619      	lsls	r1, r3, #24
 800946a:	4b72      	ldr	r3, [pc, #456]	; (8009634 <MX_LWIP_Init+0x268>)
 800946c:	785b      	ldrb	r3, [r3, #1]
 800946e:	041b      	lsls	r3, r3, #16
 8009470:	4319      	orrs	r1, r3
 8009472:	4b70      	ldr	r3, [pc, #448]	; (8009634 <MX_LWIP_Init+0x268>)
 8009474:	789b      	ldrb	r3, [r3, #2]
 8009476:	021b      	lsls	r3, r3, #8
 8009478:	430b      	orrs	r3, r1
 800947a:	496e      	ldr	r1, [pc, #440]	; (8009634 <MX_LWIP_Init+0x268>)
 800947c:	78c9      	ldrb	r1, [r1, #3]
 800947e:	430b      	orrs	r3, r1
 8009480:	0a1b      	lsrs	r3, r3, #8
 8009482:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009486:	431a      	orrs	r2, r3
 8009488:	4b6a      	ldr	r3, [pc, #424]	; (8009634 <MX_LWIP_Init+0x268>)
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	0619      	lsls	r1, r3, #24
 800948e:	4b69      	ldr	r3, [pc, #420]	; (8009634 <MX_LWIP_Init+0x268>)
 8009490:	785b      	ldrb	r3, [r3, #1]
 8009492:	041b      	lsls	r3, r3, #16
 8009494:	4319      	orrs	r1, r3
 8009496:	4b67      	ldr	r3, [pc, #412]	; (8009634 <MX_LWIP_Init+0x268>)
 8009498:	789b      	ldrb	r3, [r3, #2]
 800949a:	021b      	lsls	r3, r3, #8
 800949c:	430b      	orrs	r3, r1
 800949e:	4965      	ldr	r1, [pc, #404]	; (8009634 <MX_LWIP_Init+0x268>)
 80094a0:	78c9      	ldrb	r1, [r1, #3]
 80094a2:	430b      	orrs	r3, r1
 80094a4:	0e1b      	lsrs	r3, r3, #24
 80094a6:	4313      	orrs	r3, r2
 80094a8:	4a65      	ldr	r2, [pc, #404]	; (8009640 <MX_LWIP_Init+0x274>)
 80094aa:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80094ac:	4b62      	ldr	r3, [pc, #392]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	061a      	lsls	r2, r3, #24
 80094b2:	4b61      	ldr	r3, [pc, #388]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094b4:	785b      	ldrb	r3, [r3, #1]
 80094b6:	041b      	lsls	r3, r3, #16
 80094b8:	431a      	orrs	r2, r3
 80094ba:	4b5f      	ldr	r3, [pc, #380]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094bc:	789b      	ldrb	r3, [r3, #2]
 80094be:	021b      	lsls	r3, r3, #8
 80094c0:	4313      	orrs	r3, r2
 80094c2:	4a5d      	ldr	r2, [pc, #372]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094c4:	78d2      	ldrb	r2, [r2, #3]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	061a      	lsls	r2, r3, #24
 80094ca:	4b5b      	ldr	r3, [pc, #364]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	0619      	lsls	r1, r3, #24
 80094d0:	4b59      	ldr	r3, [pc, #356]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094d2:	785b      	ldrb	r3, [r3, #1]
 80094d4:	041b      	lsls	r3, r3, #16
 80094d6:	4319      	orrs	r1, r3
 80094d8:	4b57      	ldr	r3, [pc, #348]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094da:	789b      	ldrb	r3, [r3, #2]
 80094dc:	021b      	lsls	r3, r3, #8
 80094de:	430b      	orrs	r3, r1
 80094e0:	4955      	ldr	r1, [pc, #340]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094e2:	78c9      	ldrb	r1, [r1, #3]
 80094e4:	430b      	orrs	r3, r1
 80094e6:	021b      	lsls	r3, r3, #8
 80094e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80094ec:	431a      	orrs	r2, r3
 80094ee:	4b52      	ldr	r3, [pc, #328]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	0619      	lsls	r1, r3, #24
 80094f4:	4b50      	ldr	r3, [pc, #320]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094f6:	785b      	ldrb	r3, [r3, #1]
 80094f8:	041b      	lsls	r3, r3, #16
 80094fa:	4319      	orrs	r1, r3
 80094fc:	4b4e      	ldr	r3, [pc, #312]	; (8009638 <MX_LWIP_Init+0x26c>)
 80094fe:	789b      	ldrb	r3, [r3, #2]
 8009500:	021b      	lsls	r3, r3, #8
 8009502:	430b      	orrs	r3, r1
 8009504:	494c      	ldr	r1, [pc, #304]	; (8009638 <MX_LWIP_Init+0x26c>)
 8009506:	78c9      	ldrb	r1, [r1, #3]
 8009508:	430b      	orrs	r3, r1
 800950a:	0a1b      	lsrs	r3, r3, #8
 800950c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009510:	431a      	orrs	r2, r3
 8009512:	4b49      	ldr	r3, [pc, #292]	; (8009638 <MX_LWIP_Init+0x26c>)
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	0619      	lsls	r1, r3, #24
 8009518:	4b47      	ldr	r3, [pc, #284]	; (8009638 <MX_LWIP_Init+0x26c>)
 800951a:	785b      	ldrb	r3, [r3, #1]
 800951c:	041b      	lsls	r3, r3, #16
 800951e:	4319      	orrs	r1, r3
 8009520:	4b45      	ldr	r3, [pc, #276]	; (8009638 <MX_LWIP_Init+0x26c>)
 8009522:	789b      	ldrb	r3, [r3, #2]
 8009524:	021b      	lsls	r3, r3, #8
 8009526:	430b      	orrs	r3, r1
 8009528:	4943      	ldr	r1, [pc, #268]	; (8009638 <MX_LWIP_Init+0x26c>)
 800952a:	78c9      	ldrb	r1, [r1, #3]
 800952c:	430b      	orrs	r3, r1
 800952e:	0e1b      	lsrs	r3, r3, #24
 8009530:	4313      	orrs	r3, r2
 8009532:	4a44      	ldr	r2, [pc, #272]	; (8009644 <MX_LWIP_Init+0x278>)
 8009534:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009536:	4b41      	ldr	r3, [pc, #260]	; (800963c <MX_LWIP_Init+0x270>)
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	061a      	lsls	r2, r3, #24
 800953c:	4b3f      	ldr	r3, [pc, #252]	; (800963c <MX_LWIP_Init+0x270>)
 800953e:	785b      	ldrb	r3, [r3, #1]
 8009540:	041b      	lsls	r3, r3, #16
 8009542:	431a      	orrs	r2, r3
 8009544:	4b3d      	ldr	r3, [pc, #244]	; (800963c <MX_LWIP_Init+0x270>)
 8009546:	789b      	ldrb	r3, [r3, #2]
 8009548:	021b      	lsls	r3, r3, #8
 800954a:	4313      	orrs	r3, r2
 800954c:	4a3b      	ldr	r2, [pc, #236]	; (800963c <MX_LWIP_Init+0x270>)
 800954e:	78d2      	ldrb	r2, [r2, #3]
 8009550:	4313      	orrs	r3, r2
 8009552:	061a      	lsls	r2, r3, #24
 8009554:	4b39      	ldr	r3, [pc, #228]	; (800963c <MX_LWIP_Init+0x270>)
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	0619      	lsls	r1, r3, #24
 800955a:	4b38      	ldr	r3, [pc, #224]	; (800963c <MX_LWIP_Init+0x270>)
 800955c:	785b      	ldrb	r3, [r3, #1]
 800955e:	041b      	lsls	r3, r3, #16
 8009560:	4319      	orrs	r1, r3
 8009562:	4b36      	ldr	r3, [pc, #216]	; (800963c <MX_LWIP_Init+0x270>)
 8009564:	789b      	ldrb	r3, [r3, #2]
 8009566:	021b      	lsls	r3, r3, #8
 8009568:	430b      	orrs	r3, r1
 800956a:	4934      	ldr	r1, [pc, #208]	; (800963c <MX_LWIP_Init+0x270>)
 800956c:	78c9      	ldrb	r1, [r1, #3]
 800956e:	430b      	orrs	r3, r1
 8009570:	021b      	lsls	r3, r3, #8
 8009572:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009576:	431a      	orrs	r2, r3
 8009578:	4b30      	ldr	r3, [pc, #192]	; (800963c <MX_LWIP_Init+0x270>)
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	0619      	lsls	r1, r3, #24
 800957e:	4b2f      	ldr	r3, [pc, #188]	; (800963c <MX_LWIP_Init+0x270>)
 8009580:	785b      	ldrb	r3, [r3, #1]
 8009582:	041b      	lsls	r3, r3, #16
 8009584:	4319      	orrs	r1, r3
 8009586:	4b2d      	ldr	r3, [pc, #180]	; (800963c <MX_LWIP_Init+0x270>)
 8009588:	789b      	ldrb	r3, [r3, #2]
 800958a:	021b      	lsls	r3, r3, #8
 800958c:	430b      	orrs	r3, r1
 800958e:	492b      	ldr	r1, [pc, #172]	; (800963c <MX_LWIP_Init+0x270>)
 8009590:	78c9      	ldrb	r1, [r1, #3]
 8009592:	430b      	orrs	r3, r1
 8009594:	0a1b      	lsrs	r3, r3, #8
 8009596:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800959a:	431a      	orrs	r2, r3
 800959c:	4b27      	ldr	r3, [pc, #156]	; (800963c <MX_LWIP_Init+0x270>)
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	0619      	lsls	r1, r3, #24
 80095a2:	4b26      	ldr	r3, [pc, #152]	; (800963c <MX_LWIP_Init+0x270>)
 80095a4:	785b      	ldrb	r3, [r3, #1]
 80095a6:	041b      	lsls	r3, r3, #16
 80095a8:	4319      	orrs	r1, r3
 80095aa:	4b24      	ldr	r3, [pc, #144]	; (800963c <MX_LWIP_Init+0x270>)
 80095ac:	789b      	ldrb	r3, [r3, #2]
 80095ae:	021b      	lsls	r3, r3, #8
 80095b0:	430b      	orrs	r3, r1
 80095b2:	4922      	ldr	r1, [pc, #136]	; (800963c <MX_LWIP_Init+0x270>)
 80095b4:	78c9      	ldrb	r1, [r1, #3]
 80095b6:	430b      	orrs	r3, r1
 80095b8:	0e1b      	lsrs	r3, r3, #24
 80095ba:	4313      	orrs	r3, r2
 80095bc:	4a22      	ldr	r2, [pc, #136]	; (8009648 <MX_LWIP_Init+0x27c>)
 80095be:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80095c0:	4b22      	ldr	r3, [pc, #136]	; (800964c <MX_LWIP_Init+0x280>)
 80095c2:	9302      	str	r3, [sp, #8]
 80095c4:	4b22      	ldr	r3, [pc, #136]	; (8009650 <MX_LWIP_Init+0x284>)
 80095c6:	9301      	str	r3, [sp, #4]
 80095c8:	2300      	movs	r3, #0
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	4b1e      	ldr	r3, [pc, #120]	; (8009648 <MX_LWIP_Init+0x27c>)
 80095ce:	4a1d      	ldr	r2, [pc, #116]	; (8009644 <MX_LWIP_Init+0x278>)
 80095d0:	491b      	ldr	r1, [pc, #108]	; (8009640 <MX_LWIP_Init+0x274>)
 80095d2:	4820      	ldr	r0, [pc, #128]	; (8009654 <MX_LWIP_Init+0x288>)
 80095d4:	f006 fbec 	bl	800fdb0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80095d8:	481e      	ldr	r0, [pc, #120]	; (8009654 <MX_LWIP_Init+0x288>)
 80095da:	f006 fd9b 	bl	8010114 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 80095de:	4b1d      	ldr	r3, [pc, #116]	; (8009654 <MX_LWIP_Init+0x288>)
 80095e0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80095e4:	089b      	lsrs	r3, r3, #2
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d003      	beq.n	80095f8 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 80095f0:	4818      	ldr	r0, [pc, #96]	; (8009654 <MX_LWIP_Init+0x288>)
 80095f2:	f006 fd9f 	bl	8010134 <netif_set_up>
 80095f6:	e002      	b.n	80095fe <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 80095f8:	4816      	ldr	r0, [pc, #88]	; (8009654 <MX_LWIP_Init+0x288>)
 80095fa:	f006 fe07 	bl	801020c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 80095fe:	4916      	ldr	r1, [pc, #88]	; (8009658 <MX_LWIP_Init+0x28c>)
 8009600:	4814      	ldr	r0, [pc, #80]	; (8009654 <MX_LWIP_Init+0x288>)
 8009602:	f006 fe35 	bl	8010270 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8009606:	2300      	movs	r3, #0
 8009608:	603b      	str	r3, [r7, #0]
 800960a:	2300      	movs	r3, #0
 800960c:	607b      	str	r3, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800960e:	463b      	mov	r3, r7
 8009610:	2101      	movs	r1, #1
 8009612:	4618      	mov	r0, r3
 8009614:	f000 fd34 	bl	800a080 <osSemaphoreCreate>
 8009618:	4603      	mov	r3, r0
 800961a:	4a10      	ldr	r2, [pc, #64]	; (800965c <MX_LWIP_Init+0x290>)
 800961c:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800961e:	4b10      	ldr	r3, [pc, #64]	; (8009660 <MX_LWIP_Init+0x294>)
 8009620:	4a0c      	ldr	r2, [pc, #48]	; (8009654 <MX_LWIP_Init+0x288>)
 8009622:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 8009624:	4b0d      	ldr	r3, [pc, #52]	; (800965c <MX_LWIP_Init+0x290>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a0d      	ldr	r2, [pc, #52]	; (8009660 <MX_LWIP_Init+0x294>)
 800962a:	6053      	str	r3, [r2, #4]
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800962c:	bf00      	nop
 800962e:	3708      	adds	r7, #8
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20000dc8 	.word	0x20000dc8
 8009638:	20000dcc 	.word	0x20000dcc
 800963c:	20000dd0 	.word	0x20000dd0
 8009640:	20000dbc 	.word	0x20000dbc
 8009644:	20000dc0 	.word	0x20000dc0
 8009648:	20000dc4 	.word	0x20000dc4
 800964c:	0800f1b9 	.word	0x0800f1b9
 8009650:	08009c8d 	.word	0x08009c8d
 8009654:	20000d88 	.word	0x20000d88
 8009658:	08009cf9 	.word	0x08009cf9
 800965c:	20000d7c 	.word	0x20000d7c
 8009660:	20000d80 	.word	0x20000d80

08009664 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b08e      	sub	sp, #56	; 0x38
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800966c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009670:	2200      	movs	r2, #0
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	605a      	str	r2, [r3, #4]
 8009676:	609a      	str	r2, [r3, #8]
 8009678:	60da      	str	r2, [r3, #12]
 800967a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a4a      	ldr	r2, [pc, #296]	; (80097ac <HAL_ETH_MspInit+0x148>)
 8009682:	4293      	cmp	r3, r2
 8009684:	f040 808d 	bne.w	80097a2 <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8009688:	2300      	movs	r3, #0
 800968a:	623b      	str	r3, [r7, #32]
 800968c:	4b48      	ldr	r3, [pc, #288]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 800968e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009690:	4a47      	ldr	r2, [pc, #284]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 8009692:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009696:	6313      	str	r3, [r2, #48]	; 0x30
 8009698:	4b45      	ldr	r3, [pc, #276]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 800969a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800969c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096a0:	623b      	str	r3, [r7, #32]
 80096a2:	6a3b      	ldr	r3, [r7, #32]
 80096a4:	2300      	movs	r3, #0
 80096a6:	61fb      	str	r3, [r7, #28]
 80096a8:	4b41      	ldr	r3, [pc, #260]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096ac:	4a40      	ldr	r2, [pc, #256]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80096b2:	6313      	str	r3, [r2, #48]	; 0x30
 80096b4:	4b3e      	ldr	r3, [pc, #248]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80096bc:	61fb      	str	r3, [r7, #28]
 80096be:	69fb      	ldr	r3, [r7, #28]
 80096c0:	2300      	movs	r3, #0
 80096c2:	61bb      	str	r3, [r7, #24]
 80096c4:	4b3a      	ldr	r3, [pc, #232]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c8:	4a39      	ldr	r2, [pc, #228]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80096ce:	6313      	str	r3, [r2, #48]	; 0x30
 80096d0:	4b37      	ldr	r3, [pc, #220]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096d8:	61bb      	str	r3, [r7, #24]
 80096da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80096dc:	2300      	movs	r3, #0
 80096de:	617b      	str	r3, [r7, #20]
 80096e0:	4b33      	ldr	r3, [pc, #204]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e4:	4a32      	ldr	r2, [pc, #200]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096e6:	f043 0304 	orr.w	r3, r3, #4
 80096ea:	6313      	str	r3, [r2, #48]	; 0x30
 80096ec:	4b30      	ldr	r3, [pc, #192]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096f0:	f003 0304 	and.w	r3, r3, #4
 80096f4:	617b      	str	r3, [r7, #20]
 80096f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80096f8:	2300      	movs	r3, #0
 80096fa:	613b      	str	r3, [r7, #16]
 80096fc:	4b2c      	ldr	r3, [pc, #176]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 80096fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009700:	4a2b      	ldr	r2, [pc, #172]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 8009702:	f043 0301 	orr.w	r3, r3, #1
 8009706:	6313      	str	r3, [r2, #48]	; 0x30
 8009708:	4b29      	ldr	r3, [pc, #164]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 800970a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800970c:	f003 0301 	and.w	r3, r3, #1
 8009710:	613b      	str	r3, [r7, #16]
 8009712:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009714:	2300      	movs	r3, #0
 8009716:	60fb      	str	r3, [r7, #12]
 8009718:	4b25      	ldr	r3, [pc, #148]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 800971a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800971c:	4a24      	ldr	r2, [pc, #144]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 800971e:	f043 0302 	orr.w	r3, r3, #2
 8009722:	6313      	str	r3, [r2, #48]	; 0x30
 8009724:	4b22      	ldr	r3, [pc, #136]	; (80097b0 <HAL_ETH_MspInit+0x14c>)
 8009726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009728:	f003 0302 	and.w	r3, r3, #2
 800972c:	60fb      	str	r3, [r7, #12]
 800972e:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009730:	2332      	movs	r3, #50	; 0x32
 8009732:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009734:	2302      	movs	r3, #2
 8009736:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009738:	2300      	movs	r3, #0
 800973a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800973c:	2303      	movs	r3, #3
 800973e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009740:	230b      	movs	r3, #11
 8009742:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009744:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009748:	4619      	mov	r1, r3
 800974a:	481a      	ldr	r0, [pc, #104]	; (80097b4 <HAL_ETH_MspInit+0x150>)
 800974c:	f7fc fabc 	bl	8005cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009750:	2386      	movs	r3, #134	; 0x86
 8009752:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009754:	2302      	movs	r3, #2
 8009756:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009758:	2300      	movs	r3, #0
 800975a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800975c:	2303      	movs	r3, #3
 800975e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009760:	230b      	movs	r3, #11
 8009762:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009768:	4619      	mov	r1, r3
 800976a:	4813      	ldr	r0, [pc, #76]	; (80097b8 <HAL_ETH_MspInit+0x154>)
 800976c:	f7fc faac 	bl	8005cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8009770:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009776:	2302      	movs	r3, #2
 8009778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800977a:	2300      	movs	r3, #0
 800977c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800977e:	2303      	movs	r3, #3
 8009780:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009782:	230b      	movs	r3, #11
 8009784:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800978a:	4619      	mov	r1, r3
 800978c:	480b      	ldr	r0, [pc, #44]	; (80097bc <HAL_ETH_MspInit+0x158>)
 800978e:	f7fc fa9b 	bl	8005cc8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8009792:	2200      	movs	r2, #0
 8009794:	2105      	movs	r1, #5
 8009796:	203d      	movs	r0, #61	; 0x3d
 8009798:	f7fa fcdc 	bl	8004154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800979c:	203d      	movs	r0, #61	; 0x3d
 800979e:	f7fa fcf5 	bl	800418c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80097a2:	bf00      	nop
 80097a4:	3738      	adds	r7, #56	; 0x38
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	40028000 	.word	0x40028000
 80097b0:	40023800 	.word	0x40023800
 80097b4:	40020800 	.word	0x40020800
 80097b8:	40020000 	.word	0x40020000
 80097bc:	40020400 	.word	0x40020400

080097c0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b082      	sub	sp, #8
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80097c8:	4b04      	ldr	r3, [pc, #16]	; (80097dc <HAL_ETH_RxCpltCallback+0x1c>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 fcd7 	bl	800a180 <osSemaphoreRelease>
}
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	20003e74 	.word	0x20003e74

080097e0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80097e0:	b5b0      	push	{r4, r5, r7, lr}
 80097e2:	b090      	sub	sp, #64	; 0x40
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80097e8:	2300      	movs	r3, #0
 80097ea:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80097ec:	4b5f      	ldr	r3, [pc, #380]	; (800996c <low_level_init+0x18c>)
 80097ee:	4a60      	ldr	r2, [pc, #384]	; (8009970 <low_level_init+0x190>)
 80097f0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 80097f2:	4b5e      	ldr	r3, [pc, #376]	; (800996c <low_level_init+0x18c>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80097f8:	4b5c      	ldr	r3, [pc, #368]	; (800996c <low_level_init+0x18c>)
 80097fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80097fe:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8009800:	4b5a      	ldr	r3, [pc, #360]	; (800996c <low_level_init+0x18c>)
 8009802:	2200      	movs	r2, #0
 8009804:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8009806:	4b59      	ldr	r3, [pc, #356]	; (800996c <low_level_init+0x18c>)
 8009808:	2200      	movs	r2, #0
 800980a:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800980c:	2300      	movs	r3, #0
 800980e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8009812:	2380      	movs	r3, #128	; 0x80
 8009814:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8009818:	23e1      	movs	r3, #225	; 0xe1
 800981a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800981e:	2300      	movs	r3, #0
 8009820:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8009824:	2300      	movs	r3, #0
 8009826:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800982a:	2300      	movs	r3, #0
 800982c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8009830:	4a4e      	ldr	r2, [pc, #312]	; (800996c <low_level_init+0x18c>)
 8009832:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009836:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8009838:	4b4c      	ldr	r3, [pc, #304]	; (800996c <low_level_init+0x18c>)
 800983a:	2201      	movs	r2, #1
 800983c:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800983e:	4b4b      	ldr	r3, [pc, #300]	; (800996c <low_level_init+0x18c>)
 8009840:	2200      	movs	r2, #0
 8009842:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8009844:	4b49      	ldr	r3, [pc, #292]	; (800996c <low_level_init+0x18c>)
 8009846:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800984a:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800984c:	4847      	ldr	r0, [pc, #284]	; (800996c <low_level_init+0x18c>)
 800984e:	f7fb f8ad 	bl	80049ac <HAL_ETH_Init>
 8009852:	4603      	mov	r3, r0
 8009854:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8009858:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800985c:	2b00      	cmp	r3, #0
 800985e:	d108      	bne.n	8009872 <low_level_init+0x92>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009866:	f043 0304 	orr.w	r3, r3, #4
 800986a:	b2da      	uxtb	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8009872:	2304      	movs	r3, #4
 8009874:	4a3f      	ldr	r2, [pc, #252]	; (8009974 <low_level_init+0x194>)
 8009876:	4940      	ldr	r1, [pc, #256]	; (8009978 <low_level_init+0x198>)
 8009878:	483c      	ldr	r0, [pc, #240]	; (800996c <low_level_init+0x18c>)
 800987a:	f7fb fa31 	bl	8004ce0 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800987e:	2304      	movs	r3, #4
 8009880:	4a3e      	ldr	r2, [pc, #248]	; (800997c <low_level_init+0x19c>)
 8009882:	493f      	ldr	r1, [pc, #252]	; (8009980 <low_level_init+0x1a0>)
 8009884:	4839      	ldr	r0, [pc, #228]	; (800996c <low_level_init+0x18c>)
 8009886:	f7fb fa93 	bl	8004db0 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2206      	movs	r2, #6
 800988e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009892:	4b36      	ldr	r3, [pc, #216]	; (800996c <low_level_init+0x18c>)
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	781a      	ldrb	r2, [r3, #0]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800989e:	4b33      	ldr	r3, [pc, #204]	; (800996c <low_level_init+0x18c>)
 80098a0:	695b      	ldr	r3, [r3, #20]
 80098a2:	785a      	ldrb	r2, [r3, #1]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80098aa:	4b30      	ldr	r3, [pc, #192]	; (800996c <low_level_init+0x18c>)
 80098ac:	695b      	ldr	r3, [r3, #20]
 80098ae:	789a      	ldrb	r2, [r3, #2]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80098b6:	4b2d      	ldr	r3, [pc, #180]	; (800996c <low_level_init+0x18c>)
 80098b8:	695b      	ldr	r3, [r3, #20]
 80098ba:	78da      	ldrb	r2, [r3, #3]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80098c2:	4b2a      	ldr	r3, [pc, #168]	; (800996c <low_level_init+0x18c>)
 80098c4:	695b      	ldr	r3, [r3, #20]
 80098c6:	791a      	ldrb	r2, [r3, #4]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80098ce:	4b27      	ldr	r3, [pc, #156]	; (800996c <low_level_init+0x18c>)
 80098d0:	695b      	ldr	r3, [r3, #20]
 80098d2:	795a      	ldrb	r2, [r3, #5]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80098e0:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80098e8:	f043 030a 	orr.w	r3, r3, #10
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 80098f4:	2300      	movs	r3, #0
 80098f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80098f8:	2300      	movs	r3, #0
 80098fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80098fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009900:	2101      	movs	r1, #1
 8009902:	4618      	mov	r0, r3
 8009904:	f000 fbbc 	bl	800a080 <osSemaphoreCreate>
 8009908:	4603      	mov	r3, r0
 800990a:	4a1e      	ldr	r2, [pc, #120]	; (8009984 <low_level_init+0x1a4>)
 800990c:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800990e:	4b1e      	ldr	r3, [pc, #120]	; (8009988 <low_level_init+0x1a8>)
 8009910:	f107 040c 	add.w	r4, r7, #12
 8009914:	461d      	mov	r5, r3
 8009916:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009918:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800991a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800991e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8009922:	f107 030c 	add.w	r3, r7, #12
 8009926:	6879      	ldr	r1, [r7, #4]
 8009928:	4618      	mov	r0, r3
 800992a:	f000 faac 	bl	8009e86 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800992e:	480f      	ldr	r0, [pc, #60]	; (800996c <low_level_init+0x18c>)
 8009930:	f7fb fd62 	bl	80053f8 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8009934:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009938:	461a      	mov	r2, r3
 800993a:	211d      	movs	r1, #29
 800993c:	480b      	ldr	r0, [pc, #44]	; (800996c <low_level_init+0x18c>)
 800993e:	f7fb fc8d 	bl	800525c <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8009942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009944:	f043 030b 	orr.w	r3, r3, #11
 8009948:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800994a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994c:	461a      	mov	r2, r3
 800994e:	211d      	movs	r1, #29
 8009950:	4806      	ldr	r0, [pc, #24]	; (800996c <low_level_init+0x18c>)
 8009952:	f7fb fceb 	bl	800532c <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8009956:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800995a:	461a      	mov	r2, r3
 800995c:	211d      	movs	r1, #29
 800995e:	4803      	ldr	r0, [pc, #12]	; (800996c <low_level_init+0x18c>)
 8009960:	f7fb fc7c 	bl	800525c <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8009964:	bf00      	nop
 8009966:	3740      	adds	r7, #64	; 0x40
 8009968:	46bd      	mov	sp, r7
 800996a:	bdb0      	pop	{r4, r5, r7, pc}
 800996c:	20003e78 	.word	0x20003e78
 8009970:	40028000 	.word	0x40028000
 8009974:	200026a4 	.word	0x200026a4
 8009978:	20000e54 	.word	0x20000e54
 800997c:	20000ed4 	.word	0x20000ed4
 8009980:	20000dd4 	.word	0x20000dd4
 8009984:	20003e74 	.word	0x20003e74
 8009988:	0801bb38 	.word	0x0801bb38

0800998c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b08a      	sub	sp, #40	; 0x28
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8009996:	4b4b      	ldr	r3, [pc, #300]	; (8009ac4 <low_level_output+0x138>)
 8009998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800999e:	2300      	movs	r3, #0
 80099a0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80099a2:	2300      	movs	r3, #0
 80099a4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 80099a6:	2300      	movs	r3, #0
 80099a8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 80099aa:	2300      	movs	r3, #0
 80099ac:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 80099ae:	4b45      	ldr	r3, [pc, #276]	; (8009ac4 <low_level_output+0x138>)
 80099b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 80099b4:	2300      	movs	r3, #0
 80099b6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	623b      	str	r3, [r7, #32]
 80099bc:	e05a      	b.n	8009a74 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	da03      	bge.n	80099ce <low_level_output+0x42>
      {
        errval = ERR_USE;
 80099c6:	23f8      	movs	r3, #248	; 0xf8
 80099c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 80099cc:	e05c      	b.n	8009a88 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	895b      	ldrh	r3, [r3, #10]
 80099d2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80099d4:	2300      	movs	r3, #0
 80099d6:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80099d8:	e02f      	b.n	8009a3a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80099da:	69fa      	ldr	r2, [r7, #28]
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	18d0      	adds	r0, r2, r3
 80099e0:	6a3b      	ldr	r3, [r7, #32]
 80099e2:	685a      	ldr	r2, [r3, #4]
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	18d1      	adds	r1, r2, r3
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80099ee:	3304      	adds	r3, #4
 80099f0:	461a      	mov	r2, r3
 80099f2:	f010 fe8f 	bl	801a714 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	da03      	bge.n	8009a0c <low_level_output+0x80>
        {
          errval = ERR_USE;
 8009a04:	23f8      	movs	r3, #248	; 0xf8
 8009a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8009a0a:	e03d      	b.n	8009a88 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8009a12:	693a      	ldr	r2, [r7, #16]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	4413      	add	r3, r2
 8009a18:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009a1c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8009a1e:	68ba      	ldr	r2, [r7, #8]
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	1ad3      	subs	r3, r2, r3
 8009a24:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009a28:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8009a2a:	697a      	ldr	r2, [r7, #20]
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009a34:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	4413      	add	r3, r2
 8009a40:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d8c8      	bhi.n	80099da <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8009a48:	69fa      	ldr	r2, [r7, #28]
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	18d0      	adds	r0, r2, r3
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	4413      	add	r3, r2
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	4619      	mov	r1, r3
 8009a5a:	f010 fe5b 	bl	801a714 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009a5e:	693a      	ldr	r2, [r7, #16]
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	4413      	add	r3, r2
 8009a64:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8009a66:	697a      	ldr	r2, [r7, #20]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	623b      	str	r3, [r7, #32]
 8009a74:	6a3b      	ldr	r3, [r7, #32]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1a1      	bne.n	80099be <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8009a7a:	6979      	ldr	r1, [r7, #20]
 8009a7c:	4811      	ldr	r0, [pc, #68]	; (8009ac4 <low_level_output+0x138>)
 8009a7e:	f7fb fa03 	bl	8004e88 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8009a88:	4b0e      	ldr	r3, [pc, #56]	; (8009ac4 <low_level_output+0x138>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a90:	695b      	ldr	r3, [r3, #20]
 8009a92:	f003 0320 	and.w	r3, r3, #32
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00d      	beq.n	8009ab6 <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8009a9a:	4b0a      	ldr	r3, [pc, #40]	; (8009ac4 <low_level_output+0x138>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	2320      	movs	r3, #32
 8009aa6:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8009aa8:	4b06      	ldr	r3, [pc, #24]	; (8009ac4 <low_level_output+0x138>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	6053      	str	r3, [r2, #4]
  }
  return errval;
 8009ab6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3728      	adds	r7, #40	; 0x28
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	20003e78 	.word	0x20003e78

08009ac8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b08c      	sub	sp, #48	; 0x30
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009adc:	2300      	movs	r3, #0
 8009ade:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8009aec:	484e      	ldr	r0, [pc, #312]	; (8009c28 <low_level_input+0x160>)
 8009aee:	f7fb fab5 	bl	800505c <HAL_ETH_GetReceivedFrame_IT>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d001      	beq.n	8009afc <low_level_input+0x34>

    return NULL;
 8009af8:	2300      	movs	r3, #0
 8009afa:	e091      	b.n	8009c20 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8009afc:	4b4a      	ldr	r3, [pc, #296]	; (8009c28 <low_level_input+0x160>)
 8009afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b00:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8009b02:	4b49      	ldr	r3, [pc, #292]	; (8009c28 <low_level_input+0x160>)
 8009b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b06:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8009b08:	89fb      	ldrh	r3, [r7, #14]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d007      	beq.n	8009b1e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8009b0e:	89fb      	ldrh	r3, [r7, #14]
 8009b10:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8009b14:	4619      	mov	r1, r3
 8009b16:	2000      	movs	r0, #0
 8009b18:	f006 fc74 	bl	8010404 <pbuf_alloc>
 8009b1c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8009b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d04b      	beq.n	8009bbc <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009b24:	4b40      	ldr	r3, [pc, #256]	; (8009c28 <low_level_input+0x160>)
 8009b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b28:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b30:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b32:	e040      	b.n	8009bb6 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8009b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b36:	895b      	ldrh	r3, [r3, #10]
 8009b38:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8009b3e:	e021      	b.n	8009b84 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8009b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b42:	685a      	ldr	r2, [r3, #4]
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	18d0      	adds	r0, r2, r3
 8009b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b4a:	69fb      	ldr	r3, [r7, #28]
 8009b4c:	18d1      	adds	r1, r2, r3
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8009b54:	3304      	adds	r3, #4
 8009b56:	461a      	mov	r2, r3
 8009b58:	f010 fddc 	bl	801a714 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009b5c:	6a3b      	ldr	r3, [r7, #32]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8009b68:	69fa      	ldr	r2, [r7, #28]
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009b72:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8009b74:	69ba      	ldr	r2, [r7, #24]
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009b7e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8009b80:	2300      	movs	r3, #0
 8009b82:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	4413      	add	r3, r2
 8009b8a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d8d6      	bhi.n	8009b40 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8009b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b94:	685a      	ldr	r2, [r3, #4]
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	18d0      	adds	r0, r2, r3
 8009b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	4413      	add	r3, r2
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	f010 fdb6 	bl	801a714 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009ba8:	69fa      	ldr	r2, [r7, #28]
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	4413      	add	r3, r2
 8009bae:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8009bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d1bb      	bne.n	8009b34 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009bbc:	4b1a      	ldr	r3, [pc, #104]	; (8009c28 <low_level_input+0x160>)
 8009bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bc0:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	613b      	str	r3, [r7, #16]
 8009bc6:	e00b      	b.n	8009be0 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8009bc8:	6a3b      	ldr	r3, [r7, #32]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009bd0:	6a3b      	ldr	r3, [r7, #32]
 8009bd2:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	3301      	adds	r3, #1
 8009bde:	613b      	str	r3, [r7, #16]
 8009be0:	4b11      	ldr	r3, [pc, #68]	; (8009c28 <low_level_input+0x160>)
 8009be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be4:	693a      	ldr	r2, [r7, #16]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d3ee      	bcc.n	8009bc8 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8009bea:	4b0f      	ldr	r3, [pc, #60]	; (8009c28 <low_level_input+0x160>)
 8009bec:	2200      	movs	r2, #0
 8009bee:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8009bf0:	4b0d      	ldr	r3, [pc, #52]	; (8009c28 <low_level_input+0x160>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bf8:	695b      	ldr	r3, [r3, #20]
 8009bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00d      	beq.n	8009c1e <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8009c02:	4b09      	ldr	r3, [pc, #36]	; (8009c28 <low_level_input+0x160>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	2380      	movs	r3, #128	; 0x80
 8009c0e:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8009c10:	4b05      	ldr	r3, [pc, #20]	; (8009c28 <low_level_input+0x160>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c18:	461a      	mov	r2, r3
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	6093      	str	r3, [r2, #8]
  }
  return p;
 8009c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3730      	adds	r7, #48	; 0x30
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}
 8009c28:	20003e78 	.word	0x20003e78

08009c2c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009c38:	4b12      	ldr	r3, [pc, #72]	; (8009c84 <ethernetif_input+0x58>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 fa4f 	bl	800a0e4 <osSemaphoreWait>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1f5      	bne.n	8009c38 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8009c4c:	480e      	ldr	r0, [pc, #56]	; (8009c88 <ethernetif_input+0x5c>)
 8009c4e:	f010 fbcf 	bl	801a3f0 <sys_mutex_lock>
        p = low_level_input( netif );
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f7ff ff38 	bl	8009ac8 <low_level_input>
 8009c58:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d00a      	beq.n	8009c76 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	68f9      	ldr	r1, [r7, #12]
 8009c66:	68b8      	ldr	r0, [r7, #8]
 8009c68:	4798      	blx	r3
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8009c70:	68b8      	ldr	r0, [r7, #8]
 8009c72:	f006 feab 	bl	80109cc <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8009c76:	4804      	ldr	r0, [pc, #16]	; (8009c88 <ethernetif_input+0x5c>)
 8009c78:	f010 fbc9 	bl	801a40e <sys_mutex_unlock>
      } while(p!=NULL);
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1e4      	bne.n	8009c4c <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009c82:	e7d9      	b.n	8009c38 <ethernetif_input+0xc>
 8009c84:	20003e74 	.word	0x20003e74
 8009c88:	2000a370 	.word	0x2000a370

08009c8c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d106      	bne.n	8009ca8 <ethernetif_init+0x1c>
 8009c9a:	4b0e      	ldr	r3, [pc, #56]	; (8009cd4 <ethernetif_init+0x48>)
 8009c9c:	f44f 720b 	mov.w	r2, #556	; 0x22c
 8009ca0:	490d      	ldr	r1, [pc, #52]	; (8009cd8 <ethernetif_init+0x4c>)
 8009ca2:	480e      	ldr	r0, [pc, #56]	; (8009cdc <ethernetif_init+0x50>)
 8009ca4:	f010 fe46 	bl	801a934 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2273      	movs	r2, #115	; 0x73
 8009cac:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2274      	movs	r2, #116	; 0x74
 8009cb4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	4a09      	ldr	r2, [pc, #36]	; (8009ce0 <ethernetif_init+0x54>)
 8009cbc:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	4a08      	ldr	r2, [pc, #32]	; (8009ce4 <ethernetif_init+0x58>)
 8009cc2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f7ff fd8b 	bl	80097e0 <low_level_init>

  return ERR_OK;
 8009cca:	2300      	movs	r3, #0
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3708      	adds	r7, #8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}
 8009cd4:	0801bb54 	.word	0x0801bb54
 8009cd8:	0801bb70 	.word	0x0801bb70
 8009cdc:	0801bb80 	.word	0x0801bb80
 8009ce0:	080183f9 	.word	0x080183f9
 8009ce4:	0800998d 	.word	0x0800998d

08009ce8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009cec:	f7f9 fd42 	bl	8003774 <HAL_GetTick>
 8009cf0:	4603      	mov	r3, r0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	bd80      	pop	{r7, pc}
	...

08009cf8 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8009d00:	2300      	movs	r3, #0
 8009d02:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d0e:	089b      	lsrs	r3, r3, #2
 8009d10:	f003 0301 	and.w	r3, r3, #1
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d05d      	beq.n	8009dd6 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8009d1a:	4b34      	ldr	r3, [pc, #208]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d03f      	beq.n	8009da2 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8009d22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009d26:	2100      	movs	r1, #0
 8009d28:	4830      	ldr	r0, [pc, #192]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d2a:	f7fb faff 	bl	800532c <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8009d2e:	f7f9 fd21 	bl	8003774 <HAL_GetTick>
 8009d32:	4603      	mov	r3, r0
 8009d34:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8009d36:	f107 0308 	add.w	r3, r7, #8
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	2101      	movs	r1, #1
 8009d3e:	482b      	ldr	r0, [pc, #172]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d40:	f7fb fa8c 	bl	800525c <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8009d44:	f7f9 fd16 	bl	8003774 <HAL_GetTick>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d52:	d828      	bhi.n	8009da6 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	f003 0320 	and.w	r3, r3, #32
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d0eb      	beq.n	8009d36 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8009d5e:	f107 0308 	add.w	r3, r7, #8
 8009d62:	461a      	mov	r2, r3
 8009d64:	2110      	movs	r1, #16
 8009d66:	4821      	ldr	r0, [pc, #132]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d68:	f7fb fa78 	bl	800525c <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	f003 0304 	and.w	r3, r3, #4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d004      	beq.n	8009d80 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8009d76:	4b1d      	ldr	r3, [pc, #116]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d7c:	60da      	str	r2, [r3, #12]
 8009d7e:	e002      	b.n	8009d86 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8009d80:	4b1a      	ldr	r3, [pc, #104]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	f003 0302 	and.w	r3, r3, #2
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d003      	beq.n	8009d98 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8009d90:	4b16      	ldr	r3, [pc, #88]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	609a      	str	r2, [r3, #8]
 8009d96:	e016      	b.n	8009dc6 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8009d98:	4b14      	ldr	r3, [pc, #80]	; (8009dec <ethernetif_update_config+0xf4>)
 8009d9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009d9e:	609a      	str	r2, [r3, #8]
 8009da0:	e011      	b.n	8009dc6 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8009da2:	bf00      	nop
 8009da4:	e000      	b.n	8009da8 <ethernetif_update_config+0xb0>
          goto error;
 8009da6:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8009da8:	4b10      	ldr	r3, [pc, #64]	; (8009dec <ethernetif_update_config+0xf4>)
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	08db      	lsrs	r3, r3, #3
 8009dae:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8009db0:	4b0e      	ldr	r3, [pc, #56]	; (8009dec <ethernetif_update_config+0xf4>)
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	085b      	lsrs	r3, r3, #1
 8009db6:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8009db8:	4313      	orrs	r3, r2
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	480a      	ldr	r0, [pc, #40]	; (8009dec <ethernetif_update_config+0xf4>)
 8009dc2:	f7fb fab3 	bl	800532c <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8009dc6:	2100      	movs	r1, #0
 8009dc8:	4808      	ldr	r0, [pc, #32]	; (8009dec <ethernetif_update_config+0xf4>)
 8009dca:	f7fb fb73 	bl	80054b4 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8009dce:	4807      	ldr	r0, [pc, #28]	; (8009dec <ethernetif_update_config+0xf4>)
 8009dd0:	f7fb fb12 	bl	80053f8 <HAL_ETH_Start>
 8009dd4:	e002      	b.n	8009ddc <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8009dd6:	4805      	ldr	r0, [pc, #20]	; (8009dec <ethernetif_update_config+0xf4>)
 8009dd8:	f7fb fb3d 	bl	8005456 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 f807 	bl	8009df0 <ethernetif_notify_conn_changed>
}
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	20003e78 	.word	0x20003e78

08009df0 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8009df8:	bf00      	nop
 8009dfa:	370c      	adds	r7, #12
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr

08009e04 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009e12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009e16:	2b84      	cmp	r3, #132	; 0x84
 8009e18:	d005      	beq.n	8009e26 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009e1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4413      	add	r3, r2
 8009e22:	3303      	adds	r3, #3
 8009e24:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009e26:	68fb      	ldr	r3, [r7, #12]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3714      	adds	r7, #20
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e3a:	f3ef 8305 	mrs	r3, IPSR
 8009e3e:	607b      	str	r3, [r7, #4]
  return(result);
 8009e40:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	bf14      	ite	ne
 8009e46:	2301      	movne	r3, #1
 8009e48:	2300      	moveq	r3, #0
 8009e4a:	b2db      	uxtb	r3, r3
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009e5c:	f001 ff70 	bl	800bd40 <vTaskStartScheduler>
  
  return osOK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8009e6a:	f7ff ffe3 	bl	8009e34 <inHandlerMode>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8009e74:	f002 f888 	bl	800bf88 <xTaskGetTickCountFromISR>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	e002      	b.n	8009e82 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8009e7c:	f002 f874 	bl	800bf68 <xTaskGetTickCount>
 8009e80:	4603      	mov	r3, r0
  }
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009e86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e88:	b089      	sub	sp, #36	; 0x24
 8009e8a:	af04      	add	r7, sp, #16
 8009e8c:	6078      	str	r0, [r7, #4]
 8009e8e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	695b      	ldr	r3, [r3, #20]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d020      	beq.n	8009eda <osThreadCreate+0x54>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	699b      	ldr	r3, [r3, #24]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d01c      	beq.n	8009eda <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	685c      	ldr	r4, [r3, #4]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681d      	ldr	r5, [r3, #0]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	691e      	ldr	r6, [r3, #16]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f7ff ffa6 	bl	8009e04 <makeFreeRtosPriority>
 8009eb8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	695b      	ldr	r3, [r3, #20]
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ec2:	9202      	str	r2, [sp, #8]
 8009ec4:	9301      	str	r3, [sp, #4]
 8009ec6:	9100      	str	r1, [sp, #0]
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	4632      	mov	r2, r6
 8009ecc:	4629      	mov	r1, r5
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f001 fd58 	bl	800b984 <xTaskCreateStatic>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	60fb      	str	r3, [r7, #12]
 8009ed8:	e01c      	b.n	8009f14 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	685c      	ldr	r4, [r3, #4]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ee6:	b29e      	uxth	r6, r3
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f7ff ff88 	bl	8009e04 <makeFreeRtosPriority>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	f107 030c 	add.w	r3, r7, #12
 8009efa:	9301      	str	r3, [sp, #4]
 8009efc:	9200      	str	r2, [sp, #0]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	4632      	mov	r2, r6
 8009f02:	4629      	mov	r1, r5
 8009f04:	4620      	mov	r0, r4
 8009f06:	f001 fd9a 	bl	800ba3e <xTaskCreate>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d001      	beq.n	8009f14 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009f10:	2300      	movs	r3, #0
 8009f12:	e000      	b.n	8009f16 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009f14:	68fb      	ldr	r3, [r7, #12]
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f1e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009f1e:	b580      	push	{r7, lr}
 8009f20:	b084      	sub	sp, #16
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <osDelay+0x16>
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	e000      	b.n	8009f36 <osDelay+0x18>
 8009f34:	2301      	movs	r3, #1
 8009f36:	4618      	mov	r0, r3
 8009f38:	f001 fece 	bl	800bcd8 <vTaskDelay>
  
  return osOK;
 8009f3c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3710      	adds	r7, #16
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b082      	sub	sp, #8
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d007      	beq.n	8009f66 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	2001      	movs	r0, #1
 8009f5e:	f000 feb2 	bl	800acc6 <xQueueCreateMutexStatic>
 8009f62:	4603      	mov	r3, r0
 8009f64:	e003      	b.n	8009f6e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8009f66:	2001      	movs	r0, #1
 8009f68:	f000 fe95 	bl	800ac96 <xQueueCreateMutex>
 8009f6c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	3708      	adds	r7, #8
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}
	...

08009f78 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009f82:	2300      	movs	r3, #0
 8009f84:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d101      	bne.n	8009f90 <osMutexWait+0x18>
    return osErrorParameter;
 8009f8c:	2380      	movs	r3, #128	; 0x80
 8009f8e:	e03a      	b.n	800a006 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8009f90:	2300      	movs	r3, #0
 8009f92:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f9a:	d103      	bne.n	8009fa4 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8009f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa0:	60fb      	str	r3, [r7, #12]
 8009fa2:	e009      	b.n	8009fb8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d006      	beq.n	8009fb8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <osMutexWait+0x40>
      ticks = 1;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009fb8:	f7ff ff3c 	bl	8009e34 <inHandlerMode>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d017      	beq.n	8009ff2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009fc2:	f107 0308 	add.w	r3, r7, #8
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	2100      	movs	r1, #0
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f001 faa8 	bl	800b520 <xQueueReceiveFromISR>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d001      	beq.n	8009fda <osMutexWait+0x62>
      return osErrorOS;
 8009fd6:	23ff      	movs	r3, #255	; 0xff
 8009fd8:	e015      	b.n	800a006 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d011      	beq.n	800a004 <osMutexWait+0x8c>
 8009fe0:	4b0b      	ldr	r3, [pc, #44]	; (800a010 <osMutexWait+0x98>)
 8009fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fe6:	601a      	str	r2, [r3, #0]
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	f3bf 8f6f 	isb	sy
 8009ff0:	e008      	b.n	800a004 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8009ff2:	68f9      	ldr	r1, [r7, #12]
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f001 f987 	bl	800b308 <xQueueSemaphoreTake>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d001      	beq.n	800a004 <osMutexWait+0x8c>
    return osErrorOS;
 800a000:	23ff      	movs	r3, #255	; 0xff
 800a002:	e000      	b.n	800a006 <osMutexWait+0x8e>
  }
  
  return osOK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	e000ed04 	.word	0xe000ed04

0800a014 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a01c:	2300      	movs	r3, #0
 800a01e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a020:	2300      	movs	r3, #0
 800a022:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a024:	f7ff ff06 	bl	8009e34 <inHandlerMode>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d016      	beq.n	800a05c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a02e:	f107 0308 	add.w	r3, r7, #8
 800a032:	4619      	mov	r1, r3
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f000 fffa 	bl	800b02e <xQueueGiveFromISR>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b01      	cmp	r3, #1
 800a03e:	d001      	beq.n	800a044 <osMutexRelease+0x30>
      return osErrorOS;
 800a040:	23ff      	movs	r3, #255	; 0xff
 800a042:	e017      	b.n	800a074 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d013      	beq.n	800a072 <osMutexRelease+0x5e>
 800a04a:	4b0c      	ldr	r3, [pc, #48]	; (800a07c <osMutexRelease+0x68>)
 800a04c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a050:	601a      	str	r2, [r3, #0]
 800a052:	f3bf 8f4f 	dsb	sy
 800a056:	f3bf 8f6f 	isb	sy
 800a05a:	e00a      	b.n	800a072 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a05c:	2300      	movs	r3, #0
 800a05e:	2200      	movs	r2, #0
 800a060:	2100      	movs	r1, #0
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 fe4a 	bl	800acfc <xQueueGenericSend>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d001      	beq.n	800a072 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a06e:	23ff      	movs	r3, #255	; 0xff
 800a070:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a072:	68fb      	ldr	r3, [r7, #12]
}
 800a074:	4618      	mov	r0, r3
 800a076:	3710      	adds	r7, #16
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	e000ed04 	.word	0xe000ed04

0800a080 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af02      	add	r7, sp, #8
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d00f      	beq.n	800a0b2 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d10a      	bne.n	800a0ae <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	2203      	movs	r2, #3
 800a09e:	9200      	str	r2, [sp, #0]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	2001      	movs	r0, #1
 800a0a6:	f000 fd0b 	bl	800aac0 <xQueueGenericCreateStatic>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	e016      	b.n	800a0dc <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	e014      	b.n	800a0dc <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d110      	bne.n	800a0da <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800a0b8:	2203      	movs	r2, #3
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	2001      	movs	r0, #1
 800a0be:	f000 fd77 	bl	800abb0 <xQueueGenericCreate>
 800a0c2:	60f8      	str	r0, [r7, #12]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d005      	beq.n	800a0d6 <osSemaphoreCreate+0x56>
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f000 fe13 	bl	800acfc <xQueueGenericSend>
      return sema;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	e000      	b.n	800a0dc <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800a0da:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d101      	bne.n	800a0fc <osSemaphoreWait+0x18>
    return osErrorParameter;
 800a0f8:	2380      	movs	r3, #128	; 0x80
 800a0fa:	e03a      	b.n	800a172 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a106:	d103      	bne.n	800a110 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800a108:	f04f 33ff 	mov.w	r3, #4294967295
 800a10c:	60fb      	str	r3, [r7, #12]
 800a10e:	e009      	b.n	800a124 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d006      	beq.n	800a124 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d101      	bne.n	800a124 <osSemaphoreWait+0x40>
      ticks = 1;
 800a120:	2301      	movs	r3, #1
 800a122:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a124:	f7ff fe86 	bl	8009e34 <inHandlerMode>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d017      	beq.n	800a15e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a12e:	f107 0308 	add.w	r3, r7, #8
 800a132:	461a      	mov	r2, r3
 800a134:	2100      	movs	r1, #0
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f001 f9f2 	bl	800b520 <xQueueReceiveFromISR>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b01      	cmp	r3, #1
 800a140:	d001      	beq.n	800a146 <osSemaphoreWait+0x62>
      return osErrorOS;
 800a142:	23ff      	movs	r3, #255	; 0xff
 800a144:	e015      	b.n	800a172 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d011      	beq.n	800a170 <osSemaphoreWait+0x8c>
 800a14c:	4b0b      	ldr	r3, [pc, #44]	; (800a17c <osSemaphoreWait+0x98>)
 800a14e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a152:	601a      	str	r2, [r3, #0]
 800a154:	f3bf 8f4f 	dsb	sy
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	e008      	b.n	800a170 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800a15e:	68f9      	ldr	r1, [r7, #12]
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f001 f8d1 	bl	800b308 <xQueueSemaphoreTake>
 800a166:	4603      	mov	r3, r0
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d001      	beq.n	800a170 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800a16c:	23ff      	movs	r3, #255	; 0xff
 800a16e:	e000      	b.n	800a172 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800a170:	2300      	movs	r3, #0
}
 800a172:	4618      	mov	r0, r3
 800a174:	3710      	adds	r7, #16
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	e000ed04 	.word	0xe000ed04

0800a180 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a188:	2300      	movs	r3, #0
 800a18a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a18c:	2300      	movs	r3, #0
 800a18e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800a190:	f7ff fe50 	bl	8009e34 <inHandlerMode>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d016      	beq.n	800a1c8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800a19a:	f107 0308 	add.w	r3, r7, #8
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f000 ff44 	bl	800b02e <xQueueGiveFromISR>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d001      	beq.n	800a1b0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800a1ac:	23ff      	movs	r3, #255	; 0xff
 800a1ae:	e017      	b.n	800a1e0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d013      	beq.n	800a1de <osSemaphoreRelease+0x5e>
 800a1b6:	4b0c      	ldr	r3, [pc, #48]	; (800a1e8 <osSemaphoreRelease+0x68>)
 800a1b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	f3bf 8f6f 	isb	sy
 800a1c6:	e00a      	b.n	800a1de <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	2100      	movs	r1, #0
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 fd94 	bl	800acfc <xQueueGenericSend>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d001      	beq.n	800a1de <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800a1da:	23ff      	movs	r3, #255	; 0xff
 800a1dc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800a1de:	68fb      	ldr	r3, [r7, #12]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	e000ed04 	.word	0xe000ed04

0800a1ec <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b082      	sub	sp, #8
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a1f4:	f7ff fe1e 	bl	8009e34 <inHandlerMode>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d001      	beq.n	800a202 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800a1fe:	2382      	movs	r3, #130	; 0x82
 800a200:	e003      	b.n	800a20a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f001 fa48 	bl	800b698 <vQueueDelete>

  return osOK; 
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3708      	adds	r7, #8
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b086      	sub	sp, #24
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	3303      	adds	r3, #3
 800a220:	f023 0303 	bic.w	r3, r3, #3
 800a224:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800a226:	2014      	movs	r0, #20
 800a228:	f002 fe2e 	bl	800ce88 <pvPortMalloc>
 800a22c:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d046      	beq.n	800a2c2 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	2200      	movs	r2, #0
 800a246:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4618      	mov	r0, r3
 800a24e:	f002 fe1b 	bl	800ce88 <pvPortMalloc>
 800a252:	4602      	mov	r2, r0
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d02b      	beq.n	800a2b8 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	fb02 f303 	mul.w	r3, r2, r3
 800a26a:	4618      	mov	r0, r3
 800a26c:	f002 fe0c 	bl	800ce88 <pvPortMalloc>
 800a270:	4602      	mov	r2, r0
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d011      	beq.n	800a2a2 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800a27e:	2300      	movs	r3, #0
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	e008      	b.n	800a296 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	685a      	ldr	r2, [r3, #4]
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	4413      	add	r3, r2
 800a28c:	2200      	movs	r2, #0
 800a28e:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	3301      	adds	r3, #1
 800a294:	613b      	str	r3, [r7, #16]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	693a      	ldr	r2, [r7, #16]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d3f1      	bcc.n	800a284 <osPoolCreate+0x72>
 800a2a0:	e00f      	b.n	800a2c2 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f002 feba 	bl	800d020 <vPortFree>
        vPortFree(thePool);
 800a2ac:	6978      	ldr	r0, [r7, #20]
 800a2ae:	f002 feb7 	bl	800d020 <vPortFree>
        thePool = NULL;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	617b      	str	r3, [r7, #20]
 800a2b6:	e004      	b.n	800a2c2 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800a2b8:	6978      	ldr	r0, [r7, #20]
 800a2ba:	f002 feb1 	bl	800d020 <vPortFree>
      thePool = NULL;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3718      	adds	r7, #24
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b08a      	sub	sp, #40	; 0x28
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800a2dc:	f7ff fdaa 	bl	8009e34 <inHandlerMode>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d00e      	beq.n	800a304 <osPoolAlloc+0x38>
	__asm volatile
 800a2e6:	f3ef 8211 	mrs	r2, BASEPRI
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	617a      	str	r2, [r7, #20]
 800a2fc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a2fe:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 800a300:	627b      	str	r3, [r7, #36]	; 0x24
 800a302:	e001      	b.n	800a308 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800a304:	f002 fc9e 	bl	800cc44 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800a308:	2300      	movs	r3, #0
 800a30a:	61fb      	str	r3, [r7, #28]
 800a30c:	e029      	b.n	800a362 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	691a      	ldr	r2, [r3, #16]
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	4413      	add	r3, r2
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	6892      	ldr	r2, [r2, #8]
 800a31a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a31e:	fb01 f202 	mul.w	r2, r1, r2
 800a322:	1a9b      	subs	r3, r3, r2
 800a324:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685a      	ldr	r2, [r3, #4]
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	4413      	add	r3, r2
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d113      	bne.n	800a35c <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	69bb      	ldr	r3, [r7, #24]
 800a33a:	4413      	add	r3, r2
 800a33c:	2201      	movs	r2, #1
 800a33e:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4619      	mov	r1, r3
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	68db      	ldr	r3, [r3, #12]
 800a34a:	69ba      	ldr	r2, [r7, #24]
 800a34c:	fb02 f303 	mul.w	r3, r2, r3
 800a350:	440b      	add	r3, r1
 800a352:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	69ba      	ldr	r2, [r7, #24]
 800a358:	611a      	str	r2, [r3, #16]
      break;
 800a35a:	e007      	b.n	800a36c <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	3301      	adds	r3, #1
 800a360:	61fb      	str	r3, [r7, #28]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	69fa      	ldr	r2, [r7, #28]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d3d0      	bcc.n	800a30e <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800a36c:	f7ff fd62 	bl	8009e34 <inHandlerMode>
 800a370:	4603      	mov	r3, r0
 800a372:	2b00      	cmp	r3, #0
 800a374:	d005      	beq.n	800a382 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800a376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a378:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f383 8811 	msr	BASEPRI, r3
}
 800a380:	e001      	b.n	800a386 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800a382:	f002 fc8f 	bl	800cca4 <vPortExitCritical>
  }
  
  return p;
 800a386:	6a3b      	ldr	r3, [r7, #32]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3728      	adds	r7, #40	; 0x28
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800a390:	b480      	push	{r7}
 800a392:	b085      	sub	sp, #20
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d101      	bne.n	800a3a4 <osPoolFree+0x14>
    return osErrorParameter;
 800a3a0:	2380      	movs	r3, #128	; 0x80
 800a3a2:	e030      	b.n	800a406 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d101      	bne.n	800a3ae <osPoolFree+0x1e>
    return osErrorParameter;
 800a3aa:	2380      	movs	r3, #128	; 0x80
 800a3ac:	e02b      	b.n	800a406 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	683a      	ldr	r2, [r7, #0]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d201      	bcs.n	800a3bc <osPoolFree+0x2c>
    return osErrorParameter;
 800a3b8:	2380      	movs	r3, #128	; 0x80
 800a3ba:	e024      	b.n	800a406 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	6812      	ldr	r2, [r2, #0]
 800a3c2:	1a9b      	subs	r3, r3, r2
 800a3c4:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	68da      	ldr	r2, [r3, #12]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	fbb3 f1f2 	udiv	r1, r3, r2
 800a3d0:	fb01 f202 	mul.w	r2, r1, r2
 800a3d4:	1a9b      	subs	r3, r3, r2
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d001      	beq.n	800a3de <osPoolFree+0x4e>
    return osErrorParameter;
 800a3da:	2380      	movs	r3, #128	; 0x80
 800a3dc:	e013      	b.n	800a406 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	68db      	ldr	r3, [r3, #12]
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3e8:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d301      	bcc.n	800a3f8 <osPoolFree+0x68>
    return osErrorParameter;
 800a3f4:	2380      	movs	r3, #128	; 0x80
 800a3f6:	e006      	b.n	800a406 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	685a      	ldr	r2, [r3, #4]
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	4413      	add	r3, r2
 800a400:	2200      	movs	r2, #0
 800a402:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a412:	b590      	push	{r4, r7, lr}
 800a414:	b085      	sub	sp, #20
 800a416:	af02      	add	r7, sp, #8
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d011      	beq.n	800a448 <osMessageCreate+0x36>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d00d      	beq.n	800a448 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6818      	ldr	r0, [r3, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6859      	ldr	r1, [r3, #4]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	689a      	ldr	r2, [r3, #8]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	2400      	movs	r4, #0
 800a43e:	9400      	str	r4, [sp, #0]
 800a440:	f000 fb3e 	bl	800aac0 <xQueueGenericCreateStatic>
 800a444:	4603      	mov	r3, r0
 800a446:	e008      	b.n	800a45a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6818      	ldr	r0, [r3, #0]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	4619      	mov	r1, r3
 800a454:	f000 fbac 	bl	800abb0 <xQueueGenericCreate>
 800a458:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	370c      	adds	r7, #12
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd90      	pop	{r4, r7, pc}
	...

0800a464 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b086      	sub	sp, #24
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a470:	2300      	movs	r3, #0
 800a472:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d101      	bne.n	800a482 <osMessagePut+0x1e>
    ticks = 1;
 800a47e:	2301      	movs	r3, #1
 800a480:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a482:	f7ff fcd7 	bl	8009e34 <inHandlerMode>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d018      	beq.n	800a4be <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a48c:	f107 0210 	add.w	r2, r7, #16
 800a490:	f107 0108 	add.w	r1, r7, #8
 800a494:	2300      	movs	r3, #0
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f000 fd2e 	bl	800aef8 <xQueueGenericSendFromISR>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d001      	beq.n	800a4a6 <osMessagePut+0x42>
      return osErrorOS;
 800a4a2:	23ff      	movs	r3, #255	; 0xff
 800a4a4:	e018      	b.n	800a4d8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d014      	beq.n	800a4d6 <osMessagePut+0x72>
 800a4ac:	4b0c      	ldr	r3, [pc, #48]	; (800a4e0 <osMessagePut+0x7c>)
 800a4ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	e00b      	b.n	800a4d6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a4be:	f107 0108 	add.w	r1, r7, #8
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	697a      	ldr	r2, [r7, #20]
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f000 fc18 	bl	800acfc <xQueueGenericSend>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d001      	beq.n	800a4d6 <osMessagePut+0x72>
      return osErrorOS;
 800a4d2:	23ff      	movs	r3, #255	; 0xff
 800a4d4:	e000      	b.n	800a4d8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3718      	adds	r7, #24
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	e000ed04 	.word	0xe000ed04

0800a4e4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a4e4:	b590      	push	{r4, r7, lr}
 800a4e6:	b08b      	sub	sp, #44	; 0x2c
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d10a      	bne.n	800a514 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a4fe:	2380      	movs	r3, #128	; 0x80
 800a500:	617b      	str	r3, [r7, #20]
    return event;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	461c      	mov	r4, r3
 800a506:	f107 0314 	add.w	r3, r7, #20
 800a50a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a50e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a512:	e054      	b.n	800a5be <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a514:	2300      	movs	r3, #0
 800a516:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a518:	2300      	movs	r3, #0
 800a51a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a522:	d103      	bne.n	800a52c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a524:	f04f 33ff 	mov.w	r3, #4294967295
 800a528:	627b      	str	r3, [r7, #36]	; 0x24
 800a52a:	e009      	b.n	800a540 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d006      	beq.n	800a540 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d101      	bne.n	800a540 <osMessageGet+0x5c>
      ticks = 1;
 800a53c:	2301      	movs	r3, #1
 800a53e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a540:	f7ff fc78 	bl	8009e34 <inHandlerMode>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d01c      	beq.n	800a584 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a54a:	f107 0220 	add.w	r2, r7, #32
 800a54e:	f107 0314 	add.w	r3, r7, #20
 800a552:	3304      	adds	r3, #4
 800a554:	4619      	mov	r1, r3
 800a556:	68b8      	ldr	r0, [r7, #8]
 800a558:	f000 ffe2 	bl	800b520 <xQueueReceiveFromISR>
 800a55c:	4603      	mov	r3, r0
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d102      	bne.n	800a568 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a562:	2310      	movs	r3, #16
 800a564:	617b      	str	r3, [r7, #20]
 800a566:	e001      	b.n	800a56c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a568:	2300      	movs	r3, #0
 800a56a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a56c:	6a3b      	ldr	r3, [r7, #32]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d01d      	beq.n	800a5ae <osMessageGet+0xca>
 800a572:	4b15      	ldr	r3, [pc, #84]	; (800a5c8 <osMessageGet+0xe4>)
 800a574:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a578:	601a      	str	r2, [r3, #0]
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	f3bf 8f6f 	isb	sy
 800a582:	e014      	b.n	800a5ae <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a584:	f107 0314 	add.w	r3, r7, #20
 800a588:	3304      	adds	r3, #4
 800a58a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a58c:	4619      	mov	r1, r3
 800a58e:	68b8      	ldr	r0, [r7, #8]
 800a590:	f000 fdda 	bl	800b148 <xQueueReceive>
 800a594:	4603      	mov	r3, r0
 800a596:	2b01      	cmp	r3, #1
 800a598:	d102      	bne.n	800a5a0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a59a:	2310      	movs	r3, #16
 800a59c:	617b      	str	r3, [r7, #20]
 800a59e:	e006      	b.n	800a5ae <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <osMessageGet+0xc6>
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	e000      	b.n	800a5ac <osMessageGet+0xc8>
 800a5aa:	2340      	movs	r3, #64	; 0x40
 800a5ac:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	461c      	mov	r4, r3
 800a5b2:	f107 0314 	add.w	r3, r7, #20
 800a5b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a5ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	372c      	adds	r7, #44	; 0x2c
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd90      	pop	{r4, r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	e000ed04 	.word	0xe000ed04

0800a5cc <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800a5cc:	b590      	push	{r4, r7, lr}
 800a5ce:	b087      	sub	sp, #28
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	60fb      	str	r3, [r7, #12]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	613b      	str	r3, [r7, #16]
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	689c      	ldr	r4, [r3, #8]
 800a5ea:	200c      	movs	r0, #12
 800a5ec:	f002 fc4c 	bl	800ce88 <pvPortMalloc>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d101      	bne.n	800a602 <osMailCreate+0x36>
    return NULL;
 800a5fe:	2300      	movs	r3, #0
 800a600:	e038      	b.n	800a674 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	687a      	ldr	r2, [r7, #4]
 800a60a:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6818      	ldr	r0, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	681c      	ldr	r4, [r3, #0]
 800a616:	2200      	movs	r2, #0
 800a618:	2104      	movs	r1, #4
 800a61a:	f000 fac9 	bl	800abb0 <xQueueGenericCreate>
 800a61e:	4603      	mov	r3, r0
 800a620:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d107      	bne.n	800a63e <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4618      	mov	r0, r3
 800a636:	f002 fcf3 	bl	800d020 <vPortFree>
    return NULL;
 800a63a:	2300      	movs	r3, #0
 800a63c:	e01a      	b.n	800a674 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	681c      	ldr	r4, [r3, #0]
 800a644:	f107 030c 	add.w	r3, r7, #12
 800a648:	4618      	mov	r0, r3
 800a64a:	f7ff fde2 	bl	800a212 <osPoolCreate>
 800a64e:	4603      	mov	r3, r0
 800a650:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	689b      	ldr	r3, [r3, #8]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d107      	bne.n	800a66e <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4618      	mov	r0, r3
 800a666:	f002 fcdb 	bl	800d020 <vPortFree>
    return NULL;
 800a66a:	2300      	movs	r3, #0
 800a66c:	e002      	b.n	800a674 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800a674:	4618      	mov	r0, r3
 800a676:	371c      	adds	r7, #28
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd90      	pop	{r4, r7, pc}

0800a67c <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d101      	bne.n	800a690 <osMailAlloc+0x14>
    return NULL;
 800a68c:	2300      	movs	r3, #0
 800a68e:	e006      	b.n	800a69e <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	4618      	mov	r0, r3
 800a696:	f7ff fe19 	bl	800a2cc <osPoolAlloc>
 800a69a:	60f8      	str	r0, [r7, #12]
  
  return p;
 800a69c:	68fb      	ldr	r3, [r7, #12]
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3710      	adds	r7, #16
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
	...

0800a6a8 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d101      	bne.n	800a6bc <osMailPut+0x14>
    return osErrorParameter;
 800a6b8:	2380      	movs	r3, #128	; 0x80
 800a6ba:	e02c      	b.n	800a716 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800a6c0:	f7ff fbb8 	bl	8009e34 <inHandlerMode>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d018      	beq.n	800a6fc <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6858      	ldr	r0, [r3, #4]
 800a6ce:	f107 020c 	add.w	r2, r7, #12
 800a6d2:	4639      	mov	r1, r7
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f000 fc0f 	bl	800aef8 <xQueueGenericSendFromISR>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	d001      	beq.n	800a6e4 <osMailPut+0x3c>
      return osErrorOS;
 800a6e0:	23ff      	movs	r3, #255	; 0xff
 800a6e2:	e018      	b.n	800a716 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d014      	beq.n	800a714 <osMailPut+0x6c>
 800a6ea:	4b0d      	ldr	r3, [pc, #52]	; (800a720 <osMailPut+0x78>)
 800a6ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6f0:	601a      	str	r2, [r3, #0]
 800a6f2:	f3bf 8f4f 	dsb	sy
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	e00b      	b.n	800a714 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6858      	ldr	r0, [r3, #4]
 800a700:	4639      	mov	r1, r7
 800a702:	2300      	movs	r3, #0
 800a704:	2200      	movs	r2, #0
 800a706:	f000 faf9 	bl	800acfc <xQueueGenericSend>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	d001      	beq.n	800a714 <osMailPut+0x6c>
      return osErrorOS;
 800a710:	23ff      	movs	r3, #255	; 0xff
 800a712:	e000      	b.n	800a716 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	e000ed04 	.word	0xe000ed04

0800a724 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800a724:	b590      	push	{r4, r7, lr}
 800a726:	b08b      	sub	sp, #44	; 0x2c
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	60b9      	str	r1, [r7, #8]
 800a72e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d10a      	bne.n	800a750 <osMailGet+0x2c>
    event.status = osErrorParameter;
 800a73a:	2380      	movs	r3, #128	; 0x80
 800a73c:	617b      	str	r3, [r7, #20]
    return event;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	461c      	mov	r4, r3
 800a742:	f107 0314 	add.w	r3, r7, #20
 800a746:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a74a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a74e:	e056      	b.n	800a7fe <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a750:	2300      	movs	r3, #0
 800a752:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a754:	2300      	movs	r3, #0
 800a756:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a75e:	d103      	bne.n	800a768 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 800a760:	f04f 33ff 	mov.w	r3, #4294967295
 800a764:	627b      	str	r3, [r7, #36]	; 0x24
 800a766:	e009      	b.n	800a77c <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d006      	beq.n	800a77c <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a774:	2b00      	cmp	r3, #0
 800a776:	d101      	bne.n	800a77c <osMailGet+0x58>
      ticks = 1;
 800a778:	2301      	movs	r3, #1
 800a77a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a77c:	f7ff fb5a 	bl	8009e34 <inHandlerMode>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	d01d      	beq.n	800a7c2 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	6858      	ldr	r0, [r3, #4]
 800a78a:	f107 0220 	add.w	r2, r7, #32
 800a78e:	f107 0314 	add.w	r3, r7, #20
 800a792:	3304      	adds	r3, #4
 800a794:	4619      	mov	r1, r3
 800a796:	f000 fec3 	bl	800b520 <xQueueReceiveFromISR>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d102      	bne.n	800a7a6 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800a7a0:	2320      	movs	r3, #32
 800a7a2:	617b      	str	r3, [r7, #20]
 800a7a4:	e001      	b.n	800a7aa <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a7aa:	6a3b      	ldr	r3, [r7, #32]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d01e      	beq.n	800a7ee <osMailGet+0xca>
 800a7b0:	4b15      	ldr	r3, [pc, #84]	; (800a808 <osMailGet+0xe4>)
 800a7b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7b6:	601a      	str	r2, [r3, #0]
 800a7b8:	f3bf 8f4f 	dsb	sy
 800a7bc:	f3bf 8f6f 	isb	sy
 800a7c0:	e015      	b.n	800a7ee <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	6858      	ldr	r0, [r3, #4]
 800a7c6:	f107 0314 	add.w	r3, r7, #20
 800a7ca:	3304      	adds	r3, #4
 800a7cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	f000 fcba 	bl	800b148 <xQueueReceive>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d102      	bne.n	800a7e0 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800a7da:	2320      	movs	r3, #32
 800a7dc:	617b      	str	r3, [r7, #20]
 800a7de:	e006      	b.n	800a7ee <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d101      	bne.n	800a7ea <osMailGet+0xc6>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	e000      	b.n	800a7ec <osMailGet+0xc8>
 800a7ea:	2340      	movs	r3, #64	; 0x40
 800a7ec:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	461c      	mov	r4, r3
 800a7f2:	f107 0314 	add.w	r3, r7, #20
 800a7f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a7fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	372c      	adds	r7, #44	; 0x2c
 800a802:	46bd      	mov	sp, r7
 800a804:	bd90      	pop	{r4, r7, pc}
 800a806:	bf00      	nop
 800a808:	e000ed04 	.word	0xe000ed04

0800a80c <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d101      	bne.n	800a820 <osMailFree+0x14>
    return osErrorParameter;
 800a81c:	2380      	movs	r3, #128	; 0x80
 800a81e:	e006      	b.n	800a82e <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	4618      	mov	r0, r3
 800a828:	f7ff fdb2 	bl	800a390 <osPoolFree>
 800a82c:	4603      	mov	r3, r0
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3708      	adds	r7, #8
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}

0800a836 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800a836:	b580      	push	{r7, lr}
 800a838:	b082      	sub	sp, #8
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a83e:	f7ff faf9 	bl	8009e34 <inHandlerMode>
 800a842:	4603      	mov	r3, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	d004      	beq.n	800a852 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 ff07 	bl	800b65c <uxQueueMessagesWaitingFromISR>
 800a84e:	4603      	mov	r3, r0
 800a850:	e003      	b.n	800a85a <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f000 fee4 	bl	800b620 <uxQueueMessagesWaiting>
 800a858:	4603      	mov	r3, r0
  }
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3708      	adds	r7, #8
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b082      	sub	sp, #8
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a86a:	f7ff fae3 	bl	8009e34 <inHandlerMode>
 800a86e:	4603      	mov	r3, r0
 800a870:	2b00      	cmp	r3, #0
 800a872:	d001      	beq.n	800a878 <osMessageDelete+0x16>
    return osErrorISR;
 800a874:	2382      	movs	r3, #130	; 0x82
 800a876:	e003      	b.n	800a880 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 ff0d 	bl	800b698 <vQueueDelete>

  return osOK; 
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f103 0208 	add.w	r2, r3, #8
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f04f 32ff 	mov.w	r2, #4294967295
 800a8a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f103 0208 	add.w	r2, r3, #8
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f103 0208 	add.w	r2, r3, #8
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a8bc:	bf00      	nop
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a8d6:	bf00      	nop
 800a8d8:	370c      	adds	r7, #12
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr

0800a8e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a8e2:	b480      	push	{r7}
 800a8e4:	b085      	sub	sp, #20
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
 800a8ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	68fa      	ldr	r2, [r7, #12]
 800a8f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	689a      	ldr	r2, [r3, #8]
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	689b      	ldr	r3, [r3, #8]
 800a904:	683a      	ldr	r2, [r7, #0]
 800a906:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	683a      	ldr	r2, [r7, #0]
 800a90c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	1c5a      	adds	r2, r3, #1
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	601a      	str	r2, [r3, #0]
}
 800a91e:	bf00      	nop
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a92a:	b480      	push	{r7}
 800a92c:	b085      	sub	sp, #20
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
 800a932:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a940:	d103      	bne.n	800a94a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	691b      	ldr	r3, [r3, #16]
 800a946:	60fb      	str	r3, [r7, #12]
 800a948:	e00c      	b.n	800a964 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	3308      	adds	r3, #8
 800a94e:	60fb      	str	r3, [r7, #12]
 800a950:	e002      	b.n	800a958 <vListInsert+0x2e>
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	60fb      	str	r3, [r7, #12]
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	68ba      	ldr	r2, [r7, #8]
 800a960:	429a      	cmp	r2, r3
 800a962:	d2f6      	bcs.n	800a952 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	685a      	ldr	r2, [r3, #4]
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	683a      	ldr	r2, [r7, #0]
 800a972:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	68fa      	ldr	r2, [r7, #12]
 800a978:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	683a      	ldr	r2, [r7, #0]
 800a97e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	1c5a      	adds	r2, r3, #1
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	601a      	str	r2, [r3, #0]
}
 800a990:	bf00      	nop
 800a992:	3714      	adds	r7, #20
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr

0800a99c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a99c:	b480      	push	{r7}
 800a99e:	b085      	sub	sp, #20
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	691b      	ldr	r3, [r3, #16]
 800a9a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	687a      	ldr	r2, [r7, #4]
 800a9b0:	6892      	ldr	r2, [r2, #8]
 800a9b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	687a      	ldr	r2, [r7, #4]
 800a9ba:	6852      	ldr	r2, [r2, #4]
 800a9bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d103      	bne.n	800a9d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	689a      	ldr	r2, [r3, #8]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	1e5a      	subs	r2, r3, #1
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3714      	adds	r7, #20
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10a      	bne.n	800aa1a <xQueueGenericReset+0x2a>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	60bb      	str	r3, [r7, #8]
}
 800aa16:	bf00      	nop
 800aa18:	e7fe      	b.n	800aa18 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800aa1a:	f002 f913 	bl	800cc44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681a      	ldr	r2, [r3, #0]
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa26:	68f9      	ldr	r1, [r7, #12]
 800aa28:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa2a:	fb01 f303 	mul.w	r3, r1, r3
 800aa2e:	441a      	add	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2200      	movs	r2, #0
 800aa38:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	68f9      	ldr	r1, [r7, #12]
 800aa4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800aa50:	fb01 f303 	mul.w	r3, r1, r3
 800aa54:	441a      	add	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	22ff      	movs	r2, #255	; 0xff
 800aa5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	22ff      	movs	r2, #255	; 0xff
 800aa66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d114      	bne.n	800aa9a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	691b      	ldr	r3, [r3, #16]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d01a      	beq.n	800aaae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	3310      	adds	r3, #16
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f001 fbd3 	bl	800c228 <xTaskRemoveFromEventList>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d012      	beq.n	800aaae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aa88:	4b0c      	ldr	r3, [pc, #48]	; (800aabc <xQueueGenericReset+0xcc>)
 800aa8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa8e:	601a      	str	r2, [r3, #0]
 800aa90:	f3bf 8f4f 	dsb	sy
 800aa94:	f3bf 8f6f 	isb	sy
 800aa98:	e009      	b.n	800aaae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	3310      	adds	r3, #16
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f7ff fef2 	bl	800a888 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	3324      	adds	r3, #36	; 0x24
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7ff feed 	bl	800a888 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800aaae:	f002 f8f9 	bl	800cca4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800aab2:	2301      	movs	r3, #1
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3710      	adds	r7, #16
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}
 800aabc:	e000ed04 	.word	0xe000ed04

0800aac0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b08e      	sub	sp, #56	; 0x38
 800aac4:	af02      	add	r7, sp, #8
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
 800aacc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d10a      	bne.n	800aaea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800aad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aad8:	f383 8811 	msr	BASEPRI, r3
 800aadc:	f3bf 8f6f 	isb	sy
 800aae0:	f3bf 8f4f 	dsb	sy
 800aae4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aae6:	bf00      	nop
 800aae8:	e7fe      	b.n	800aae8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d10a      	bne.n	800ab06 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800aaf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ab02:	bf00      	nop
 800ab04:	e7fe      	b.n	800ab04 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d002      	beq.n	800ab12 <xQueueGenericCreateStatic+0x52>
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <xQueueGenericCreateStatic+0x56>
 800ab12:	2301      	movs	r3, #1
 800ab14:	e000      	b.n	800ab18 <xQueueGenericCreateStatic+0x58>
 800ab16:	2300      	movs	r3, #0
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10a      	bne.n	800ab32 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ab1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab20:	f383 8811 	msr	BASEPRI, r3
 800ab24:	f3bf 8f6f 	isb	sy
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	623b      	str	r3, [r7, #32]
}
 800ab2e:	bf00      	nop
 800ab30:	e7fe      	b.n	800ab30 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d102      	bne.n	800ab3e <xQueueGenericCreateStatic+0x7e>
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d101      	bne.n	800ab42 <xQueueGenericCreateStatic+0x82>
 800ab3e:	2301      	movs	r3, #1
 800ab40:	e000      	b.n	800ab44 <xQueueGenericCreateStatic+0x84>
 800ab42:	2300      	movs	r3, #0
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d10a      	bne.n	800ab5e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ab48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab4c:	f383 8811 	msr	BASEPRI, r3
 800ab50:	f3bf 8f6f 	isb	sy
 800ab54:	f3bf 8f4f 	dsb	sy
 800ab58:	61fb      	str	r3, [r7, #28]
}
 800ab5a:	bf00      	nop
 800ab5c:	e7fe      	b.n	800ab5c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ab5e:	2348      	movs	r3, #72	; 0x48
 800ab60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	2b48      	cmp	r3, #72	; 0x48
 800ab66:	d00a      	beq.n	800ab7e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ab68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6c:	f383 8811 	msr	BASEPRI, r3
 800ab70:	f3bf 8f6f 	isb	sy
 800ab74:	f3bf 8f4f 	dsb	sy
 800ab78:	61bb      	str	r3, [r7, #24]
}
 800ab7a:	bf00      	nop
 800ab7c:	e7fe      	b.n	800ab7c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ab7e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ab84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00d      	beq.n	800aba6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ab8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ab92:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ab96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab98:	9300      	str	r3, [sp, #0]
 800ab9a:	4613      	mov	r3, r2
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	68b9      	ldr	r1, [r7, #8]
 800aba0:	68f8      	ldr	r0, [r7, #12]
 800aba2:	f000 f83f 	bl	800ac24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3730      	adds	r7, #48	; 0x30
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b08a      	sub	sp, #40	; 0x28
 800abb4:	af02      	add	r7, sp, #8
 800abb6:	60f8      	str	r0, [r7, #12]
 800abb8:	60b9      	str	r1, [r7, #8]
 800abba:	4613      	mov	r3, r2
 800abbc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d10a      	bne.n	800abda <xQueueGenericCreate+0x2a>
	__asm volatile
 800abc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc8:	f383 8811 	msr	BASEPRI, r3
 800abcc:	f3bf 8f6f 	isb	sy
 800abd0:	f3bf 8f4f 	dsb	sy
 800abd4:	613b      	str	r3, [r7, #16]
}
 800abd6:	bf00      	nop
 800abd8:	e7fe      	b.n	800abd8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	68ba      	ldr	r2, [r7, #8]
 800abde:	fb02 f303 	mul.w	r3, r2, r3
 800abe2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	3348      	adds	r3, #72	; 0x48
 800abe8:	4618      	mov	r0, r3
 800abea:	f002 f94d 	bl	800ce88 <pvPortMalloc>
 800abee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800abf0:	69bb      	ldr	r3, [r7, #24]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d011      	beq.n	800ac1a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	3348      	adds	r3, #72	; 0x48
 800abfe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ac00:	69bb      	ldr	r3, [r7, #24]
 800ac02:	2200      	movs	r2, #0
 800ac04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ac08:	79fa      	ldrb	r2, [r7, #7]
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	9300      	str	r3, [sp, #0]
 800ac0e:	4613      	mov	r3, r2
 800ac10:	697a      	ldr	r2, [r7, #20]
 800ac12:	68b9      	ldr	r1, [r7, #8]
 800ac14:	68f8      	ldr	r0, [r7, #12]
 800ac16:	f000 f805 	bl	800ac24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ac1a:	69bb      	ldr	r3, [r7, #24]
	}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3720      	adds	r7, #32
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b084      	sub	sp, #16
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	607a      	str	r2, [r7, #4]
 800ac30:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d103      	bne.n	800ac40 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	601a      	str	r2, [r3, #0]
 800ac3e:	e002      	b.n	800ac46 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ac40:	69bb      	ldr	r3, [r7, #24]
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	68fa      	ldr	r2, [r7, #12]
 800ac4a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	68ba      	ldr	r2, [r7, #8]
 800ac50:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ac52:	2101      	movs	r1, #1
 800ac54:	69b8      	ldr	r0, [r7, #24]
 800ac56:	f7ff fecb 	bl	800a9f0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ac5a:	bf00      	nop
 800ac5c:	3710      	adds	r7, #16
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b082      	sub	sp, #8
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00e      	beq.n	800ac8e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ac82:	2300      	movs	r3, #0
 800ac84:	2200      	movs	r2, #0
 800ac86:	2100      	movs	r1, #0
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 f837 	bl	800acfc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ac8e:	bf00      	nop
 800ac90:	3708      	adds	r7, #8
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b086      	sub	sp, #24
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800aca0:	2301      	movs	r3, #1
 800aca2:	617b      	str	r3, [r7, #20]
 800aca4:	2300      	movs	r3, #0
 800aca6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800aca8:	79fb      	ldrb	r3, [r7, #7]
 800acaa:	461a      	mov	r2, r3
 800acac:	6939      	ldr	r1, [r7, #16]
 800acae:	6978      	ldr	r0, [r7, #20]
 800acb0:	f7ff ff7e 	bl	800abb0 <xQueueGenericCreate>
 800acb4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800acb6:	68f8      	ldr	r0, [r7, #12]
 800acb8:	f7ff ffd3 	bl	800ac62 <prvInitialiseMutex>

		return xNewQueue;
 800acbc:	68fb      	ldr	r3, [r7, #12]
	}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3718      	adds	r7, #24
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b088      	sub	sp, #32
 800acca:	af02      	add	r7, sp, #8
 800accc:	4603      	mov	r3, r0
 800acce:	6039      	str	r1, [r7, #0]
 800acd0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800acd2:	2301      	movs	r3, #1
 800acd4:	617b      	str	r3, [r7, #20]
 800acd6:	2300      	movs	r3, #0
 800acd8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800acda:	79fb      	ldrb	r3, [r7, #7]
 800acdc:	9300      	str	r3, [sp, #0]
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	2200      	movs	r2, #0
 800ace2:	6939      	ldr	r1, [r7, #16]
 800ace4:	6978      	ldr	r0, [r7, #20]
 800ace6:	f7ff feeb 	bl	800aac0 <xQueueGenericCreateStatic>
 800acea:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800acec:	68f8      	ldr	r0, [r7, #12]
 800acee:	f7ff ffb8 	bl	800ac62 <prvInitialiseMutex>

		return xNewQueue;
 800acf2:	68fb      	ldr	r3, [r7, #12]
	}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3718      	adds	r7, #24
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}

0800acfc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b08e      	sub	sp, #56	; 0x38
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
 800ad08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ad12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10a      	bne.n	800ad2e <xQueueGenericSend+0x32>
	__asm volatile
 800ad18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1c:	f383 8811 	msr	BASEPRI, r3
 800ad20:	f3bf 8f6f 	isb	sy
 800ad24:	f3bf 8f4f 	dsb	sy
 800ad28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ad2a:	bf00      	nop
 800ad2c:	e7fe      	b.n	800ad2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d103      	bne.n	800ad3c <xQueueGenericSend+0x40>
 800ad34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d101      	bne.n	800ad40 <xQueueGenericSend+0x44>
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e000      	b.n	800ad42 <xQueueGenericSend+0x46>
 800ad40:	2300      	movs	r3, #0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10a      	bne.n	800ad5c <xQueueGenericSend+0x60>
	__asm volatile
 800ad46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4a:	f383 8811 	msr	BASEPRI, r3
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f3bf 8f4f 	dsb	sy
 800ad56:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad58:	bf00      	nop
 800ad5a:	e7fe      	b.n	800ad5a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d103      	bne.n	800ad6a <xQueueGenericSend+0x6e>
 800ad62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	d101      	bne.n	800ad6e <xQueueGenericSend+0x72>
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	e000      	b.n	800ad70 <xQueueGenericSend+0x74>
 800ad6e:	2300      	movs	r3, #0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d10a      	bne.n	800ad8a <xQueueGenericSend+0x8e>
	__asm volatile
 800ad74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad78:	f383 8811 	msr	BASEPRI, r3
 800ad7c:	f3bf 8f6f 	isb	sy
 800ad80:	f3bf 8f4f 	dsb	sy
 800ad84:	623b      	str	r3, [r7, #32]
}
 800ad86:	bf00      	nop
 800ad88:	e7fe      	b.n	800ad88 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad8a:	f001 fc0d 	bl	800c5a8 <xTaskGetSchedulerState>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d102      	bne.n	800ad9a <xQueueGenericSend+0x9e>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d101      	bne.n	800ad9e <xQueueGenericSend+0xa2>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e000      	b.n	800ada0 <xQueueGenericSend+0xa4>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d10a      	bne.n	800adba <xQueueGenericSend+0xbe>
	__asm volatile
 800ada4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada8:	f383 8811 	msr	BASEPRI, r3
 800adac:	f3bf 8f6f 	isb	sy
 800adb0:	f3bf 8f4f 	dsb	sy
 800adb4:	61fb      	str	r3, [r7, #28]
}
 800adb6:	bf00      	nop
 800adb8:	e7fe      	b.n	800adb8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800adba:	f001 ff43 	bl	800cc44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800adbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d302      	bcc.n	800add0 <xQueueGenericSend+0xd4>
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	2b02      	cmp	r3, #2
 800adce:	d129      	bne.n	800ae24 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800add0:	683a      	ldr	r2, [r7, #0]
 800add2:	68b9      	ldr	r1, [r7, #8]
 800add4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800add6:	f000 fc9a 	bl	800b70e <prvCopyDataToQueue>
 800adda:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800addc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d010      	beq.n	800ae06 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ade4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade6:	3324      	adds	r3, #36	; 0x24
 800ade8:	4618      	mov	r0, r3
 800adea:	f001 fa1d 	bl	800c228 <xTaskRemoveFromEventList>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d013      	beq.n	800ae1c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800adf4:	4b3f      	ldr	r3, [pc, #252]	; (800aef4 <xQueueGenericSend+0x1f8>)
 800adf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adfa:	601a      	str	r2, [r3, #0]
 800adfc:	f3bf 8f4f 	dsb	sy
 800ae00:	f3bf 8f6f 	isb	sy
 800ae04:	e00a      	b.n	800ae1c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ae06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d007      	beq.n	800ae1c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ae0c:	4b39      	ldr	r3, [pc, #228]	; (800aef4 <xQueueGenericSend+0x1f8>)
 800ae0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae12:	601a      	str	r2, [r3, #0]
 800ae14:	f3bf 8f4f 	dsb	sy
 800ae18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ae1c:	f001 ff42 	bl	800cca4 <vPortExitCritical>
				return pdPASS;
 800ae20:	2301      	movs	r3, #1
 800ae22:	e063      	b.n	800aeec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d103      	bne.n	800ae32 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae2a:	f001 ff3b 	bl	800cca4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	e05c      	b.n	800aeec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d106      	bne.n	800ae46 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ae38:	f107 0314 	add.w	r3, r7, #20
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f001 fa55 	bl	800c2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae42:	2301      	movs	r3, #1
 800ae44:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae46:	f001 ff2d 	bl	800cca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae4a:	f000 ffe3 	bl	800be14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae4e:	f001 fef9 	bl	800cc44 <vPortEnterCritical>
 800ae52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae58:	b25b      	sxtb	r3, r3
 800ae5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae5e:	d103      	bne.n	800ae68 <xQueueGenericSend+0x16c>
 800ae60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae62:	2200      	movs	r2, #0
 800ae64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae6e:	b25b      	sxtb	r3, r3
 800ae70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae74:	d103      	bne.n	800ae7e <xQueueGenericSend+0x182>
 800ae76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae7e:	f001 ff11 	bl	800cca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae82:	1d3a      	adds	r2, r7, #4
 800ae84:	f107 0314 	add.w	r3, r7, #20
 800ae88:	4611      	mov	r1, r2
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f001 fa44 	bl	800c318 <xTaskCheckForTimeOut>
 800ae90:	4603      	mov	r3, r0
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d124      	bne.n	800aee0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae98:	f000 fd31 	bl	800b8fe <prvIsQueueFull>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d018      	beq.n	800aed4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea4:	3310      	adds	r3, #16
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	4611      	mov	r1, r2
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f001 f998 	bl	800c1e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aeb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeb2:	f000 fcbc 	bl	800b82e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aeb6:	f000 ffbb 	bl	800be30 <xTaskResumeAll>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f47f af7c 	bne.w	800adba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800aec2:	4b0c      	ldr	r3, [pc, #48]	; (800aef4 <xQueueGenericSend+0x1f8>)
 800aec4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec8:	601a      	str	r2, [r3, #0]
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	f3bf 8f6f 	isb	sy
 800aed2:	e772      	b.n	800adba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aed6:	f000 fcaa 	bl	800b82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aeda:	f000 ffa9 	bl	800be30 <xTaskResumeAll>
 800aede:	e76c      	b.n	800adba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aee0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aee2:	f000 fca4 	bl	800b82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aee6:	f000 ffa3 	bl	800be30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aeea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3738      	adds	r7, #56	; 0x38
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}
 800aef4:	e000ed04 	.word	0xe000ed04

0800aef8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b090      	sub	sp, #64	; 0x40
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	60f8      	str	r0, [r7, #12]
 800af00:	60b9      	str	r1, [r7, #8]
 800af02:	607a      	str	r2, [r7, #4]
 800af04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800af0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10a      	bne.n	800af26 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800af10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800af22:	bf00      	nop
 800af24:	e7fe      	b.n	800af24 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d103      	bne.n	800af34 <xQueueGenericSendFromISR+0x3c>
 800af2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af30:	2b00      	cmp	r3, #0
 800af32:	d101      	bne.n	800af38 <xQueueGenericSendFromISR+0x40>
 800af34:	2301      	movs	r3, #1
 800af36:	e000      	b.n	800af3a <xQueueGenericSendFromISR+0x42>
 800af38:	2300      	movs	r3, #0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d10a      	bne.n	800af54 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800af3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af42:	f383 8811 	msr	BASEPRI, r3
 800af46:	f3bf 8f6f 	isb	sy
 800af4a:	f3bf 8f4f 	dsb	sy
 800af4e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800af50:	bf00      	nop
 800af52:	e7fe      	b.n	800af52 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	2b02      	cmp	r3, #2
 800af58:	d103      	bne.n	800af62 <xQueueGenericSendFromISR+0x6a>
 800af5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d101      	bne.n	800af66 <xQueueGenericSendFromISR+0x6e>
 800af62:	2301      	movs	r3, #1
 800af64:	e000      	b.n	800af68 <xQueueGenericSendFromISR+0x70>
 800af66:	2300      	movs	r3, #0
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d10a      	bne.n	800af82 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800af6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af70:	f383 8811 	msr	BASEPRI, r3
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	623b      	str	r3, [r7, #32]
}
 800af7e:	bf00      	nop
 800af80:	e7fe      	b.n	800af80 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af82:	f001 ff41 	bl	800ce08 <vPortValidateInterruptPriority>
	__asm volatile
 800af86:	f3ef 8211 	mrs	r2, BASEPRI
 800af8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8e:	f383 8811 	msr	BASEPRI, r3
 800af92:	f3bf 8f6f 	isb	sy
 800af96:	f3bf 8f4f 	dsb	sy
 800af9a:	61fa      	str	r2, [r7, #28]
 800af9c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800af9e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800afa0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800afa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afaa:	429a      	cmp	r2, r3
 800afac:	d302      	bcc.n	800afb4 <xQueueGenericSendFromISR+0xbc>
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	2b02      	cmp	r3, #2
 800afb2:	d12f      	bne.n	800b014 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800afb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800afbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afc2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800afc4:	683a      	ldr	r2, [r7, #0]
 800afc6:	68b9      	ldr	r1, [r7, #8]
 800afc8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800afca:	f000 fba0 	bl	800b70e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800afce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800afd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd6:	d112      	bne.n	800affe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800afd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d016      	beq.n	800b00e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afe2:	3324      	adds	r3, #36	; 0x24
 800afe4:	4618      	mov	r0, r3
 800afe6:	f001 f91f 	bl	800c228 <xTaskRemoveFromEventList>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d00e      	beq.n	800b00e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d00b      	beq.n	800b00e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2201      	movs	r2, #1
 800affa:	601a      	str	r2, [r3, #0]
 800affc:	e007      	b.n	800b00e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800affe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b002:	3301      	adds	r3, #1
 800b004:	b2db      	uxtb	r3, r3
 800b006:	b25a      	sxtb	r2, r3
 800b008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b00a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b00e:	2301      	movs	r3, #1
 800b010:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b012:	e001      	b.n	800b018 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b014:	2300      	movs	r3, #0
 800b016:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b01a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	f383 8811 	msr	BASEPRI, r3
}
 800b022:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b026:	4618      	mov	r0, r3
 800b028:	3740      	adds	r7, #64	; 0x40
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}

0800b02e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b02e:	b580      	push	{r7, lr}
 800b030:	b08e      	sub	sp, #56	; 0x38
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
 800b036:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b03c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d10a      	bne.n	800b058 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b042:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b046:	f383 8811 	msr	BASEPRI, r3
 800b04a:	f3bf 8f6f 	isb	sy
 800b04e:	f3bf 8f4f 	dsb	sy
 800b052:	623b      	str	r3, [r7, #32]
}
 800b054:	bf00      	nop
 800b056:	e7fe      	b.n	800b056 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b05a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00a      	beq.n	800b076 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	61fb      	str	r3, [r7, #28]
}
 800b072:	bf00      	nop
 800b074:	e7fe      	b.n	800b074 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d103      	bne.n	800b086 <xQueueGiveFromISR+0x58>
 800b07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d101      	bne.n	800b08a <xQueueGiveFromISR+0x5c>
 800b086:	2301      	movs	r3, #1
 800b088:	e000      	b.n	800b08c <xQueueGiveFromISR+0x5e>
 800b08a:	2300      	movs	r3, #0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10a      	bne.n	800b0a6 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b090:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	61bb      	str	r3, [r7, #24]
}
 800b0a2:	bf00      	nop
 800b0a4:	e7fe      	b.n	800b0a4 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b0a6:	f001 feaf 	bl	800ce08 <vPortValidateInterruptPriority>
	__asm volatile
 800b0aa:	f3ef 8211 	mrs	r2, BASEPRI
 800b0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b2:	f383 8811 	msr	BASEPRI, r3
 800b0b6:	f3bf 8f6f 	isb	sy
 800b0ba:	f3bf 8f4f 	dsb	sy
 800b0be:	617a      	str	r2, [r7, #20]
 800b0c0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b0c2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d22b      	bcs.n	800b12e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e2:	1c5a      	adds	r2, r3, #1
 800b0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b0e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0f0:	d112      	bne.n	800b118 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d016      	beq.n	800b128 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	3324      	adds	r3, #36	; 0x24
 800b0fe:	4618      	mov	r0, r3
 800b100:	f001 f892 	bl	800c228 <xTaskRemoveFromEventList>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d00e      	beq.n	800b128 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d00b      	beq.n	800b128 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	2201      	movs	r2, #1
 800b114:	601a      	str	r2, [r3, #0]
 800b116:	e007      	b.n	800b128 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b11c:	3301      	adds	r3, #1
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	b25a      	sxtb	r2, r3
 800b122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b128:	2301      	movs	r3, #1
 800b12a:	637b      	str	r3, [r7, #52]	; 0x34
 800b12c:	e001      	b.n	800b132 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b12e:	2300      	movs	r3, #0
 800b130:	637b      	str	r3, [r7, #52]	; 0x34
 800b132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b134:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	f383 8811 	msr	BASEPRI, r3
}
 800b13c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b13e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b140:	4618      	mov	r0, r3
 800b142:	3738      	adds	r7, #56	; 0x38
 800b144:	46bd      	mov	sp, r7
 800b146:	bd80      	pop	{r7, pc}

0800b148 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b08c      	sub	sp, #48	; 0x30
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	60b9      	str	r1, [r7, #8]
 800b152:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b154:	2300      	movs	r3, #0
 800b156:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10a      	bne.n	800b178 <xQueueReceive+0x30>
	__asm volatile
 800b162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b166:	f383 8811 	msr	BASEPRI, r3
 800b16a:	f3bf 8f6f 	isb	sy
 800b16e:	f3bf 8f4f 	dsb	sy
 800b172:	623b      	str	r3, [r7, #32]
}
 800b174:	bf00      	nop
 800b176:	e7fe      	b.n	800b176 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d103      	bne.n	800b186 <xQueueReceive+0x3e>
 800b17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b182:	2b00      	cmp	r3, #0
 800b184:	d101      	bne.n	800b18a <xQueueReceive+0x42>
 800b186:	2301      	movs	r3, #1
 800b188:	e000      	b.n	800b18c <xQueueReceive+0x44>
 800b18a:	2300      	movs	r3, #0
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d10a      	bne.n	800b1a6 <xQueueReceive+0x5e>
	__asm volatile
 800b190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b194:	f383 8811 	msr	BASEPRI, r3
 800b198:	f3bf 8f6f 	isb	sy
 800b19c:	f3bf 8f4f 	dsb	sy
 800b1a0:	61fb      	str	r3, [r7, #28]
}
 800b1a2:	bf00      	nop
 800b1a4:	e7fe      	b.n	800b1a4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1a6:	f001 f9ff 	bl	800c5a8 <xTaskGetSchedulerState>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d102      	bne.n	800b1b6 <xQueueReceive+0x6e>
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d101      	bne.n	800b1ba <xQueueReceive+0x72>
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	e000      	b.n	800b1bc <xQueueReceive+0x74>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d10a      	bne.n	800b1d6 <xQueueReceive+0x8e>
	__asm volatile
 800b1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c4:	f383 8811 	msr	BASEPRI, r3
 800b1c8:	f3bf 8f6f 	isb	sy
 800b1cc:	f3bf 8f4f 	dsb	sy
 800b1d0:	61bb      	str	r3, [r7, #24]
}
 800b1d2:	bf00      	nop
 800b1d4:	e7fe      	b.n	800b1d4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1d6:	f001 fd35 	bl	800cc44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1de:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d01f      	beq.n	800b226 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b1e6:	68b9      	ldr	r1, [r7, #8]
 800b1e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1ea:	f000 fafa 	bl	800b7e2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1f0:	1e5a      	subs	r2, r3, #1
 800b1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f8:	691b      	ldr	r3, [r3, #16]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d00f      	beq.n	800b21e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b200:	3310      	adds	r3, #16
 800b202:	4618      	mov	r0, r3
 800b204:	f001 f810 	bl	800c228 <xTaskRemoveFromEventList>
 800b208:	4603      	mov	r3, r0
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d007      	beq.n	800b21e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b20e:	4b3d      	ldr	r3, [pc, #244]	; (800b304 <xQueueReceive+0x1bc>)
 800b210:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b214:	601a      	str	r2, [r3, #0]
 800b216:	f3bf 8f4f 	dsb	sy
 800b21a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b21e:	f001 fd41 	bl	800cca4 <vPortExitCritical>
				return pdPASS;
 800b222:	2301      	movs	r3, #1
 800b224:	e069      	b.n	800b2fa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d103      	bne.n	800b234 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b22c:	f001 fd3a 	bl	800cca4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b230:	2300      	movs	r3, #0
 800b232:	e062      	b.n	800b2fa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b236:	2b00      	cmp	r3, #0
 800b238:	d106      	bne.n	800b248 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b23a:	f107 0310 	add.w	r3, r7, #16
 800b23e:	4618      	mov	r0, r3
 800b240:	f001 f854 	bl	800c2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b244:	2301      	movs	r3, #1
 800b246:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b248:	f001 fd2c 	bl	800cca4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b24c:	f000 fde2 	bl	800be14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b250:	f001 fcf8 	bl	800cc44 <vPortEnterCritical>
 800b254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b256:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b25a:	b25b      	sxtb	r3, r3
 800b25c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b260:	d103      	bne.n	800b26a <xQueueReceive+0x122>
 800b262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b264:	2200      	movs	r2, #0
 800b266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b270:	b25b      	sxtb	r3, r3
 800b272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b276:	d103      	bne.n	800b280 <xQueueReceive+0x138>
 800b278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27a:	2200      	movs	r2, #0
 800b27c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b280:	f001 fd10 	bl	800cca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b284:	1d3a      	adds	r2, r7, #4
 800b286:	f107 0310 	add.w	r3, r7, #16
 800b28a:	4611      	mov	r1, r2
 800b28c:	4618      	mov	r0, r3
 800b28e:	f001 f843 	bl	800c318 <xTaskCheckForTimeOut>
 800b292:	4603      	mov	r3, r0
 800b294:	2b00      	cmp	r3, #0
 800b296:	d123      	bne.n	800b2e0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b29a:	f000 fb1a 	bl	800b8d2 <prvIsQueueEmpty>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d017      	beq.n	800b2d4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a6:	3324      	adds	r3, #36	; 0x24
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f000 ff97 	bl	800c1e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b2b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2b4:	f000 fabb 	bl	800b82e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b2b8:	f000 fdba 	bl	800be30 <xTaskResumeAll>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d189      	bne.n	800b1d6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b2c2:	4b10      	ldr	r3, [pc, #64]	; (800b304 <xQueueReceive+0x1bc>)
 800b2c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2c8:	601a      	str	r2, [r3, #0]
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	e780      	b.n	800b1d6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b2d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2d6:	f000 faaa 	bl	800b82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b2da:	f000 fda9 	bl	800be30 <xTaskResumeAll>
 800b2de:	e77a      	b.n	800b1d6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b2e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2e2:	f000 faa4 	bl	800b82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b2e6:	f000 fda3 	bl	800be30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2ec:	f000 faf1 	bl	800b8d2 <prvIsQueueEmpty>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	f43f af6f 	beq.w	800b1d6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b2f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3730      	adds	r7, #48	; 0x30
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	e000ed04 	.word	0xe000ed04

0800b308 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b08e      	sub	sp, #56	; 0x38
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b312:	2300      	movs	r3, #0
 800b314:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b31a:	2300      	movs	r3, #0
 800b31c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b320:	2b00      	cmp	r3, #0
 800b322:	d10a      	bne.n	800b33a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b328:	f383 8811 	msr	BASEPRI, r3
 800b32c:	f3bf 8f6f 	isb	sy
 800b330:	f3bf 8f4f 	dsb	sy
 800b334:	623b      	str	r3, [r7, #32]
}
 800b336:	bf00      	nop
 800b338:	e7fe      	b.n	800b338 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b33a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d00a      	beq.n	800b358 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	61fb      	str	r3, [r7, #28]
}
 800b354:	bf00      	nop
 800b356:	e7fe      	b.n	800b356 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b358:	f001 f926 	bl	800c5a8 <xTaskGetSchedulerState>
 800b35c:	4603      	mov	r3, r0
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d102      	bne.n	800b368 <xQueueSemaphoreTake+0x60>
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d101      	bne.n	800b36c <xQueueSemaphoreTake+0x64>
 800b368:	2301      	movs	r3, #1
 800b36a:	e000      	b.n	800b36e <xQueueSemaphoreTake+0x66>
 800b36c:	2300      	movs	r3, #0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d10a      	bne.n	800b388 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	61bb      	str	r3, [r7, #24]
}
 800b384:	bf00      	nop
 800b386:	e7fe      	b.n	800b386 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b388:	f001 fc5c 	bl	800cc44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b390:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b394:	2b00      	cmp	r3, #0
 800b396:	d024      	beq.n	800b3e2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b39a:	1e5a      	subs	r2, r3, #1
 800b39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b39e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b3a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d104      	bne.n	800b3b2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b3a8:	f001 faa6 	bl	800c8f8 <pvTaskIncrementMutexHeldCount>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3b0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3b4:	691b      	ldr	r3, [r3, #16]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d00f      	beq.n	800b3da <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3bc:	3310      	adds	r3, #16
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f000 ff32 	bl	800c228 <xTaskRemoveFromEventList>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d007      	beq.n	800b3da <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b3ca:	4b54      	ldr	r3, [pc, #336]	; (800b51c <xQueueSemaphoreTake+0x214>)
 800b3cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3d0:	601a      	str	r2, [r3, #0]
 800b3d2:	f3bf 8f4f 	dsb	sy
 800b3d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3da:	f001 fc63 	bl	800cca4 <vPortExitCritical>
				return pdPASS;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e097      	b.n	800b512 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d111      	bne.n	800b40c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00a      	beq.n	800b404 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	617b      	str	r3, [r7, #20]
}
 800b400:	bf00      	nop
 800b402:	e7fe      	b.n	800b402 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b404:	f001 fc4e 	bl	800cca4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b408:	2300      	movs	r3, #0
 800b40a:	e082      	b.n	800b512 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b40c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d106      	bne.n	800b420 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b412:	f107 030c 	add.w	r3, r7, #12
 800b416:	4618      	mov	r0, r3
 800b418:	f000 ff68 	bl	800c2ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b41c:	2301      	movs	r3, #1
 800b41e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b420:	f001 fc40 	bl	800cca4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b424:	f000 fcf6 	bl	800be14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b428:	f001 fc0c 	bl	800cc44 <vPortEnterCritical>
 800b42c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b42e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b432:	b25b      	sxtb	r3, r3
 800b434:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b438:	d103      	bne.n	800b442 <xQueueSemaphoreTake+0x13a>
 800b43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b43c:	2200      	movs	r2, #0
 800b43e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b444:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b448:	b25b      	sxtb	r3, r3
 800b44a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44e:	d103      	bne.n	800b458 <xQueueSemaphoreTake+0x150>
 800b450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b452:	2200      	movs	r2, #0
 800b454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b458:	f001 fc24 	bl	800cca4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b45c:	463a      	mov	r2, r7
 800b45e:	f107 030c 	add.w	r3, r7, #12
 800b462:	4611      	mov	r1, r2
 800b464:	4618      	mov	r0, r3
 800b466:	f000 ff57 	bl	800c318 <xTaskCheckForTimeOut>
 800b46a:	4603      	mov	r3, r0
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d132      	bne.n	800b4d6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b470:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b472:	f000 fa2e 	bl	800b8d2 <prvIsQueueEmpty>
 800b476:	4603      	mov	r3, r0
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d026      	beq.n	800b4ca <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b47c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d109      	bne.n	800b498 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b484:	f001 fbde 	bl	800cc44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	4618      	mov	r0, r3
 800b48e:	f001 f8a9 	bl	800c5e4 <xTaskPriorityInherit>
 800b492:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b494:	f001 fc06 	bl	800cca4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b49a:	3324      	adds	r3, #36	; 0x24
 800b49c:	683a      	ldr	r2, [r7, #0]
 800b49e:	4611      	mov	r1, r2
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f000 fe9d 	bl	800c1e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b4a6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4a8:	f000 f9c1 	bl	800b82e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b4ac:	f000 fcc0 	bl	800be30 <xTaskResumeAll>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	f47f af68 	bne.w	800b388 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b4b8:	4b18      	ldr	r3, [pc, #96]	; (800b51c <xQueueSemaphoreTake+0x214>)
 800b4ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4be:	601a      	str	r2, [r3, #0]
 800b4c0:	f3bf 8f4f 	dsb	sy
 800b4c4:	f3bf 8f6f 	isb	sy
 800b4c8:	e75e      	b.n	800b388 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b4ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4cc:	f000 f9af 	bl	800b82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b4d0:	f000 fcae 	bl	800be30 <xTaskResumeAll>
 800b4d4:	e758      	b.n	800b388 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b4d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4d8:	f000 f9a9 	bl	800b82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b4dc:	f000 fca8 	bl	800be30 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4e2:	f000 f9f6 	bl	800b8d2 <prvIsQueueEmpty>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	f43f af4d 	beq.w	800b388 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d00d      	beq.n	800b510 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b4f4:	f001 fba6 	bl	800cc44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b4f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4fa:	f000 f8f0 	bl	800b6de <prvGetDisinheritPriorityAfterTimeout>
 800b4fe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b502:	689b      	ldr	r3, [r3, #8]
 800b504:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b506:	4618      	mov	r0, r3
 800b508:	f001 f968 	bl	800c7dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b50c:	f001 fbca 	bl	800cca4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b510:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b512:	4618      	mov	r0, r3
 800b514:	3738      	adds	r7, #56	; 0x38
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	e000ed04 	.word	0xe000ed04

0800b520 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b08e      	sub	sp, #56	; 0x38
 800b524:	af00      	add	r7, sp, #0
 800b526:	60f8      	str	r0, [r7, #12]
 800b528:	60b9      	str	r1, [r7, #8]
 800b52a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b532:	2b00      	cmp	r3, #0
 800b534:	d10a      	bne.n	800b54c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b53a:	f383 8811 	msr	BASEPRI, r3
 800b53e:	f3bf 8f6f 	isb	sy
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	623b      	str	r3, [r7, #32]
}
 800b548:	bf00      	nop
 800b54a:	e7fe      	b.n	800b54a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d103      	bne.n	800b55a <xQueueReceiveFromISR+0x3a>
 800b552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b556:	2b00      	cmp	r3, #0
 800b558:	d101      	bne.n	800b55e <xQueueReceiveFromISR+0x3e>
 800b55a:	2301      	movs	r3, #1
 800b55c:	e000      	b.n	800b560 <xQueueReceiveFromISR+0x40>
 800b55e:	2300      	movs	r3, #0
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10a      	bne.n	800b57a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	61fb      	str	r3, [r7, #28]
}
 800b576:	bf00      	nop
 800b578:	e7fe      	b.n	800b578 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b57a:	f001 fc45 	bl	800ce08 <vPortValidateInterruptPriority>
	__asm volatile
 800b57e:	f3ef 8211 	mrs	r2, BASEPRI
 800b582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b586:	f383 8811 	msr	BASEPRI, r3
 800b58a:	f3bf 8f6f 	isb	sy
 800b58e:	f3bf 8f4f 	dsb	sy
 800b592:	61ba      	str	r2, [r7, #24]
 800b594:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b596:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b598:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b59e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d02f      	beq.n	800b606 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b5b0:	68b9      	ldr	r1, [r7, #8]
 800b5b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5b4:	f000 f915 	bl	800b7e2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ba:	1e5a      	subs	r2, r3, #1
 800b5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5be:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b5c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5c8:	d112      	bne.n	800b5f0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d016      	beq.n	800b600 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d4:	3310      	adds	r3, #16
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f000 fe26 	bl	800c228 <xTaskRemoveFromEventList>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d00e      	beq.n	800b600 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d00b      	beq.n	800b600 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	601a      	str	r2, [r3, #0]
 800b5ee:	e007      	b.n	800b600 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b5f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	b2db      	uxtb	r3, r3
 800b5f8:	b25a      	sxtb	r2, r3
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b600:	2301      	movs	r3, #1
 800b602:	637b      	str	r3, [r7, #52]	; 0x34
 800b604:	e001      	b.n	800b60a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b606:	2300      	movs	r3, #0
 800b608:	637b      	str	r3, [r7, #52]	; 0x34
 800b60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b60c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	f383 8811 	msr	BASEPRI, r3
}
 800b614:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3738      	adds	r7, #56	; 0x38
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d10a      	bne.n	800b644 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800b62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b632:	f383 8811 	msr	BASEPRI, r3
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	60bb      	str	r3, [r7, #8]
}
 800b640:	bf00      	nop
 800b642:	e7fe      	b.n	800b642 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800b644:	f001 fafe 	bl	800cc44 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b64c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b64e:	f001 fb29 	bl	800cca4 <vPortExitCritical>

	return uxReturn;
 800b652:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b65c:	b480      	push	{r7}
 800b65e:	b087      	sub	sp, #28
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d10a      	bne.n	800b684 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800b66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b672:	f383 8811 	msr	BASEPRI, r3
 800b676:	f3bf 8f6f 	isb	sy
 800b67a:	f3bf 8f4f 	dsb	sy
 800b67e:	60fb      	str	r3, [r7, #12]
}
 800b680:	bf00      	nop
 800b682:	e7fe      	b.n	800b682 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b688:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b68a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b68c:	4618      	mov	r0, r3
 800b68e:	371c      	adds	r7, #28
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d10a      	bne.n	800b6c0 <vQueueDelete+0x28>
	__asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	60bb      	str	r3, [r7, #8]
}
 800b6bc:	bf00      	nop
 800b6be:	e7fe      	b.n	800b6be <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b6c0:	68f8      	ldr	r0, [r7, #12]
 800b6c2:	f000 f935 	bl	800b930 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d102      	bne.n	800b6d6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f001 fca5 	bl	800d020 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b6d6:	bf00      	nop
 800b6d8:	3710      	adds	r7, #16
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}

0800b6de <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b6de:	b480      	push	{r7}
 800b6e0:	b085      	sub	sp, #20
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d006      	beq.n	800b6fc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f1c3 0307 	rsb	r3, r3, #7
 800b6f8:	60fb      	str	r3, [r7, #12]
 800b6fa:	e001      	b.n	800b700 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b700:	68fb      	ldr	r3, [r7, #12]
	}
 800b702:	4618      	mov	r0, r3
 800b704:	3714      	adds	r7, #20
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr

0800b70e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b086      	sub	sp, #24
 800b712:	af00      	add	r7, sp, #0
 800b714:	60f8      	str	r0, [r7, #12]
 800b716:	60b9      	str	r1, [r7, #8]
 800b718:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b71a:	2300      	movs	r3, #0
 800b71c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b722:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d10d      	bne.n	800b748 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d14d      	bne.n	800b7d0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	4618      	mov	r0, r3
 800b73a:	f000 ffc9 	bl	800c6d0 <xTaskPriorityDisinherit>
 800b73e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2200      	movs	r2, #0
 800b744:	609a      	str	r2, [r3, #8]
 800b746:	e043      	b.n	800b7d0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d119      	bne.n	800b782 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	6858      	ldr	r0, [r3, #4]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b756:	461a      	mov	r2, r3
 800b758:	68b9      	ldr	r1, [r7, #8]
 800b75a:	f00e ffdb 	bl	801a714 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b766:	441a      	add	r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	685a      	ldr	r2, [r3, #4]
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	689b      	ldr	r3, [r3, #8]
 800b774:	429a      	cmp	r2, r3
 800b776:	d32b      	bcc.n	800b7d0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	605a      	str	r2, [r3, #4]
 800b780:	e026      	b.n	800b7d0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	68d8      	ldr	r0, [r3, #12]
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b78a:	461a      	mov	r2, r3
 800b78c:	68b9      	ldr	r1, [r7, #8]
 800b78e:	f00e ffc1 	bl	801a714 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b79a:	425b      	negs	r3, r3
 800b79c:	441a      	add	r2, r3
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	68da      	ldr	r2, [r3, #12]
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d207      	bcs.n	800b7be <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	689a      	ldr	r2, [r3, #8]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7b6:	425b      	negs	r3, r3
 800b7b8:	441a      	add	r2, r3
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2b02      	cmp	r3, #2
 800b7c2:	d105      	bne.n	800b7d0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d002      	beq.n	800b7d0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	3b01      	subs	r3, #1
 800b7ce:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	1c5a      	adds	r2, r3, #1
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b7d8:	697b      	ldr	r3, [r7, #20]
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3718      	adds	r7, #24
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b082      	sub	sp, #8
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
 800b7ea:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d018      	beq.n	800b826 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68da      	ldr	r2, [r3, #12]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7fc:	441a      	add	r2, r3
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	68da      	ldr	r2, [r3, #12]
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d303      	bcc.n	800b816 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681a      	ldr	r2, [r3, #0]
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	68d9      	ldr	r1, [r3, #12]
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b81e:	461a      	mov	r2, r3
 800b820:	6838      	ldr	r0, [r7, #0]
 800b822:	f00e ff77 	bl	801a714 <memcpy>
	}
}
 800b826:	bf00      	nop
 800b828:	3708      	adds	r7, #8
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b82e:	b580      	push	{r7, lr}
 800b830:	b084      	sub	sp, #16
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b836:	f001 fa05 	bl	800cc44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b840:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b842:	e011      	b.n	800b868 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d012      	beq.n	800b872 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	3324      	adds	r3, #36	; 0x24
 800b850:	4618      	mov	r0, r3
 800b852:	f000 fce9 	bl	800c228 <xTaskRemoveFromEventList>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d001      	beq.n	800b860 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b85c:	f000 fdbe 	bl	800c3dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b860:	7bfb      	ldrb	r3, [r7, #15]
 800b862:	3b01      	subs	r3, #1
 800b864:	b2db      	uxtb	r3, r3
 800b866:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	dce9      	bgt.n	800b844 <prvUnlockQueue+0x16>
 800b870:	e000      	b.n	800b874 <prvUnlockQueue+0x46>
					break;
 800b872:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	22ff      	movs	r2, #255	; 0xff
 800b878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b87c:	f001 fa12 	bl	800cca4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b880:	f001 f9e0 	bl	800cc44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b88a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b88c:	e011      	b.n	800b8b2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	691b      	ldr	r3, [r3, #16]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d012      	beq.n	800b8bc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	3310      	adds	r3, #16
 800b89a:	4618      	mov	r0, r3
 800b89c:	f000 fcc4 	bl	800c228 <xTaskRemoveFromEventList>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d001      	beq.n	800b8aa <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b8a6:	f000 fd99 	bl	800c3dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b8aa:	7bbb      	ldrb	r3, [r7, #14]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	b2db      	uxtb	r3, r3
 800b8b0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b8b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	dce9      	bgt.n	800b88e <prvUnlockQueue+0x60>
 800b8ba:	e000      	b.n	800b8be <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b8bc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	22ff      	movs	r2, #255	; 0xff
 800b8c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b8c6:	f001 f9ed 	bl	800cca4 <vPortExitCritical>
}
 800b8ca:	bf00      	nop
 800b8cc:	3710      	adds	r7, #16
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}

0800b8d2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b8d2:	b580      	push	{r7, lr}
 800b8d4:	b084      	sub	sp, #16
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b8da:	f001 f9b3 	bl	800cc44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d102      	bne.n	800b8ec <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	60fb      	str	r3, [r7, #12]
 800b8ea:	e001      	b.n	800b8f0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b8f0:	f001 f9d8 	bl	800cca4 <vPortExitCritical>

	return xReturn;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b084      	sub	sp, #16
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b906:	f001 f99d 	bl	800cc44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b912:	429a      	cmp	r2, r3
 800b914:	d102      	bne.n	800b91c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b916:	2301      	movs	r3, #1
 800b918:	60fb      	str	r3, [r7, #12]
 800b91a:	e001      	b.n	800b920 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b91c:	2300      	movs	r3, #0
 800b91e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b920:	f001 f9c0 	bl	800cca4 <vPortExitCritical>

	return xReturn;
 800b924:	68fb      	ldr	r3, [r7, #12]
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b930:	b480      	push	{r7}
 800b932:	b085      	sub	sp, #20
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b938:	2300      	movs	r3, #0
 800b93a:	60fb      	str	r3, [r7, #12]
 800b93c:	e016      	b.n	800b96c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b93e:	4a10      	ldr	r2, [pc, #64]	; (800b980 <vQueueUnregisterQueue+0x50>)
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	00db      	lsls	r3, r3, #3
 800b944:	4413      	add	r3, r2
 800b946:	685b      	ldr	r3, [r3, #4]
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d10b      	bne.n	800b966 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b94e:	4a0c      	ldr	r2, [pc, #48]	; (800b980 <vQueueUnregisterQueue+0x50>)
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2100      	movs	r1, #0
 800b954:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b958:	4a09      	ldr	r2, [pc, #36]	; (800b980 <vQueueUnregisterQueue+0x50>)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	00db      	lsls	r3, r3, #3
 800b95e:	4413      	add	r3, r2
 800b960:	2200      	movs	r2, #0
 800b962:	605a      	str	r2, [r3, #4]
				break;
 800b964:	e006      	b.n	800b974 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	3301      	adds	r3, #1
 800b96a:	60fb      	str	r3, [r7, #12]
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2b07      	cmp	r3, #7
 800b970:	d9e5      	bls.n	800b93e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b972:	bf00      	nop
 800b974:	bf00      	nop
 800b976:	3714      	adds	r7, #20
 800b978:	46bd      	mov	sp, r7
 800b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97e:	4770      	bx	lr
 800b980:	20003ec0 	.word	0x20003ec0

0800b984 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b984:	b580      	push	{r7, lr}
 800b986:	b08e      	sub	sp, #56	; 0x38
 800b988:	af04      	add	r7, sp, #16
 800b98a:	60f8      	str	r0, [r7, #12]
 800b98c:	60b9      	str	r1, [r7, #8]
 800b98e:	607a      	str	r2, [r7, #4]
 800b990:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b994:	2b00      	cmp	r3, #0
 800b996:	d10a      	bne.n	800b9ae <xTaskCreateStatic+0x2a>
	__asm volatile
 800b998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b99c:	f383 8811 	msr	BASEPRI, r3
 800b9a0:	f3bf 8f6f 	isb	sy
 800b9a4:	f3bf 8f4f 	dsb	sy
 800b9a8:	623b      	str	r3, [r7, #32]
}
 800b9aa:	bf00      	nop
 800b9ac:	e7fe      	b.n	800b9ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b9ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d10a      	bne.n	800b9ca <xTaskCreateStatic+0x46>
	__asm volatile
 800b9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b8:	f383 8811 	msr	BASEPRI, r3
 800b9bc:	f3bf 8f6f 	isb	sy
 800b9c0:	f3bf 8f4f 	dsb	sy
 800b9c4:	61fb      	str	r3, [r7, #28]
}
 800b9c6:	bf00      	nop
 800b9c8:	e7fe      	b.n	800b9c8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b9ca:	23b4      	movs	r3, #180	; 0xb4
 800b9cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	2bb4      	cmp	r3, #180	; 0xb4
 800b9d2:	d00a      	beq.n	800b9ea <xTaskCreateStatic+0x66>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d8:	f383 8811 	msr	BASEPRI, r3
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	f3bf 8f4f 	dsb	sy
 800b9e4:	61bb      	str	r3, [r7, #24]
}
 800b9e6:	bf00      	nop
 800b9e8:	e7fe      	b.n	800b9e8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b9ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d01e      	beq.n	800ba30 <xTaskCreateStatic+0xac>
 800b9f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d01b      	beq.n	800ba30 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b9f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ba00:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ba02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba04:	2202      	movs	r2, #2
 800ba06:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	9303      	str	r3, [sp, #12]
 800ba0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba10:	9302      	str	r3, [sp, #8]
 800ba12:	f107 0314 	add.w	r3, r7, #20
 800ba16:	9301      	str	r3, [sp, #4]
 800ba18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba1a:	9300      	str	r3, [sp, #0]
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	68b9      	ldr	r1, [r7, #8]
 800ba22:	68f8      	ldr	r0, [r7, #12]
 800ba24:	f000 f850 	bl	800bac8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ba28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba2a:	f000 f8eb 	bl	800bc04 <prvAddNewTaskToReadyList>
 800ba2e:	e001      	b.n	800ba34 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ba30:	2300      	movs	r3, #0
 800ba32:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ba34:	697b      	ldr	r3, [r7, #20]
	}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3728      	adds	r7, #40	; 0x28
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}

0800ba3e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ba3e:	b580      	push	{r7, lr}
 800ba40:	b08c      	sub	sp, #48	; 0x30
 800ba42:	af04      	add	r7, sp, #16
 800ba44:	60f8      	str	r0, [r7, #12]
 800ba46:	60b9      	str	r1, [r7, #8]
 800ba48:	603b      	str	r3, [r7, #0]
 800ba4a:	4613      	mov	r3, r2
 800ba4c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ba4e:	88fb      	ldrh	r3, [r7, #6]
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	4618      	mov	r0, r3
 800ba54:	f001 fa18 	bl	800ce88 <pvPortMalloc>
 800ba58:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00e      	beq.n	800ba7e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ba60:	20b4      	movs	r0, #180	; 0xb4
 800ba62:	f001 fa11 	bl	800ce88 <pvPortMalloc>
 800ba66:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ba68:	69fb      	ldr	r3, [r7, #28]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d003      	beq.n	800ba76 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ba6e:	69fb      	ldr	r3, [r7, #28]
 800ba70:	697a      	ldr	r2, [r7, #20]
 800ba72:	631a      	str	r2, [r3, #48]	; 0x30
 800ba74:	e005      	b.n	800ba82 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ba76:	6978      	ldr	r0, [r7, #20]
 800ba78:	f001 fad2 	bl	800d020 <vPortFree>
 800ba7c:	e001      	b.n	800ba82 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ba82:	69fb      	ldr	r3, [r7, #28]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d017      	beq.n	800bab8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ba88:	69fb      	ldr	r3, [r7, #28]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ba90:	88fa      	ldrh	r2, [r7, #6]
 800ba92:	2300      	movs	r3, #0
 800ba94:	9303      	str	r3, [sp, #12]
 800ba96:	69fb      	ldr	r3, [r7, #28]
 800ba98:	9302      	str	r3, [sp, #8]
 800ba9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba9c:	9301      	str	r3, [sp, #4]
 800ba9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	68b9      	ldr	r1, [r7, #8]
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f000 f80e 	bl	800bac8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800baac:	69f8      	ldr	r0, [r7, #28]
 800baae:	f000 f8a9 	bl	800bc04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bab2:	2301      	movs	r3, #1
 800bab4:	61bb      	str	r3, [r7, #24]
 800bab6:	e002      	b.n	800babe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bab8:	f04f 33ff 	mov.w	r3, #4294967295
 800babc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800babe:	69bb      	ldr	r3, [r7, #24]
	}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3720      	adds	r7, #32
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b088      	sub	sp, #32
 800bacc:	af00      	add	r7, sp, #0
 800bace:	60f8      	str	r0, [r7, #12]
 800bad0:	60b9      	str	r1, [r7, #8]
 800bad2:	607a      	str	r2, [r7, #4]
 800bad4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bae0:	3b01      	subs	r3, #1
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	4413      	add	r3, r2
 800bae6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bae8:	69bb      	ldr	r3, [r7, #24]
 800baea:	f023 0307 	bic.w	r3, r3, #7
 800baee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800baf0:	69bb      	ldr	r3, [r7, #24]
 800baf2:	f003 0307 	and.w	r3, r3, #7
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d00a      	beq.n	800bb10 <prvInitialiseNewTask+0x48>
	__asm volatile
 800bafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bafe:	f383 8811 	msr	BASEPRI, r3
 800bb02:	f3bf 8f6f 	isb	sy
 800bb06:	f3bf 8f4f 	dsb	sy
 800bb0a:	617b      	str	r3, [r7, #20]
}
 800bb0c:	bf00      	nop
 800bb0e:	e7fe      	b.n	800bb0e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d01f      	beq.n	800bb56 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bb16:	2300      	movs	r3, #0
 800bb18:	61fb      	str	r3, [r7, #28]
 800bb1a:	e012      	b.n	800bb42 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bb1c:	68ba      	ldr	r2, [r7, #8]
 800bb1e:	69fb      	ldr	r3, [r7, #28]
 800bb20:	4413      	add	r3, r2
 800bb22:	7819      	ldrb	r1, [r3, #0]
 800bb24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	4413      	add	r3, r2
 800bb2a:	3334      	adds	r3, #52	; 0x34
 800bb2c:	460a      	mov	r2, r1
 800bb2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bb30:	68ba      	ldr	r2, [r7, #8]
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	4413      	add	r3, r2
 800bb36:	781b      	ldrb	r3, [r3, #0]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d006      	beq.n	800bb4a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bb3c:	69fb      	ldr	r3, [r7, #28]
 800bb3e:	3301      	adds	r3, #1
 800bb40:	61fb      	str	r3, [r7, #28]
 800bb42:	69fb      	ldr	r3, [r7, #28]
 800bb44:	2b0f      	cmp	r3, #15
 800bb46:	d9e9      	bls.n	800bb1c <prvInitialiseNewTask+0x54>
 800bb48:	e000      	b.n	800bb4c <prvInitialiseNewTask+0x84>
			{
				break;
 800bb4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bb4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb4e:	2200      	movs	r2, #0
 800bb50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bb54:	e003      	b.n	800bb5e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bb56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bb5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb60:	2b06      	cmp	r3, #6
 800bb62:	d901      	bls.n	800bb68 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bb64:	2306      	movs	r3, #6
 800bb66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bb68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bb6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bb6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bb72:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb76:	2200      	movs	r2, #0
 800bb78:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bb7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb7c:	3304      	adds	r3, #4
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7fe fea2 	bl	800a8c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bb84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb86:	3318      	adds	r3, #24
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7fe fe9d 	bl	800a8c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bb8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bb92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb96:	f1c3 0207 	rsb	r2, r3, #7
 800bb9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bb9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bba2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba6:	2200      	movs	r2, #0
 800bba8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bbac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bbb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb6:	334c      	adds	r3, #76	; 0x4c
 800bbb8:	2260      	movs	r2, #96	; 0x60
 800bbba:	2100      	movs	r1, #0
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f00e fdd1 	bl	801a764 <memset>
 800bbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc4:	4a0c      	ldr	r2, [pc, #48]	; (800bbf8 <prvInitialiseNewTask+0x130>)
 800bbc6:	651a      	str	r2, [r3, #80]	; 0x50
 800bbc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbca:	4a0c      	ldr	r2, [pc, #48]	; (800bbfc <prvInitialiseNewTask+0x134>)
 800bbcc:	655a      	str	r2, [r3, #84]	; 0x54
 800bbce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd0:	4a0b      	ldr	r2, [pc, #44]	; (800bc00 <prvInitialiseNewTask+0x138>)
 800bbd2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bbd4:	683a      	ldr	r2, [r7, #0]
 800bbd6:	68f9      	ldr	r1, [r7, #12]
 800bbd8:	69b8      	ldr	r0, [r7, #24]
 800bbda:	f000 ff07 	bl	800c9ec <pxPortInitialiseStack>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bbe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d002      	beq.n	800bbf0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bbea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bbee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbf0:	bf00      	nop
 800bbf2:	3720      	adds	r7, #32
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	0801f1f0 	.word	0x0801f1f0
 800bbfc:	0801f210 	.word	0x0801f210
 800bc00:	0801f1d0 	.word	0x0801f1d0

0800bc04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b082      	sub	sp, #8
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bc0c:	f001 f81a 	bl	800cc44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bc10:	4b2a      	ldr	r3, [pc, #168]	; (800bcbc <prvAddNewTaskToReadyList+0xb8>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	3301      	adds	r3, #1
 800bc16:	4a29      	ldr	r2, [pc, #164]	; (800bcbc <prvAddNewTaskToReadyList+0xb8>)
 800bc18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bc1a:	4b29      	ldr	r3, [pc, #164]	; (800bcc0 <prvAddNewTaskToReadyList+0xbc>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d109      	bne.n	800bc36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bc22:	4a27      	ldr	r2, [pc, #156]	; (800bcc0 <prvAddNewTaskToReadyList+0xbc>)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bc28:	4b24      	ldr	r3, [pc, #144]	; (800bcbc <prvAddNewTaskToReadyList+0xb8>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	2b01      	cmp	r3, #1
 800bc2e:	d110      	bne.n	800bc52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bc30:	f000 fbf8 	bl	800c424 <prvInitialiseTaskLists>
 800bc34:	e00d      	b.n	800bc52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bc36:	4b23      	ldr	r3, [pc, #140]	; (800bcc4 <prvAddNewTaskToReadyList+0xc0>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d109      	bne.n	800bc52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bc3e:	4b20      	ldr	r3, [pc, #128]	; (800bcc0 <prvAddNewTaskToReadyList+0xbc>)
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc48:	429a      	cmp	r2, r3
 800bc4a:	d802      	bhi.n	800bc52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bc4c:	4a1c      	ldr	r2, [pc, #112]	; (800bcc0 <prvAddNewTaskToReadyList+0xbc>)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bc52:	4b1d      	ldr	r3, [pc, #116]	; (800bcc8 <prvAddNewTaskToReadyList+0xc4>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	3301      	adds	r3, #1
 800bc58:	4a1b      	ldr	r2, [pc, #108]	; (800bcc8 <prvAddNewTaskToReadyList+0xc4>)
 800bc5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc60:	2201      	movs	r2, #1
 800bc62:	409a      	lsls	r2, r3
 800bc64:	4b19      	ldr	r3, [pc, #100]	; (800bccc <prvAddNewTaskToReadyList+0xc8>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	4a18      	ldr	r2, [pc, #96]	; (800bccc <prvAddNewTaskToReadyList+0xc8>)
 800bc6c:	6013      	str	r3, [r2, #0]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc72:	4613      	mov	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	4413      	add	r3, r2
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	4a15      	ldr	r2, [pc, #84]	; (800bcd0 <prvAddNewTaskToReadyList+0xcc>)
 800bc7c:	441a      	add	r2, r3
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	3304      	adds	r3, #4
 800bc82:	4619      	mov	r1, r3
 800bc84:	4610      	mov	r0, r2
 800bc86:	f7fe fe2c 	bl	800a8e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bc8a:	f001 f80b 	bl	800cca4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bc8e:	4b0d      	ldr	r3, [pc, #52]	; (800bcc4 <prvAddNewTaskToReadyList+0xc0>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00e      	beq.n	800bcb4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bc96:	4b0a      	ldr	r3, [pc, #40]	; (800bcc0 <prvAddNewTaskToReadyList+0xbc>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d207      	bcs.n	800bcb4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bca4:	4b0b      	ldr	r3, [pc, #44]	; (800bcd4 <prvAddNewTaskToReadyList+0xd0>)
 800bca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcaa:	601a      	str	r2, [r3, #0]
 800bcac:	f3bf 8f4f 	dsb	sy
 800bcb0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bcb4:	bf00      	nop
 800bcb6:	3708      	adds	r7, #8
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	bd80      	pop	{r7, pc}
 800bcbc:	20004000 	.word	0x20004000
 800bcc0:	20003f00 	.word	0x20003f00
 800bcc4:	2000400c 	.word	0x2000400c
 800bcc8:	2000401c 	.word	0x2000401c
 800bccc:	20004008 	.word	0x20004008
 800bcd0:	20003f04 	.word	0x20003f04
 800bcd4:	e000ed04 	.word	0xe000ed04

0800bcd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b084      	sub	sp, #16
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d017      	beq.n	800bd1a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bcea:	4b13      	ldr	r3, [pc, #76]	; (800bd38 <vTaskDelay+0x60>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00a      	beq.n	800bd08 <vTaskDelay+0x30>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	60bb      	str	r3, [r7, #8]
}
 800bd04:	bf00      	nop
 800bd06:	e7fe      	b.n	800bd06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bd08:	f000 f884 	bl	800be14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bd0c:	2100      	movs	r1, #0
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 fe06 	bl	800c920 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bd14:	f000 f88c 	bl	800be30 <xTaskResumeAll>
 800bd18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d107      	bne.n	800bd30 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bd20:	4b06      	ldr	r3, [pc, #24]	; (800bd3c <vTaskDelay+0x64>)
 800bd22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd26:	601a      	str	r2, [r3, #0]
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bd30:	bf00      	nop
 800bd32:	3710      	adds	r7, #16
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	20004028 	.word	0x20004028
 800bd3c:	e000ed04 	.word	0xe000ed04

0800bd40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b08a      	sub	sp, #40	; 0x28
 800bd44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bd4e:	463a      	mov	r2, r7
 800bd50:	1d39      	adds	r1, r7, #4
 800bd52:	f107 0308 	add.w	r3, r7, #8
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7f5 f9a8 	bl	80010ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bd5c:	6839      	ldr	r1, [r7, #0]
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	68ba      	ldr	r2, [r7, #8]
 800bd62:	9202      	str	r2, [sp, #8]
 800bd64:	9301      	str	r3, [sp, #4]
 800bd66:	2300      	movs	r3, #0
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	460a      	mov	r2, r1
 800bd6e:	4921      	ldr	r1, [pc, #132]	; (800bdf4 <vTaskStartScheduler+0xb4>)
 800bd70:	4821      	ldr	r0, [pc, #132]	; (800bdf8 <vTaskStartScheduler+0xb8>)
 800bd72:	f7ff fe07 	bl	800b984 <xTaskCreateStatic>
 800bd76:	4603      	mov	r3, r0
 800bd78:	4a20      	ldr	r2, [pc, #128]	; (800bdfc <vTaskStartScheduler+0xbc>)
 800bd7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bd7c:	4b1f      	ldr	r3, [pc, #124]	; (800bdfc <vTaskStartScheduler+0xbc>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d002      	beq.n	800bd8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bd84:	2301      	movs	r3, #1
 800bd86:	617b      	str	r3, [r7, #20]
 800bd88:	e001      	b.n	800bd8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	2b01      	cmp	r3, #1
 800bd92:	d11b      	bne.n	800bdcc <vTaskStartScheduler+0x8c>
	__asm volatile
 800bd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd98:	f383 8811 	msr	BASEPRI, r3
 800bd9c:	f3bf 8f6f 	isb	sy
 800bda0:	f3bf 8f4f 	dsb	sy
 800bda4:	613b      	str	r3, [r7, #16]
}
 800bda6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bda8:	4b15      	ldr	r3, [pc, #84]	; (800be00 <vTaskStartScheduler+0xc0>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	334c      	adds	r3, #76	; 0x4c
 800bdae:	4a15      	ldr	r2, [pc, #84]	; (800be04 <vTaskStartScheduler+0xc4>)
 800bdb0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bdb2:	4b15      	ldr	r3, [pc, #84]	; (800be08 <vTaskStartScheduler+0xc8>)
 800bdb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bdba:	4b14      	ldr	r3, [pc, #80]	; (800be0c <vTaskStartScheduler+0xcc>)
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bdc0:	4b13      	ldr	r3, [pc, #76]	; (800be10 <vTaskStartScheduler+0xd0>)
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bdc6:	f000 fe9b 	bl	800cb00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bdca:	e00e      	b.n	800bdea <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdd2:	d10a      	bne.n	800bdea <vTaskStartScheduler+0xaa>
	__asm volatile
 800bdd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd8:	f383 8811 	msr	BASEPRI, r3
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f3bf 8f4f 	dsb	sy
 800bde4:	60fb      	str	r3, [r7, #12]
}
 800bde6:	bf00      	nop
 800bde8:	e7fe      	b.n	800bde8 <vTaskStartScheduler+0xa8>
}
 800bdea:	bf00      	nop
 800bdec:	3718      	adds	r7, #24
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}
 800bdf2:	bf00      	nop
 800bdf4:	0801bba8 	.word	0x0801bba8
 800bdf8:	0800c3f5 	.word	0x0800c3f5
 800bdfc:	20004024 	.word	0x20004024
 800be00:	20003f00 	.word	0x20003f00
 800be04:	200000b0 	.word	0x200000b0
 800be08:	20004020 	.word	0x20004020
 800be0c:	2000400c 	.word	0x2000400c
 800be10:	20004004 	.word	0x20004004

0800be14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800be14:	b480      	push	{r7}
 800be16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800be18:	4b04      	ldr	r3, [pc, #16]	; (800be2c <vTaskSuspendAll+0x18>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	3301      	adds	r3, #1
 800be1e:	4a03      	ldr	r2, [pc, #12]	; (800be2c <vTaskSuspendAll+0x18>)
 800be20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800be22:	bf00      	nop
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr
 800be2c:	20004028 	.word	0x20004028

0800be30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b084      	sub	sp, #16
 800be34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800be36:	2300      	movs	r3, #0
 800be38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800be3a:	2300      	movs	r3, #0
 800be3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800be3e:	4b41      	ldr	r3, [pc, #260]	; (800bf44 <xTaskResumeAll+0x114>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d10a      	bne.n	800be5c <xTaskResumeAll+0x2c>
	__asm volatile
 800be46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be4a:	f383 8811 	msr	BASEPRI, r3
 800be4e:	f3bf 8f6f 	isb	sy
 800be52:	f3bf 8f4f 	dsb	sy
 800be56:	603b      	str	r3, [r7, #0]
}
 800be58:	bf00      	nop
 800be5a:	e7fe      	b.n	800be5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800be5c:	f000 fef2 	bl	800cc44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800be60:	4b38      	ldr	r3, [pc, #224]	; (800bf44 <xTaskResumeAll+0x114>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	3b01      	subs	r3, #1
 800be66:	4a37      	ldr	r2, [pc, #220]	; (800bf44 <xTaskResumeAll+0x114>)
 800be68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be6a:	4b36      	ldr	r3, [pc, #216]	; (800bf44 <xTaskResumeAll+0x114>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d161      	bne.n	800bf36 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800be72:	4b35      	ldr	r3, [pc, #212]	; (800bf48 <xTaskResumeAll+0x118>)
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d05d      	beq.n	800bf36 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800be7a:	e02e      	b.n	800beda <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be7c:	4b33      	ldr	r3, [pc, #204]	; (800bf4c <xTaskResumeAll+0x11c>)
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	3318      	adds	r3, #24
 800be88:	4618      	mov	r0, r3
 800be8a:	f7fe fd87 	bl	800a99c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	3304      	adds	r3, #4
 800be92:	4618      	mov	r0, r3
 800be94:	f7fe fd82 	bl	800a99c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be9c:	2201      	movs	r2, #1
 800be9e:	409a      	lsls	r2, r3
 800bea0:	4b2b      	ldr	r3, [pc, #172]	; (800bf50 <xTaskResumeAll+0x120>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4313      	orrs	r3, r2
 800bea6:	4a2a      	ldr	r2, [pc, #168]	; (800bf50 <xTaskResumeAll+0x120>)
 800bea8:	6013      	str	r3, [r2, #0]
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beae:	4613      	mov	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4413      	add	r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	4a27      	ldr	r2, [pc, #156]	; (800bf54 <xTaskResumeAll+0x124>)
 800beb8:	441a      	add	r2, r3
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	3304      	adds	r3, #4
 800bebe:	4619      	mov	r1, r3
 800bec0:	4610      	mov	r0, r2
 800bec2:	f7fe fd0e 	bl	800a8e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beca:	4b23      	ldr	r3, [pc, #140]	; (800bf58 <xTaskResumeAll+0x128>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d302      	bcc.n	800beda <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800bed4:	4b21      	ldr	r3, [pc, #132]	; (800bf5c <xTaskResumeAll+0x12c>)
 800bed6:	2201      	movs	r2, #1
 800bed8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800beda:	4b1c      	ldr	r3, [pc, #112]	; (800bf4c <xTaskResumeAll+0x11c>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d1cc      	bne.n	800be7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d001      	beq.n	800beec <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bee8:	f000 fb3e 	bl	800c568 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800beec:	4b1c      	ldr	r3, [pc, #112]	; (800bf60 <xTaskResumeAll+0x130>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d010      	beq.n	800bf1a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bef8:	f000 f858 	bl	800bfac <xTaskIncrementTick>
 800befc:	4603      	mov	r3, r0
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d002      	beq.n	800bf08 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800bf02:	4b16      	ldr	r3, [pc, #88]	; (800bf5c <xTaskResumeAll+0x12c>)
 800bf04:	2201      	movs	r2, #1
 800bf06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	3b01      	subs	r3, #1
 800bf0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d1f1      	bne.n	800bef8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800bf14:	4b12      	ldr	r3, [pc, #72]	; (800bf60 <xTaskResumeAll+0x130>)
 800bf16:	2200      	movs	r2, #0
 800bf18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bf1a:	4b10      	ldr	r3, [pc, #64]	; (800bf5c <xTaskResumeAll+0x12c>)
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d009      	beq.n	800bf36 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bf22:	2301      	movs	r3, #1
 800bf24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bf26:	4b0f      	ldr	r3, [pc, #60]	; (800bf64 <xTaskResumeAll+0x134>)
 800bf28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf2c:	601a      	str	r2, [r3, #0]
 800bf2e:	f3bf 8f4f 	dsb	sy
 800bf32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bf36:	f000 feb5 	bl	800cca4 <vPortExitCritical>

	return xAlreadyYielded;
 800bf3a:	68bb      	ldr	r3, [r7, #8]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3710      	adds	r7, #16
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}
 800bf44:	20004028 	.word	0x20004028
 800bf48:	20004000 	.word	0x20004000
 800bf4c:	20003fc0 	.word	0x20003fc0
 800bf50:	20004008 	.word	0x20004008
 800bf54:	20003f04 	.word	0x20003f04
 800bf58:	20003f00 	.word	0x20003f00
 800bf5c:	20004014 	.word	0x20004014
 800bf60:	20004010 	.word	0x20004010
 800bf64:	e000ed04 	.word	0xe000ed04

0800bf68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bf6e:	4b05      	ldr	r3, [pc, #20]	; (800bf84 <xTaskGetTickCount+0x1c>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bf74:	687b      	ldr	r3, [r7, #4]
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	370c      	adds	r7, #12
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf80:	4770      	bx	lr
 800bf82:	bf00      	nop
 800bf84:	20004004 	.word	0x20004004

0800bf88 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bf8e:	f000 ff3b 	bl	800ce08 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800bf92:	2300      	movs	r3, #0
 800bf94:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bf96:	4b04      	ldr	r3, [pc, #16]	; (800bfa8 <xTaskGetTickCountFromISR+0x20>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf9c:	683b      	ldr	r3, [r7, #0]
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3708      	adds	r7, #8
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
 800bfa6:	bf00      	nop
 800bfa8:	20004004 	.word	0x20004004

0800bfac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b086      	sub	sp, #24
 800bfb0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfb6:	4b4e      	ldr	r3, [pc, #312]	; (800c0f0 <xTaskIncrementTick+0x144>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f040 808e 	bne.w	800c0dc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bfc0:	4b4c      	ldr	r3, [pc, #304]	; (800c0f4 <xTaskIncrementTick+0x148>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bfc8:	4a4a      	ldr	r2, [pc, #296]	; (800c0f4 <xTaskIncrementTick+0x148>)
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d120      	bne.n	800c016 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bfd4:	4b48      	ldr	r3, [pc, #288]	; (800c0f8 <xTaskIncrementTick+0x14c>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00a      	beq.n	800bff4 <xTaskIncrementTick+0x48>
	__asm volatile
 800bfde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe2:	f383 8811 	msr	BASEPRI, r3
 800bfe6:	f3bf 8f6f 	isb	sy
 800bfea:	f3bf 8f4f 	dsb	sy
 800bfee:	603b      	str	r3, [r7, #0]
}
 800bff0:	bf00      	nop
 800bff2:	e7fe      	b.n	800bff2 <xTaskIncrementTick+0x46>
 800bff4:	4b40      	ldr	r3, [pc, #256]	; (800c0f8 <xTaskIncrementTick+0x14c>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	60fb      	str	r3, [r7, #12]
 800bffa:	4b40      	ldr	r3, [pc, #256]	; (800c0fc <xTaskIncrementTick+0x150>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4a3e      	ldr	r2, [pc, #248]	; (800c0f8 <xTaskIncrementTick+0x14c>)
 800c000:	6013      	str	r3, [r2, #0]
 800c002:	4a3e      	ldr	r2, [pc, #248]	; (800c0fc <xTaskIncrementTick+0x150>)
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6013      	str	r3, [r2, #0]
 800c008:	4b3d      	ldr	r3, [pc, #244]	; (800c100 <xTaskIncrementTick+0x154>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	3301      	adds	r3, #1
 800c00e:	4a3c      	ldr	r2, [pc, #240]	; (800c100 <xTaskIncrementTick+0x154>)
 800c010:	6013      	str	r3, [r2, #0]
 800c012:	f000 faa9 	bl	800c568 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c016:	4b3b      	ldr	r3, [pc, #236]	; (800c104 <xTaskIncrementTick+0x158>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	693a      	ldr	r2, [r7, #16]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d348      	bcc.n	800c0b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c020:	4b35      	ldr	r3, [pc, #212]	; (800c0f8 <xTaskIncrementTick+0x14c>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d104      	bne.n	800c034 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c02a:	4b36      	ldr	r3, [pc, #216]	; (800c104 <xTaskIncrementTick+0x158>)
 800c02c:	f04f 32ff 	mov.w	r2, #4294967295
 800c030:	601a      	str	r2, [r3, #0]
					break;
 800c032:	e03e      	b.n	800c0b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c034:	4b30      	ldr	r3, [pc, #192]	; (800c0f8 <xTaskIncrementTick+0x14c>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	68db      	ldr	r3, [r3, #12]
 800c03a:	68db      	ldr	r3, [r3, #12]
 800c03c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c044:	693a      	ldr	r2, [r7, #16]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d203      	bcs.n	800c054 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c04c:	4a2d      	ldr	r2, [pc, #180]	; (800c104 <xTaskIncrementTick+0x158>)
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c052:	e02e      	b.n	800c0b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	3304      	adds	r3, #4
 800c058:	4618      	mov	r0, r3
 800c05a:	f7fe fc9f 	bl	800a99c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c062:	2b00      	cmp	r3, #0
 800c064:	d004      	beq.n	800c070 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	3318      	adds	r3, #24
 800c06a:	4618      	mov	r0, r3
 800c06c:	f7fe fc96 	bl	800a99c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c074:	2201      	movs	r2, #1
 800c076:	409a      	lsls	r2, r3
 800c078:	4b23      	ldr	r3, [pc, #140]	; (800c108 <xTaskIncrementTick+0x15c>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	4313      	orrs	r3, r2
 800c07e:	4a22      	ldr	r2, [pc, #136]	; (800c108 <xTaskIncrementTick+0x15c>)
 800c080:	6013      	str	r3, [r2, #0]
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c086:	4613      	mov	r3, r2
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	4413      	add	r3, r2
 800c08c:	009b      	lsls	r3, r3, #2
 800c08e:	4a1f      	ldr	r2, [pc, #124]	; (800c10c <xTaskIncrementTick+0x160>)
 800c090:	441a      	add	r2, r3
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	3304      	adds	r3, #4
 800c096:	4619      	mov	r1, r3
 800c098:	4610      	mov	r0, r2
 800c09a:	f7fe fc22 	bl	800a8e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0a2:	4b1b      	ldr	r3, [pc, #108]	; (800c110 <xTaskIncrementTick+0x164>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d3b9      	bcc.n	800c020 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0b0:	e7b6      	b.n	800c020 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c0b2:	4b17      	ldr	r3, [pc, #92]	; (800c110 <xTaskIncrementTick+0x164>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0b8:	4914      	ldr	r1, [pc, #80]	; (800c10c <xTaskIncrementTick+0x160>)
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	009b      	lsls	r3, r3, #2
 800c0c2:	440b      	add	r3, r1
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d901      	bls.n	800c0ce <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c0ce:	4b11      	ldr	r3, [pc, #68]	; (800c114 <xTaskIncrementTick+0x168>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d007      	beq.n	800c0e6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	617b      	str	r3, [r7, #20]
 800c0da:	e004      	b.n	800c0e6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c0dc:	4b0e      	ldr	r3, [pc, #56]	; (800c118 <xTaskIncrementTick+0x16c>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	4a0d      	ldr	r2, [pc, #52]	; (800c118 <xTaskIncrementTick+0x16c>)
 800c0e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c0e6:	697b      	ldr	r3, [r7, #20]
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3718      	adds	r7, #24
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}
 800c0f0:	20004028 	.word	0x20004028
 800c0f4:	20004004 	.word	0x20004004
 800c0f8:	20003fb8 	.word	0x20003fb8
 800c0fc:	20003fbc 	.word	0x20003fbc
 800c100:	20004018 	.word	0x20004018
 800c104:	20004020 	.word	0x20004020
 800c108:	20004008 	.word	0x20004008
 800c10c:	20003f04 	.word	0x20003f04
 800c110:	20003f00 	.word	0x20003f00
 800c114:	20004014 	.word	0x20004014
 800c118:	20004010 	.word	0x20004010

0800c11c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c11c:	b480      	push	{r7}
 800c11e:	b087      	sub	sp, #28
 800c120:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c122:	4b29      	ldr	r3, [pc, #164]	; (800c1c8 <vTaskSwitchContext+0xac>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d003      	beq.n	800c132 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c12a:	4b28      	ldr	r3, [pc, #160]	; (800c1cc <vTaskSwitchContext+0xb0>)
 800c12c:	2201      	movs	r2, #1
 800c12e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c130:	e044      	b.n	800c1bc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800c132:	4b26      	ldr	r3, [pc, #152]	; (800c1cc <vTaskSwitchContext+0xb0>)
 800c134:	2200      	movs	r2, #0
 800c136:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c138:	4b25      	ldr	r3, [pc, #148]	; (800c1d0 <vTaskSwitchContext+0xb4>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	fab3 f383 	clz	r3, r3
 800c144:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c146:	7afb      	ldrb	r3, [r7, #11]
 800c148:	f1c3 031f 	rsb	r3, r3, #31
 800c14c:	617b      	str	r3, [r7, #20]
 800c14e:	4921      	ldr	r1, [pc, #132]	; (800c1d4 <vTaskSwitchContext+0xb8>)
 800c150:	697a      	ldr	r2, [r7, #20]
 800c152:	4613      	mov	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	4413      	add	r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	440b      	add	r3, r1
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d10a      	bne.n	800c178 <vTaskSwitchContext+0x5c>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	607b      	str	r3, [r7, #4]
}
 800c174:	bf00      	nop
 800c176:	e7fe      	b.n	800c176 <vTaskSwitchContext+0x5a>
 800c178:	697a      	ldr	r2, [r7, #20]
 800c17a:	4613      	mov	r3, r2
 800c17c:	009b      	lsls	r3, r3, #2
 800c17e:	4413      	add	r3, r2
 800c180:	009b      	lsls	r3, r3, #2
 800c182:	4a14      	ldr	r2, [pc, #80]	; (800c1d4 <vTaskSwitchContext+0xb8>)
 800c184:	4413      	add	r3, r2
 800c186:	613b      	str	r3, [r7, #16]
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	685a      	ldr	r2, [r3, #4]
 800c18e:	693b      	ldr	r3, [r7, #16]
 800c190:	605a      	str	r2, [r3, #4]
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	685a      	ldr	r2, [r3, #4]
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	3308      	adds	r3, #8
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d104      	bne.n	800c1a8 <vTaskSwitchContext+0x8c>
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	685b      	ldr	r3, [r3, #4]
 800c1a2:	685a      	ldr	r2, [r3, #4]
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	605a      	str	r2, [r3, #4]
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	68db      	ldr	r3, [r3, #12]
 800c1ae:	4a0a      	ldr	r2, [pc, #40]	; (800c1d8 <vTaskSwitchContext+0xbc>)
 800c1b0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c1b2:	4b09      	ldr	r3, [pc, #36]	; (800c1d8 <vTaskSwitchContext+0xbc>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	334c      	adds	r3, #76	; 0x4c
 800c1b8:	4a08      	ldr	r2, [pc, #32]	; (800c1dc <vTaskSwitchContext+0xc0>)
 800c1ba:	6013      	str	r3, [r2, #0]
}
 800c1bc:	bf00      	nop
 800c1be:	371c      	adds	r7, #28
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr
 800c1c8:	20004028 	.word	0x20004028
 800c1cc:	20004014 	.word	0x20004014
 800c1d0:	20004008 	.word	0x20004008
 800c1d4:	20003f04 	.word	0x20003f04
 800c1d8:	20003f00 	.word	0x20003f00
 800c1dc:	200000b0 	.word	0x200000b0

0800c1e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d10a      	bne.n	800c206 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	60fb      	str	r3, [r7, #12]
}
 800c202:	bf00      	nop
 800c204:	e7fe      	b.n	800c204 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c206:	4b07      	ldr	r3, [pc, #28]	; (800c224 <vTaskPlaceOnEventList+0x44>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	3318      	adds	r3, #24
 800c20c:	4619      	mov	r1, r3
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f7fe fb8b 	bl	800a92a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c214:	2101      	movs	r1, #1
 800c216:	6838      	ldr	r0, [r7, #0]
 800c218:	f000 fb82 	bl	800c920 <prvAddCurrentTaskToDelayedList>
}
 800c21c:	bf00      	nop
 800c21e:	3710      	adds	r7, #16
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}
 800c224:	20003f00 	.word	0x20003f00

0800c228 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b086      	sub	sp, #24
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	68db      	ldr	r3, [r3, #12]
 800c234:	68db      	ldr	r3, [r3, #12]
 800c236:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d10a      	bne.n	800c254 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	60fb      	str	r3, [r7, #12]
}
 800c250:	bf00      	nop
 800c252:	e7fe      	b.n	800c252 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	3318      	adds	r3, #24
 800c258:	4618      	mov	r0, r3
 800c25a:	f7fe fb9f 	bl	800a99c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c25e:	4b1d      	ldr	r3, [pc, #116]	; (800c2d4 <xTaskRemoveFromEventList+0xac>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d11c      	bne.n	800c2a0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	3304      	adds	r3, #4
 800c26a:	4618      	mov	r0, r3
 800c26c:	f7fe fb96 	bl	800a99c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c270:	693b      	ldr	r3, [r7, #16]
 800c272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c274:	2201      	movs	r2, #1
 800c276:	409a      	lsls	r2, r3
 800c278:	4b17      	ldr	r3, [pc, #92]	; (800c2d8 <xTaskRemoveFromEventList+0xb0>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4313      	orrs	r3, r2
 800c27e:	4a16      	ldr	r2, [pc, #88]	; (800c2d8 <xTaskRemoveFromEventList+0xb0>)
 800c280:	6013      	str	r3, [r2, #0]
 800c282:	693b      	ldr	r3, [r7, #16]
 800c284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c286:	4613      	mov	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4a13      	ldr	r2, [pc, #76]	; (800c2dc <xTaskRemoveFromEventList+0xb4>)
 800c290:	441a      	add	r2, r3
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	3304      	adds	r3, #4
 800c296:	4619      	mov	r1, r3
 800c298:	4610      	mov	r0, r2
 800c29a:	f7fe fb22 	bl	800a8e2 <vListInsertEnd>
 800c29e:	e005      	b.n	800c2ac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c2a0:	693b      	ldr	r3, [r7, #16]
 800c2a2:	3318      	adds	r3, #24
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	480e      	ldr	r0, [pc, #56]	; (800c2e0 <xTaskRemoveFromEventList+0xb8>)
 800c2a8:	f7fe fb1b 	bl	800a8e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2b0:	4b0c      	ldr	r3, [pc, #48]	; (800c2e4 <xTaskRemoveFromEventList+0xbc>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d905      	bls.n	800c2c6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c2be:	4b0a      	ldr	r3, [pc, #40]	; (800c2e8 <xTaskRemoveFromEventList+0xc0>)
 800c2c0:	2201      	movs	r2, #1
 800c2c2:	601a      	str	r2, [r3, #0]
 800c2c4:	e001      	b.n	800c2ca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c2ca:	697b      	ldr	r3, [r7, #20]
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3718      	adds	r7, #24
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}
 800c2d4:	20004028 	.word	0x20004028
 800c2d8:	20004008 	.word	0x20004008
 800c2dc:	20003f04 	.word	0x20003f04
 800c2e0:	20003fc0 	.word	0x20003fc0
 800c2e4:	20003f00 	.word	0x20003f00
 800c2e8:	20004014 	.word	0x20004014

0800c2ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c2f4:	4b06      	ldr	r3, [pc, #24]	; (800c310 <vTaskInternalSetTimeOutState+0x24>)
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c2fc:	4b05      	ldr	r3, [pc, #20]	; (800c314 <vTaskInternalSetTimeOutState+0x28>)
 800c2fe:	681a      	ldr	r2, [r3, #0]
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	605a      	str	r2, [r3, #4]
}
 800c304:	bf00      	nop
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr
 800c310:	20004018 	.word	0x20004018
 800c314:	20004004 	.word	0x20004004

0800c318 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b088      	sub	sp, #32
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10a      	bne.n	800c33e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32c:	f383 8811 	msr	BASEPRI, r3
 800c330:	f3bf 8f6f 	isb	sy
 800c334:	f3bf 8f4f 	dsb	sy
 800c338:	613b      	str	r3, [r7, #16]
}
 800c33a:	bf00      	nop
 800c33c:	e7fe      	b.n	800c33c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10a      	bne.n	800c35a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c348:	f383 8811 	msr	BASEPRI, r3
 800c34c:	f3bf 8f6f 	isb	sy
 800c350:	f3bf 8f4f 	dsb	sy
 800c354:	60fb      	str	r3, [r7, #12]
}
 800c356:	bf00      	nop
 800c358:	e7fe      	b.n	800c358 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c35a:	f000 fc73 	bl	800cc44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c35e:	4b1d      	ldr	r3, [pc, #116]	; (800c3d4 <xTaskCheckForTimeOut+0xbc>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	685b      	ldr	r3, [r3, #4]
 800c368:	69ba      	ldr	r2, [r7, #24]
 800c36a:	1ad3      	subs	r3, r2, r3
 800c36c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c376:	d102      	bne.n	800c37e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c378:	2300      	movs	r3, #0
 800c37a:	61fb      	str	r3, [r7, #28]
 800c37c:	e023      	b.n	800c3c6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681a      	ldr	r2, [r3, #0]
 800c382:	4b15      	ldr	r3, [pc, #84]	; (800c3d8 <xTaskCheckForTimeOut+0xc0>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	429a      	cmp	r2, r3
 800c388:	d007      	beq.n	800c39a <xTaskCheckForTimeOut+0x82>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	685b      	ldr	r3, [r3, #4]
 800c38e:	69ba      	ldr	r2, [r7, #24]
 800c390:	429a      	cmp	r2, r3
 800c392:	d302      	bcc.n	800c39a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c394:	2301      	movs	r3, #1
 800c396:	61fb      	str	r3, [r7, #28]
 800c398:	e015      	b.n	800c3c6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	697a      	ldr	r2, [r7, #20]
 800c3a0:	429a      	cmp	r2, r3
 800c3a2:	d20b      	bcs.n	800c3bc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	681a      	ldr	r2, [r3, #0]
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	1ad2      	subs	r2, r2, r3
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f7ff ff9b 	bl	800c2ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	61fb      	str	r3, [r7, #28]
 800c3ba:	e004      	b.n	800c3c6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c3c6:	f000 fc6d 	bl	800cca4 <vPortExitCritical>

	return xReturn;
 800c3ca:	69fb      	ldr	r3, [r7, #28]
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3720      	adds	r7, #32
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}
 800c3d4:	20004004 	.word	0x20004004
 800c3d8:	20004018 	.word	0x20004018

0800c3dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c3e0:	4b03      	ldr	r3, [pc, #12]	; (800c3f0 <vTaskMissedYield+0x14>)
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	601a      	str	r2, [r3, #0]
}
 800c3e6:	bf00      	nop
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr
 800c3f0:	20004014 	.word	0x20004014

0800c3f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b082      	sub	sp, #8
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c3fc:	f000 f852 	bl	800c4a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c400:	4b06      	ldr	r3, [pc, #24]	; (800c41c <prvIdleTask+0x28>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2b01      	cmp	r3, #1
 800c406:	d9f9      	bls.n	800c3fc <prvIdleTask+0x8>
			{
				taskYIELD();
 800c408:	4b05      	ldr	r3, [pc, #20]	; (800c420 <prvIdleTask+0x2c>)
 800c40a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c40e:	601a      	str	r2, [r3, #0]
 800c410:	f3bf 8f4f 	dsb	sy
 800c414:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c418:	e7f0      	b.n	800c3fc <prvIdleTask+0x8>
 800c41a:	bf00      	nop
 800c41c:	20003f04 	.word	0x20003f04
 800c420:	e000ed04 	.word	0xe000ed04

0800c424 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c42a:	2300      	movs	r3, #0
 800c42c:	607b      	str	r3, [r7, #4]
 800c42e:	e00c      	b.n	800c44a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c430:	687a      	ldr	r2, [r7, #4]
 800c432:	4613      	mov	r3, r2
 800c434:	009b      	lsls	r3, r3, #2
 800c436:	4413      	add	r3, r2
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	4a12      	ldr	r2, [pc, #72]	; (800c484 <prvInitialiseTaskLists+0x60>)
 800c43c:	4413      	add	r3, r2
 800c43e:	4618      	mov	r0, r3
 800c440:	f7fe fa22 	bl	800a888 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	3301      	adds	r3, #1
 800c448:	607b      	str	r3, [r7, #4]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	2b06      	cmp	r3, #6
 800c44e:	d9ef      	bls.n	800c430 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c450:	480d      	ldr	r0, [pc, #52]	; (800c488 <prvInitialiseTaskLists+0x64>)
 800c452:	f7fe fa19 	bl	800a888 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c456:	480d      	ldr	r0, [pc, #52]	; (800c48c <prvInitialiseTaskLists+0x68>)
 800c458:	f7fe fa16 	bl	800a888 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c45c:	480c      	ldr	r0, [pc, #48]	; (800c490 <prvInitialiseTaskLists+0x6c>)
 800c45e:	f7fe fa13 	bl	800a888 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c462:	480c      	ldr	r0, [pc, #48]	; (800c494 <prvInitialiseTaskLists+0x70>)
 800c464:	f7fe fa10 	bl	800a888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c468:	480b      	ldr	r0, [pc, #44]	; (800c498 <prvInitialiseTaskLists+0x74>)
 800c46a:	f7fe fa0d 	bl	800a888 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c46e:	4b0b      	ldr	r3, [pc, #44]	; (800c49c <prvInitialiseTaskLists+0x78>)
 800c470:	4a05      	ldr	r2, [pc, #20]	; (800c488 <prvInitialiseTaskLists+0x64>)
 800c472:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c474:	4b0a      	ldr	r3, [pc, #40]	; (800c4a0 <prvInitialiseTaskLists+0x7c>)
 800c476:	4a05      	ldr	r2, [pc, #20]	; (800c48c <prvInitialiseTaskLists+0x68>)
 800c478:	601a      	str	r2, [r3, #0]
}
 800c47a:	bf00      	nop
 800c47c:	3708      	adds	r7, #8
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
 800c482:	bf00      	nop
 800c484:	20003f04 	.word	0x20003f04
 800c488:	20003f90 	.word	0x20003f90
 800c48c:	20003fa4 	.word	0x20003fa4
 800c490:	20003fc0 	.word	0x20003fc0
 800c494:	20003fd4 	.word	0x20003fd4
 800c498:	20003fec 	.word	0x20003fec
 800c49c:	20003fb8 	.word	0x20003fb8
 800c4a0:	20003fbc 	.word	0x20003fbc

0800c4a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b082      	sub	sp, #8
 800c4a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c4aa:	e019      	b.n	800c4e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c4ac:	f000 fbca 	bl	800cc44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4b0:	4b10      	ldr	r3, [pc, #64]	; (800c4f4 <prvCheckTasksWaitingTermination+0x50>)
 800c4b2:	68db      	ldr	r3, [r3, #12]
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	3304      	adds	r3, #4
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7fe fa6d 	bl	800a99c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c4c2:	4b0d      	ldr	r3, [pc, #52]	; (800c4f8 <prvCheckTasksWaitingTermination+0x54>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	3b01      	subs	r3, #1
 800c4c8:	4a0b      	ldr	r2, [pc, #44]	; (800c4f8 <prvCheckTasksWaitingTermination+0x54>)
 800c4ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c4cc:	4b0b      	ldr	r3, [pc, #44]	; (800c4fc <prvCheckTasksWaitingTermination+0x58>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	3b01      	subs	r3, #1
 800c4d2:	4a0a      	ldr	r2, [pc, #40]	; (800c4fc <prvCheckTasksWaitingTermination+0x58>)
 800c4d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c4d6:	f000 fbe5 	bl	800cca4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f000 f810 	bl	800c500 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c4e0:	4b06      	ldr	r3, [pc, #24]	; (800c4fc <prvCheckTasksWaitingTermination+0x58>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d1e1      	bne.n	800c4ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c4e8:	bf00      	nop
 800c4ea:	bf00      	nop
 800c4ec:	3708      	adds	r7, #8
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	20003fd4 	.word	0x20003fd4
 800c4f8:	20004000 	.word	0x20004000
 800c4fc:	20003fe8 	.word	0x20003fe8

0800c500 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	334c      	adds	r3, #76	; 0x4c
 800c50c:	4618      	mov	r0, r3
 800c50e:	f00e fa75 	bl	801a9fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d108      	bne.n	800c52e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c520:	4618      	mov	r0, r3
 800c522:	f000 fd7d 	bl	800d020 <vPortFree>
				vPortFree( pxTCB );
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f000 fd7a 	bl	800d020 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c52c:	e018      	b.n	800c560 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c534:	2b01      	cmp	r3, #1
 800c536:	d103      	bne.n	800c540 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f000 fd71 	bl	800d020 <vPortFree>
	}
 800c53e:	e00f      	b.n	800c560 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c546:	2b02      	cmp	r3, #2
 800c548:	d00a      	beq.n	800c560 <prvDeleteTCB+0x60>
	__asm volatile
 800c54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c54e:	f383 8811 	msr	BASEPRI, r3
 800c552:	f3bf 8f6f 	isb	sy
 800c556:	f3bf 8f4f 	dsb	sy
 800c55a:	60fb      	str	r3, [r7, #12]
}
 800c55c:	bf00      	nop
 800c55e:	e7fe      	b.n	800c55e <prvDeleteTCB+0x5e>
	}
 800c560:	bf00      	nop
 800c562:	3710      	adds	r7, #16
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c568:	b480      	push	{r7}
 800c56a:	b083      	sub	sp, #12
 800c56c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c56e:	4b0c      	ldr	r3, [pc, #48]	; (800c5a0 <prvResetNextTaskUnblockTime+0x38>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d104      	bne.n	800c582 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c578:	4b0a      	ldr	r3, [pc, #40]	; (800c5a4 <prvResetNextTaskUnblockTime+0x3c>)
 800c57a:	f04f 32ff 	mov.w	r2, #4294967295
 800c57e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c580:	e008      	b.n	800c594 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c582:	4b07      	ldr	r3, [pc, #28]	; (800c5a0 <prvResetNextTaskUnblockTime+0x38>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	68db      	ldr	r3, [r3, #12]
 800c588:	68db      	ldr	r3, [r3, #12]
 800c58a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	685b      	ldr	r3, [r3, #4]
 800c590:	4a04      	ldr	r2, [pc, #16]	; (800c5a4 <prvResetNextTaskUnblockTime+0x3c>)
 800c592:	6013      	str	r3, [r2, #0]
}
 800c594:	bf00      	nop
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr
 800c5a0:	20003fb8 	.word	0x20003fb8
 800c5a4:	20004020 	.word	0x20004020

0800c5a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c5ae:	4b0b      	ldr	r3, [pc, #44]	; (800c5dc <xTaskGetSchedulerState+0x34>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d102      	bne.n	800c5bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	607b      	str	r3, [r7, #4]
 800c5ba:	e008      	b.n	800c5ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5bc:	4b08      	ldr	r3, [pc, #32]	; (800c5e0 <xTaskGetSchedulerState+0x38>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d102      	bne.n	800c5ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c5c4:	2302      	movs	r3, #2
 800c5c6:	607b      	str	r3, [r7, #4]
 800c5c8:	e001      	b.n	800c5ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c5ce:	687b      	ldr	r3, [r7, #4]
	}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5da:	4770      	bx	lr
 800c5dc:	2000400c 	.word	0x2000400c
 800c5e0:	20004028 	.word	0x20004028

0800c5e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d05e      	beq.n	800c6b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5fe:	4b31      	ldr	r3, [pc, #196]	; (800c6c4 <xTaskPriorityInherit+0xe0>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c604:	429a      	cmp	r2, r3
 800c606:	d24e      	bcs.n	800c6a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c608:	68bb      	ldr	r3, [r7, #8]
 800c60a:	699b      	ldr	r3, [r3, #24]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	db06      	blt.n	800c61e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c610:	4b2c      	ldr	r3, [pc, #176]	; (800c6c4 <xTaskPriorityInherit+0xe0>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c616:	f1c3 0207 	rsb	r2, r3, #7
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	6959      	ldr	r1, [r3, #20]
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c626:	4613      	mov	r3, r2
 800c628:	009b      	lsls	r3, r3, #2
 800c62a:	4413      	add	r3, r2
 800c62c:	009b      	lsls	r3, r3, #2
 800c62e:	4a26      	ldr	r2, [pc, #152]	; (800c6c8 <xTaskPriorityInherit+0xe4>)
 800c630:	4413      	add	r3, r2
 800c632:	4299      	cmp	r1, r3
 800c634:	d12f      	bne.n	800c696 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	3304      	adds	r3, #4
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7fe f9ae 	bl	800a99c <uxListRemove>
 800c640:	4603      	mov	r3, r0
 800c642:	2b00      	cmp	r3, #0
 800c644:	d10a      	bne.n	800c65c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c64a:	2201      	movs	r2, #1
 800c64c:	fa02 f303 	lsl.w	r3, r2, r3
 800c650:	43da      	mvns	r2, r3
 800c652:	4b1e      	ldr	r3, [pc, #120]	; (800c6cc <xTaskPriorityInherit+0xe8>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4013      	ands	r3, r2
 800c658:	4a1c      	ldr	r2, [pc, #112]	; (800c6cc <xTaskPriorityInherit+0xe8>)
 800c65a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c65c:	4b19      	ldr	r3, [pc, #100]	; (800c6c4 <xTaskPriorityInherit+0xe0>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c66a:	2201      	movs	r2, #1
 800c66c:	409a      	lsls	r2, r3
 800c66e:	4b17      	ldr	r3, [pc, #92]	; (800c6cc <xTaskPriorityInherit+0xe8>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	4313      	orrs	r3, r2
 800c674:	4a15      	ldr	r2, [pc, #84]	; (800c6cc <xTaskPriorityInherit+0xe8>)
 800c676:	6013      	str	r3, [r2, #0]
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c67c:	4613      	mov	r3, r2
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	4413      	add	r3, r2
 800c682:	009b      	lsls	r3, r3, #2
 800c684:	4a10      	ldr	r2, [pc, #64]	; (800c6c8 <xTaskPriorityInherit+0xe4>)
 800c686:	441a      	add	r2, r3
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	3304      	adds	r3, #4
 800c68c:	4619      	mov	r1, r3
 800c68e:	4610      	mov	r0, r2
 800c690:	f7fe f927 	bl	800a8e2 <vListInsertEnd>
 800c694:	e004      	b.n	800c6a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c696:	4b0b      	ldr	r3, [pc, #44]	; (800c6c4 <xTaskPriorityInherit+0xe0>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	60fb      	str	r3, [r7, #12]
 800c6a4:	e008      	b.n	800c6b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c6aa:	4b06      	ldr	r3, [pc, #24]	; (800c6c4 <xTaskPriorityInherit+0xe0>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d201      	bcs.n	800c6b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
	}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
 800c6c2:	bf00      	nop
 800c6c4:	20003f00 	.word	0x20003f00
 800c6c8:	20003f04 	.word	0x20003f04
 800c6cc:	20004008 	.word	0x20004008

0800c6d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b086      	sub	sp, #24
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d06e      	beq.n	800c7c4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c6e6:	4b3a      	ldr	r3, [pc, #232]	; (800c7d0 <xTaskPriorityDisinherit+0x100>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	693a      	ldr	r2, [r7, #16]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d00a      	beq.n	800c706 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f4:	f383 8811 	msr	BASEPRI, r3
 800c6f8:	f3bf 8f6f 	isb	sy
 800c6fc:	f3bf 8f4f 	dsb	sy
 800c700:	60fb      	str	r3, [r7, #12]
}
 800c702:	bf00      	nop
 800c704:	e7fe      	b.n	800c704 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d10a      	bne.n	800c724 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c712:	f383 8811 	msr	BASEPRI, r3
 800c716:	f3bf 8f6f 	isb	sy
 800c71a:	f3bf 8f4f 	dsb	sy
 800c71e:	60bb      	str	r3, [r7, #8]
}
 800c720:	bf00      	nop
 800c722:	e7fe      	b.n	800c722 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c728:	1e5a      	subs	r2, r3, #1
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c736:	429a      	cmp	r2, r3
 800c738:	d044      	beq.n	800c7c4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d140      	bne.n	800c7c4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	3304      	adds	r3, #4
 800c746:	4618      	mov	r0, r3
 800c748:	f7fe f928 	bl	800a99c <uxListRemove>
 800c74c:	4603      	mov	r3, r0
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d115      	bne.n	800c77e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c756:	491f      	ldr	r1, [pc, #124]	; (800c7d4 <xTaskPriorityDisinherit+0x104>)
 800c758:	4613      	mov	r3, r2
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	4413      	add	r3, r2
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	440b      	add	r3, r1
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d10a      	bne.n	800c77e <xTaskPriorityDisinherit+0xae>
 800c768:	693b      	ldr	r3, [r7, #16]
 800c76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c76c:	2201      	movs	r2, #1
 800c76e:	fa02 f303 	lsl.w	r3, r2, r3
 800c772:	43da      	mvns	r2, r3
 800c774:	4b18      	ldr	r3, [pc, #96]	; (800c7d8 <xTaskPriorityDisinherit+0x108>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	4013      	ands	r3, r2
 800c77a:	4a17      	ldr	r2, [pc, #92]	; (800c7d8 <xTaskPriorityDisinherit+0x108>)
 800c77c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c78a:	f1c3 0207 	rsb	r2, r3, #7
 800c78e:	693b      	ldr	r3, [r7, #16]
 800c790:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c792:	693b      	ldr	r3, [r7, #16]
 800c794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c796:	2201      	movs	r2, #1
 800c798:	409a      	lsls	r2, r3
 800c79a:	4b0f      	ldr	r3, [pc, #60]	; (800c7d8 <xTaskPriorityDisinherit+0x108>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	4a0d      	ldr	r2, [pc, #52]	; (800c7d8 <xTaskPriorityDisinherit+0x108>)
 800c7a2:	6013      	str	r3, [r2, #0]
 800c7a4:	693b      	ldr	r3, [r7, #16]
 800c7a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7a8:	4613      	mov	r3, r2
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	4413      	add	r3, r2
 800c7ae:	009b      	lsls	r3, r3, #2
 800c7b0:	4a08      	ldr	r2, [pc, #32]	; (800c7d4 <xTaskPriorityDisinherit+0x104>)
 800c7b2:	441a      	add	r2, r3
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	3304      	adds	r3, #4
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	4610      	mov	r0, r2
 800c7bc:	f7fe f891 	bl	800a8e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c7c4:	697b      	ldr	r3, [r7, #20]
	}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3718      	adds	r7, #24
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}
 800c7ce:	bf00      	nop
 800c7d0:	20003f00 	.word	0x20003f00
 800c7d4:	20003f04 	.word	0x20003f04
 800c7d8:	20004008 	.word	0x20004008

0800c7dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b088      	sub	sp, #32
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d077      	beq.n	800c8e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c7f4:	69bb      	ldr	r3, [r7, #24]
 800c7f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d10a      	bne.n	800c812 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c800:	f383 8811 	msr	BASEPRI, r3
 800c804:	f3bf 8f6f 	isb	sy
 800c808:	f3bf 8f4f 	dsb	sy
 800c80c:	60fb      	str	r3, [r7, #12]
}
 800c80e:	bf00      	nop
 800c810:	e7fe      	b.n	800c810 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c812:	69bb      	ldr	r3, [r7, #24]
 800c814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c816:	683a      	ldr	r2, [r7, #0]
 800c818:	429a      	cmp	r2, r3
 800c81a:	d902      	bls.n	800c822 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	61fb      	str	r3, [r7, #28]
 800c820:	e002      	b.n	800c828 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c822:	69bb      	ldr	r3, [r7, #24]
 800c824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c826:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c828:	69bb      	ldr	r3, [r7, #24]
 800c82a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c82c:	69fa      	ldr	r2, [r7, #28]
 800c82e:	429a      	cmp	r2, r3
 800c830:	d058      	beq.n	800c8e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c836:	697a      	ldr	r2, [r7, #20]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d153      	bne.n	800c8e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c83c:	4b2b      	ldr	r3, [pc, #172]	; (800c8ec <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	69ba      	ldr	r2, [r7, #24]
 800c842:	429a      	cmp	r2, r3
 800c844:	d10a      	bne.n	800c85c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c84a:	f383 8811 	msr	BASEPRI, r3
 800c84e:	f3bf 8f6f 	isb	sy
 800c852:	f3bf 8f4f 	dsb	sy
 800c856:	60bb      	str	r3, [r7, #8]
}
 800c858:	bf00      	nop
 800c85a:	e7fe      	b.n	800c85a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c85c:	69bb      	ldr	r3, [r7, #24]
 800c85e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c860:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c862:	69bb      	ldr	r3, [r7, #24]
 800c864:	69fa      	ldr	r2, [r7, #28]
 800c866:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	699b      	ldr	r3, [r3, #24]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	db04      	blt.n	800c87a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	f1c3 0207 	rsb	r2, r3, #7
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	6959      	ldr	r1, [r3, #20]
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	4613      	mov	r3, r2
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	4413      	add	r3, r2
 800c886:	009b      	lsls	r3, r3, #2
 800c888:	4a19      	ldr	r2, [pc, #100]	; (800c8f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800c88a:	4413      	add	r3, r2
 800c88c:	4299      	cmp	r1, r3
 800c88e:	d129      	bne.n	800c8e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c890:	69bb      	ldr	r3, [r7, #24]
 800c892:	3304      	adds	r3, #4
 800c894:	4618      	mov	r0, r3
 800c896:	f7fe f881 	bl	800a99c <uxListRemove>
 800c89a:	4603      	mov	r3, r0
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d10a      	bne.n	800c8b6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a4:	2201      	movs	r2, #1
 800c8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800c8aa:	43da      	mvns	r2, r3
 800c8ac:	4b11      	ldr	r3, [pc, #68]	; (800c8f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	4013      	ands	r3, r2
 800c8b2:	4a10      	ldr	r2, [pc, #64]	; (800c8f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800c8b4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c8b6:	69bb      	ldr	r3, [r7, #24]
 800c8b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	409a      	lsls	r2, r3
 800c8be:	4b0d      	ldr	r3, [pc, #52]	; (800c8f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	4a0b      	ldr	r2, [pc, #44]	; (800c8f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800c8c6:	6013      	str	r3, [r2, #0]
 800c8c8:	69bb      	ldr	r3, [r7, #24]
 800c8ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8cc:	4613      	mov	r3, r2
 800c8ce:	009b      	lsls	r3, r3, #2
 800c8d0:	4413      	add	r3, r2
 800c8d2:	009b      	lsls	r3, r3, #2
 800c8d4:	4a06      	ldr	r2, [pc, #24]	; (800c8f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800c8d6:	441a      	add	r2, r3
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	3304      	adds	r3, #4
 800c8dc:	4619      	mov	r1, r3
 800c8de:	4610      	mov	r0, r2
 800c8e0:	f7fd ffff 	bl	800a8e2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c8e4:	bf00      	nop
 800c8e6:	3720      	adds	r7, #32
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	20003f00 	.word	0x20003f00
 800c8f0:	20003f04 	.word	0x20003f04
 800c8f4:	20004008 	.word	0x20004008

0800c8f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c8f8:	b480      	push	{r7}
 800c8fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c8fc:	4b07      	ldr	r3, [pc, #28]	; (800c91c <pvTaskIncrementMutexHeldCount+0x24>)
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d004      	beq.n	800c90e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c904:	4b05      	ldr	r3, [pc, #20]	; (800c91c <pvTaskIncrementMutexHeldCount+0x24>)
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c90a:	3201      	adds	r2, #1
 800c90c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c90e:	4b03      	ldr	r3, [pc, #12]	; (800c91c <pvTaskIncrementMutexHeldCount+0x24>)
 800c910:	681b      	ldr	r3, [r3, #0]
	}
 800c912:	4618      	mov	r0, r3
 800c914:	46bd      	mov	sp, r7
 800c916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91a:	4770      	bx	lr
 800c91c:	20003f00 	.word	0x20003f00

0800c920 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b084      	sub	sp, #16
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c92a:	4b29      	ldr	r3, [pc, #164]	; (800c9d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c930:	4b28      	ldr	r3, [pc, #160]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	3304      	adds	r3, #4
 800c936:	4618      	mov	r0, r3
 800c938:	f7fe f830 	bl	800a99c <uxListRemove>
 800c93c:	4603      	mov	r3, r0
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d10b      	bne.n	800c95a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c942:	4b24      	ldr	r3, [pc, #144]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c948:	2201      	movs	r2, #1
 800c94a:	fa02 f303 	lsl.w	r3, r2, r3
 800c94e:	43da      	mvns	r2, r3
 800c950:	4b21      	ldr	r3, [pc, #132]	; (800c9d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4013      	ands	r3, r2
 800c956:	4a20      	ldr	r2, [pc, #128]	; (800c9d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c958:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c960:	d10a      	bne.n	800c978 <prvAddCurrentTaskToDelayedList+0x58>
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d007      	beq.n	800c978 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c968:	4b1a      	ldr	r3, [pc, #104]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	3304      	adds	r3, #4
 800c96e:	4619      	mov	r1, r3
 800c970:	481a      	ldr	r0, [pc, #104]	; (800c9dc <prvAddCurrentTaskToDelayedList+0xbc>)
 800c972:	f7fd ffb6 	bl	800a8e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c976:	e026      	b.n	800c9c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	4413      	add	r3, r2
 800c97e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c980:	4b14      	ldr	r3, [pc, #80]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	68ba      	ldr	r2, [r7, #8]
 800c986:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c988:	68ba      	ldr	r2, [r7, #8]
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d209      	bcs.n	800c9a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c990:	4b13      	ldr	r3, [pc, #76]	; (800c9e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c992:	681a      	ldr	r2, [r3, #0]
 800c994:	4b0f      	ldr	r3, [pc, #60]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	3304      	adds	r3, #4
 800c99a:	4619      	mov	r1, r3
 800c99c:	4610      	mov	r0, r2
 800c99e:	f7fd ffc4 	bl	800a92a <vListInsert>
}
 800c9a2:	e010      	b.n	800c9c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9a4:	4b0f      	ldr	r3, [pc, #60]	; (800c9e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	4b0a      	ldr	r3, [pc, #40]	; (800c9d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	3304      	adds	r3, #4
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	4610      	mov	r0, r2
 800c9b2:	f7fd ffba 	bl	800a92a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c9b6:	4b0c      	ldr	r3, [pc, #48]	; (800c9e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	68ba      	ldr	r2, [r7, #8]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d202      	bcs.n	800c9c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c9c0:	4a09      	ldr	r2, [pc, #36]	; (800c9e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	6013      	str	r3, [r2, #0]
}
 800c9c6:	bf00      	nop
 800c9c8:	3710      	adds	r7, #16
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
 800c9ce:	bf00      	nop
 800c9d0:	20004004 	.word	0x20004004
 800c9d4:	20003f00 	.word	0x20003f00
 800c9d8:	20004008 	.word	0x20004008
 800c9dc:	20003fec 	.word	0x20003fec
 800c9e0:	20003fbc 	.word	0x20003fbc
 800c9e4:	20003fb8 	.word	0x20003fb8
 800c9e8:	20004020 	.word	0x20004020

0800c9ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b085      	sub	sp, #20
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	60f8      	str	r0, [r7, #12]
 800c9f4:	60b9      	str	r1, [r7, #8]
 800c9f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	3b04      	subs	r3, #4
 800c9fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ca04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	3b04      	subs	r3, #4
 800ca0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	f023 0201 	bic.w	r2, r3, #1
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	3b04      	subs	r3, #4
 800ca1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ca1c:	4a0c      	ldr	r2, [pc, #48]	; (800ca50 <pxPortInitialiseStack+0x64>)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	3b14      	subs	r3, #20
 800ca26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ca28:	687a      	ldr	r2, [r7, #4]
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	3b04      	subs	r3, #4
 800ca32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	f06f 0202 	mvn.w	r2, #2
 800ca3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	3b20      	subs	r3, #32
 800ca40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ca42:	68fb      	ldr	r3, [r7, #12]
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	3714      	adds	r7, #20
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr
 800ca50:	0800ca55 	.word	0x0800ca55

0800ca54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ca54:	b480      	push	{r7}
 800ca56:	b085      	sub	sp, #20
 800ca58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ca5e:	4b12      	ldr	r3, [pc, #72]	; (800caa8 <prvTaskExitError+0x54>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca66:	d00a      	beq.n	800ca7e <prvTaskExitError+0x2a>
	__asm volatile
 800ca68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6c:	f383 8811 	msr	BASEPRI, r3
 800ca70:	f3bf 8f6f 	isb	sy
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	60fb      	str	r3, [r7, #12]
}
 800ca7a:	bf00      	nop
 800ca7c:	e7fe      	b.n	800ca7c <prvTaskExitError+0x28>
	__asm volatile
 800ca7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca82:	f383 8811 	msr	BASEPRI, r3
 800ca86:	f3bf 8f6f 	isb	sy
 800ca8a:	f3bf 8f4f 	dsb	sy
 800ca8e:	60bb      	str	r3, [r7, #8]
}
 800ca90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ca92:	bf00      	nop
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d0fc      	beq.n	800ca94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ca9a:	bf00      	nop
 800ca9c:	bf00      	nop
 800ca9e:	3714      	adds	r7, #20
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr
 800caa8:	200000a0 	.word	0x200000a0
 800caac:	00000000 	.word	0x00000000

0800cab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cab0:	4b07      	ldr	r3, [pc, #28]	; (800cad0 <pxCurrentTCBConst2>)
 800cab2:	6819      	ldr	r1, [r3, #0]
 800cab4:	6808      	ldr	r0, [r1, #0]
 800cab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caba:	f380 8809 	msr	PSP, r0
 800cabe:	f3bf 8f6f 	isb	sy
 800cac2:	f04f 0000 	mov.w	r0, #0
 800cac6:	f380 8811 	msr	BASEPRI, r0
 800caca:	4770      	bx	lr
 800cacc:	f3af 8000 	nop.w

0800cad0 <pxCurrentTCBConst2>:
 800cad0:	20003f00 	.word	0x20003f00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cad4:	bf00      	nop
 800cad6:	bf00      	nop

0800cad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cad8:	4808      	ldr	r0, [pc, #32]	; (800cafc <prvPortStartFirstTask+0x24>)
 800cada:	6800      	ldr	r0, [r0, #0]
 800cadc:	6800      	ldr	r0, [r0, #0]
 800cade:	f380 8808 	msr	MSP, r0
 800cae2:	f04f 0000 	mov.w	r0, #0
 800cae6:	f380 8814 	msr	CONTROL, r0
 800caea:	b662      	cpsie	i
 800caec:	b661      	cpsie	f
 800caee:	f3bf 8f4f 	dsb	sy
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	df00      	svc	0
 800caf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cafa:	bf00      	nop
 800cafc:	e000ed08 	.word	0xe000ed08

0800cb00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b086      	sub	sp, #24
 800cb04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cb06:	4b46      	ldr	r3, [pc, #280]	; (800cc20 <xPortStartScheduler+0x120>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	4a46      	ldr	r2, [pc, #280]	; (800cc24 <xPortStartScheduler+0x124>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d10a      	bne.n	800cb26 <xPortStartScheduler+0x26>
	__asm volatile
 800cb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb14:	f383 8811 	msr	BASEPRI, r3
 800cb18:	f3bf 8f6f 	isb	sy
 800cb1c:	f3bf 8f4f 	dsb	sy
 800cb20:	613b      	str	r3, [r7, #16]
}
 800cb22:	bf00      	nop
 800cb24:	e7fe      	b.n	800cb24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cb26:	4b3e      	ldr	r3, [pc, #248]	; (800cc20 <xPortStartScheduler+0x120>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	4a3f      	ldr	r2, [pc, #252]	; (800cc28 <xPortStartScheduler+0x128>)
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d10a      	bne.n	800cb46 <xPortStartScheduler+0x46>
	__asm volatile
 800cb30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb34:	f383 8811 	msr	BASEPRI, r3
 800cb38:	f3bf 8f6f 	isb	sy
 800cb3c:	f3bf 8f4f 	dsb	sy
 800cb40:	60fb      	str	r3, [r7, #12]
}
 800cb42:	bf00      	nop
 800cb44:	e7fe      	b.n	800cb44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb46:	4b39      	ldr	r3, [pc, #228]	; (800cc2c <xPortStartScheduler+0x12c>)
 800cb48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	781b      	ldrb	r3, [r3, #0]
 800cb4e:	b2db      	uxtb	r3, r3
 800cb50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	22ff      	movs	r2, #255	; 0xff
 800cb56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	781b      	ldrb	r3, [r3, #0]
 800cb5c:	b2db      	uxtb	r3, r3
 800cb5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cb60:	78fb      	ldrb	r3, [r7, #3]
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cb68:	b2da      	uxtb	r2, r3
 800cb6a:	4b31      	ldr	r3, [pc, #196]	; (800cc30 <xPortStartScheduler+0x130>)
 800cb6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cb6e:	4b31      	ldr	r3, [pc, #196]	; (800cc34 <xPortStartScheduler+0x134>)
 800cb70:	2207      	movs	r2, #7
 800cb72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb74:	e009      	b.n	800cb8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cb76:	4b2f      	ldr	r3, [pc, #188]	; (800cc34 <xPortStartScheduler+0x134>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	3b01      	subs	r3, #1
 800cb7c:	4a2d      	ldr	r2, [pc, #180]	; (800cc34 <xPortStartScheduler+0x134>)
 800cb7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	b2db      	uxtb	r3, r3
 800cb84:	005b      	lsls	r3, r3, #1
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb8a:	78fb      	ldrb	r3, [r7, #3]
 800cb8c:	b2db      	uxtb	r3, r3
 800cb8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb92:	2b80      	cmp	r3, #128	; 0x80
 800cb94:	d0ef      	beq.n	800cb76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cb96:	4b27      	ldr	r3, [pc, #156]	; (800cc34 <xPortStartScheduler+0x134>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f1c3 0307 	rsb	r3, r3, #7
 800cb9e:	2b04      	cmp	r3, #4
 800cba0:	d00a      	beq.n	800cbb8 <xPortStartScheduler+0xb8>
	__asm volatile
 800cba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba6:	f383 8811 	msr	BASEPRI, r3
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	60bb      	str	r3, [r7, #8]
}
 800cbb4:	bf00      	nop
 800cbb6:	e7fe      	b.n	800cbb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cbb8:	4b1e      	ldr	r3, [pc, #120]	; (800cc34 <xPortStartScheduler+0x134>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	021b      	lsls	r3, r3, #8
 800cbbe:	4a1d      	ldr	r2, [pc, #116]	; (800cc34 <xPortStartScheduler+0x134>)
 800cbc0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cbc2:	4b1c      	ldr	r3, [pc, #112]	; (800cc34 <xPortStartScheduler+0x134>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cbca:	4a1a      	ldr	r2, [pc, #104]	; (800cc34 <xPortStartScheduler+0x134>)
 800cbcc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	b2da      	uxtb	r2, r3
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cbd6:	4b18      	ldr	r3, [pc, #96]	; (800cc38 <xPortStartScheduler+0x138>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	4a17      	ldr	r2, [pc, #92]	; (800cc38 <xPortStartScheduler+0x138>)
 800cbdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cbe0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cbe2:	4b15      	ldr	r3, [pc, #84]	; (800cc38 <xPortStartScheduler+0x138>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4a14      	ldr	r2, [pc, #80]	; (800cc38 <xPortStartScheduler+0x138>)
 800cbe8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cbec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cbee:	f000 f8dd 	bl	800cdac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cbf2:	4b12      	ldr	r3, [pc, #72]	; (800cc3c <xPortStartScheduler+0x13c>)
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cbf8:	f000 f8fc 	bl	800cdf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cbfc:	4b10      	ldr	r3, [pc, #64]	; (800cc40 <xPortStartScheduler+0x140>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a0f      	ldr	r2, [pc, #60]	; (800cc40 <xPortStartScheduler+0x140>)
 800cc02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cc06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cc08:	f7ff ff66 	bl	800cad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cc0c:	f7ff fa86 	bl	800c11c <vTaskSwitchContext>
	prvTaskExitError();
 800cc10:	f7ff ff20 	bl	800ca54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cc14:	2300      	movs	r3, #0
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	3718      	adds	r7, #24
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}
 800cc1e:	bf00      	nop
 800cc20:	e000ed00 	.word	0xe000ed00
 800cc24:	410fc271 	.word	0x410fc271
 800cc28:	410fc270 	.word	0x410fc270
 800cc2c:	e000e400 	.word	0xe000e400
 800cc30:	2000402c 	.word	0x2000402c
 800cc34:	20004030 	.word	0x20004030
 800cc38:	e000ed20 	.word	0xe000ed20
 800cc3c:	200000a0 	.word	0x200000a0
 800cc40:	e000ef34 	.word	0xe000ef34

0800cc44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc44:	b480      	push	{r7}
 800cc46:	b083      	sub	sp, #12
 800cc48:	af00      	add	r7, sp, #0
	__asm volatile
 800cc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc4e:	f383 8811 	msr	BASEPRI, r3
 800cc52:	f3bf 8f6f 	isb	sy
 800cc56:	f3bf 8f4f 	dsb	sy
 800cc5a:	607b      	str	r3, [r7, #4]
}
 800cc5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cc5e:	4b0f      	ldr	r3, [pc, #60]	; (800cc9c <vPortEnterCritical+0x58>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	3301      	adds	r3, #1
 800cc64:	4a0d      	ldr	r2, [pc, #52]	; (800cc9c <vPortEnterCritical+0x58>)
 800cc66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cc68:	4b0c      	ldr	r3, [pc, #48]	; (800cc9c <vPortEnterCritical+0x58>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	2b01      	cmp	r3, #1
 800cc6e:	d10f      	bne.n	800cc90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cc70:	4b0b      	ldr	r3, [pc, #44]	; (800cca0 <vPortEnterCritical+0x5c>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	b2db      	uxtb	r3, r3
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00a      	beq.n	800cc90 <vPortEnterCritical+0x4c>
	__asm volatile
 800cc7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc7e:	f383 8811 	msr	BASEPRI, r3
 800cc82:	f3bf 8f6f 	isb	sy
 800cc86:	f3bf 8f4f 	dsb	sy
 800cc8a:	603b      	str	r3, [r7, #0]
}
 800cc8c:	bf00      	nop
 800cc8e:	e7fe      	b.n	800cc8e <vPortEnterCritical+0x4a>
	}
}
 800cc90:	bf00      	nop
 800cc92:	370c      	adds	r7, #12
 800cc94:	46bd      	mov	sp, r7
 800cc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9a:	4770      	bx	lr
 800cc9c:	200000a0 	.word	0x200000a0
 800cca0:	e000ed04 	.word	0xe000ed04

0800cca4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cca4:	b480      	push	{r7}
 800cca6:	b083      	sub	sp, #12
 800cca8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ccaa:	4b12      	ldr	r3, [pc, #72]	; (800ccf4 <vPortExitCritical+0x50>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d10a      	bne.n	800ccc8 <vPortExitCritical+0x24>
	__asm volatile
 800ccb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccb6:	f383 8811 	msr	BASEPRI, r3
 800ccba:	f3bf 8f6f 	isb	sy
 800ccbe:	f3bf 8f4f 	dsb	sy
 800ccc2:	607b      	str	r3, [r7, #4]
}
 800ccc4:	bf00      	nop
 800ccc6:	e7fe      	b.n	800ccc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ccc8:	4b0a      	ldr	r3, [pc, #40]	; (800ccf4 <vPortExitCritical+0x50>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	3b01      	subs	r3, #1
 800ccce:	4a09      	ldr	r2, [pc, #36]	; (800ccf4 <vPortExitCritical+0x50>)
 800ccd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ccd2:	4b08      	ldr	r3, [pc, #32]	; (800ccf4 <vPortExitCritical+0x50>)
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d105      	bne.n	800cce6 <vPortExitCritical+0x42>
 800ccda:	2300      	movs	r3, #0
 800ccdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	f383 8811 	msr	BASEPRI, r3
}
 800cce4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cce6:	bf00      	nop
 800cce8:	370c      	adds	r7, #12
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop
 800ccf4:	200000a0 	.word	0x200000a0
	...

0800cd00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cd00:	f3ef 8009 	mrs	r0, PSP
 800cd04:	f3bf 8f6f 	isb	sy
 800cd08:	4b15      	ldr	r3, [pc, #84]	; (800cd60 <pxCurrentTCBConst>)
 800cd0a:	681a      	ldr	r2, [r3, #0]
 800cd0c:	f01e 0f10 	tst.w	lr, #16
 800cd10:	bf08      	it	eq
 800cd12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cd16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd1a:	6010      	str	r0, [r2, #0]
 800cd1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cd20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cd24:	f380 8811 	msr	BASEPRI, r0
 800cd28:	f3bf 8f4f 	dsb	sy
 800cd2c:	f3bf 8f6f 	isb	sy
 800cd30:	f7ff f9f4 	bl	800c11c <vTaskSwitchContext>
 800cd34:	f04f 0000 	mov.w	r0, #0
 800cd38:	f380 8811 	msr	BASEPRI, r0
 800cd3c:	bc09      	pop	{r0, r3}
 800cd3e:	6819      	ldr	r1, [r3, #0]
 800cd40:	6808      	ldr	r0, [r1, #0]
 800cd42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd46:	f01e 0f10 	tst.w	lr, #16
 800cd4a:	bf08      	it	eq
 800cd4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cd50:	f380 8809 	msr	PSP, r0
 800cd54:	f3bf 8f6f 	isb	sy
 800cd58:	4770      	bx	lr
 800cd5a:	bf00      	nop
 800cd5c:	f3af 8000 	nop.w

0800cd60 <pxCurrentTCBConst>:
 800cd60:	20003f00 	.word	0x20003f00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop

0800cd68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b082      	sub	sp, #8
 800cd6c:	af00      	add	r7, sp, #0
	__asm volatile
 800cd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd72:	f383 8811 	msr	BASEPRI, r3
 800cd76:	f3bf 8f6f 	isb	sy
 800cd7a:	f3bf 8f4f 	dsb	sy
 800cd7e:	607b      	str	r3, [r7, #4]
}
 800cd80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cd82:	f7ff f913 	bl	800bfac <xTaskIncrementTick>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d003      	beq.n	800cd94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cd8c:	4b06      	ldr	r3, [pc, #24]	; (800cda8 <SysTick_Handler+0x40>)
 800cd8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd92:	601a      	str	r2, [r3, #0]
 800cd94:	2300      	movs	r3, #0
 800cd96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	f383 8811 	msr	BASEPRI, r3
}
 800cd9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cda0:	bf00      	nop
 800cda2:	3708      	adds	r7, #8
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}
 800cda8:	e000ed04 	.word	0xe000ed04

0800cdac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cdac:	b480      	push	{r7}
 800cdae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cdb0:	4b0b      	ldr	r3, [pc, #44]	; (800cde0 <vPortSetupTimerInterrupt+0x34>)
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cdb6:	4b0b      	ldr	r3, [pc, #44]	; (800cde4 <vPortSetupTimerInterrupt+0x38>)
 800cdb8:	2200      	movs	r2, #0
 800cdba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cdbc:	4b0a      	ldr	r3, [pc, #40]	; (800cde8 <vPortSetupTimerInterrupt+0x3c>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	4a0a      	ldr	r2, [pc, #40]	; (800cdec <vPortSetupTimerInterrupt+0x40>)
 800cdc2:	fba2 2303 	umull	r2, r3, r2, r3
 800cdc6:	099b      	lsrs	r3, r3, #6
 800cdc8:	4a09      	ldr	r2, [pc, #36]	; (800cdf0 <vPortSetupTimerInterrupt+0x44>)
 800cdca:	3b01      	subs	r3, #1
 800cdcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cdce:	4b04      	ldr	r3, [pc, #16]	; (800cde0 <vPortSetupTimerInterrupt+0x34>)
 800cdd0:	2207      	movs	r2, #7
 800cdd2:	601a      	str	r2, [r3, #0]
}
 800cdd4:	bf00      	nop
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr
 800cdde:	bf00      	nop
 800cde0:	e000e010 	.word	0xe000e010
 800cde4:	e000e018 	.word	0xe000e018
 800cde8:	20000094 	.word	0x20000094
 800cdec:	10624dd3 	.word	0x10624dd3
 800cdf0:	e000e014 	.word	0xe000e014

0800cdf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cdf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ce04 <vPortEnableVFP+0x10>
 800cdf8:	6801      	ldr	r1, [r0, #0]
 800cdfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cdfe:	6001      	str	r1, [r0, #0]
 800ce00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ce02:	bf00      	nop
 800ce04:	e000ed88 	.word	0xe000ed88

0800ce08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ce08:	b480      	push	{r7}
 800ce0a:	b085      	sub	sp, #20
 800ce0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ce0e:	f3ef 8305 	mrs	r3, IPSR
 800ce12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2b0f      	cmp	r3, #15
 800ce18:	d914      	bls.n	800ce44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ce1a:	4a17      	ldr	r2, [pc, #92]	; (800ce78 <vPortValidateInterruptPriority+0x70>)
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	4413      	add	r3, r2
 800ce20:	781b      	ldrb	r3, [r3, #0]
 800ce22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ce24:	4b15      	ldr	r3, [pc, #84]	; (800ce7c <vPortValidateInterruptPriority+0x74>)
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	7afa      	ldrb	r2, [r7, #11]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d20a      	bcs.n	800ce44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ce2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce32:	f383 8811 	msr	BASEPRI, r3
 800ce36:	f3bf 8f6f 	isb	sy
 800ce3a:	f3bf 8f4f 	dsb	sy
 800ce3e:	607b      	str	r3, [r7, #4]
}
 800ce40:	bf00      	nop
 800ce42:	e7fe      	b.n	800ce42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ce44:	4b0e      	ldr	r3, [pc, #56]	; (800ce80 <vPortValidateInterruptPriority+0x78>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ce4c:	4b0d      	ldr	r3, [pc, #52]	; (800ce84 <vPortValidateInterruptPriority+0x7c>)
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	429a      	cmp	r2, r3
 800ce52:	d90a      	bls.n	800ce6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ce54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce58:	f383 8811 	msr	BASEPRI, r3
 800ce5c:	f3bf 8f6f 	isb	sy
 800ce60:	f3bf 8f4f 	dsb	sy
 800ce64:	603b      	str	r3, [r7, #0]
}
 800ce66:	bf00      	nop
 800ce68:	e7fe      	b.n	800ce68 <vPortValidateInterruptPriority+0x60>
	}
 800ce6a:	bf00      	nop
 800ce6c:	3714      	adds	r7, #20
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce74:	4770      	bx	lr
 800ce76:	bf00      	nop
 800ce78:	e000e3f0 	.word	0xe000e3f0
 800ce7c:	2000402c 	.word	0x2000402c
 800ce80:	e000ed0c 	.word	0xe000ed0c
 800ce84:	20004030 	.word	0x20004030

0800ce88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b08a      	sub	sp, #40	; 0x28
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ce90:	2300      	movs	r3, #0
 800ce92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ce94:	f7fe ffbe 	bl	800be14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ce98:	4b5b      	ldr	r3, [pc, #364]	; (800d008 <pvPortMalloc+0x180>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d101      	bne.n	800cea4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cea0:	f000 f92c 	bl	800d0fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cea4:	4b59      	ldr	r3, [pc, #356]	; (800d00c <pvPortMalloc+0x184>)
 800cea6:	681a      	ldr	r2, [r3, #0]
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	4013      	ands	r3, r2
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f040 8093 	bne.w	800cfd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d01d      	beq.n	800cef4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ceb8:	2208      	movs	r2, #8
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	4413      	add	r3, r2
 800cebe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f003 0307 	and.w	r3, r3, #7
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d014      	beq.n	800cef4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f023 0307 	bic.w	r3, r3, #7
 800ced0:	3308      	adds	r3, #8
 800ced2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	f003 0307 	and.w	r3, r3, #7
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d00a      	beq.n	800cef4 <pvPortMalloc+0x6c>
	__asm volatile
 800cede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee2:	f383 8811 	msr	BASEPRI, r3
 800cee6:	f3bf 8f6f 	isb	sy
 800ceea:	f3bf 8f4f 	dsb	sy
 800ceee:	617b      	str	r3, [r7, #20]
}
 800cef0:	bf00      	nop
 800cef2:	e7fe      	b.n	800cef2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d06e      	beq.n	800cfd8 <pvPortMalloc+0x150>
 800cefa:	4b45      	ldr	r3, [pc, #276]	; (800d010 <pvPortMalloc+0x188>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	687a      	ldr	r2, [r7, #4]
 800cf00:	429a      	cmp	r2, r3
 800cf02:	d869      	bhi.n	800cfd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cf04:	4b43      	ldr	r3, [pc, #268]	; (800d014 <pvPortMalloc+0x18c>)
 800cf06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cf08:	4b42      	ldr	r3, [pc, #264]	; (800d014 <pvPortMalloc+0x18c>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf0e:	e004      	b.n	800cf1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cf10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cf14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cf1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf1c:	685b      	ldr	r3, [r3, #4]
 800cf1e:	687a      	ldr	r2, [r7, #4]
 800cf20:	429a      	cmp	r2, r3
 800cf22:	d903      	bls.n	800cf2c <pvPortMalloc+0xa4>
 800cf24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1f1      	bne.n	800cf10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cf2c:	4b36      	ldr	r3, [pc, #216]	; (800d008 <pvPortMalloc+0x180>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf32:	429a      	cmp	r2, r3
 800cf34:	d050      	beq.n	800cfd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cf36:	6a3b      	ldr	r3, [r7, #32]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	2208      	movs	r2, #8
 800cf3c:	4413      	add	r3, r2
 800cf3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf42:	681a      	ldr	r2, [r3, #0]
 800cf44:	6a3b      	ldr	r3, [r7, #32]
 800cf46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf4a:	685a      	ldr	r2, [r3, #4]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	1ad2      	subs	r2, r2, r3
 800cf50:	2308      	movs	r3, #8
 800cf52:	005b      	lsls	r3, r3, #1
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d91f      	bls.n	800cf98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cf58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	4413      	add	r3, r2
 800cf5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf60:	69bb      	ldr	r3, [r7, #24]
 800cf62:	f003 0307 	and.w	r3, r3, #7
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d00a      	beq.n	800cf80 <pvPortMalloc+0xf8>
	__asm volatile
 800cf6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf6e:	f383 8811 	msr	BASEPRI, r3
 800cf72:	f3bf 8f6f 	isb	sy
 800cf76:	f3bf 8f4f 	dsb	sy
 800cf7a:	613b      	str	r3, [r7, #16]
}
 800cf7c:	bf00      	nop
 800cf7e:	e7fe      	b.n	800cf7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf82:	685a      	ldr	r2, [r3, #4]
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	1ad2      	subs	r2, r2, r3
 800cf88:	69bb      	ldr	r3, [r7, #24]
 800cf8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cf8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cf92:	69b8      	ldr	r0, [r7, #24]
 800cf94:	f000 f914 	bl	800d1c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cf98:	4b1d      	ldr	r3, [pc, #116]	; (800d010 <pvPortMalloc+0x188>)
 800cf9a:	681a      	ldr	r2, [r3, #0]
 800cf9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf9e:	685b      	ldr	r3, [r3, #4]
 800cfa0:	1ad3      	subs	r3, r2, r3
 800cfa2:	4a1b      	ldr	r2, [pc, #108]	; (800d010 <pvPortMalloc+0x188>)
 800cfa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cfa6:	4b1a      	ldr	r3, [pc, #104]	; (800d010 <pvPortMalloc+0x188>)
 800cfa8:	681a      	ldr	r2, [r3, #0]
 800cfaa:	4b1b      	ldr	r3, [pc, #108]	; (800d018 <pvPortMalloc+0x190>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d203      	bcs.n	800cfba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cfb2:	4b17      	ldr	r3, [pc, #92]	; (800d010 <pvPortMalloc+0x188>)
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4a18      	ldr	r2, [pc, #96]	; (800d018 <pvPortMalloc+0x190>)
 800cfb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cfba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfbc:	685a      	ldr	r2, [r3, #4]
 800cfbe:	4b13      	ldr	r3, [pc, #76]	; (800d00c <pvPortMalloc+0x184>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	431a      	orrs	r2, r3
 800cfc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cfc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfca:	2200      	movs	r2, #0
 800cfcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cfce:	4b13      	ldr	r3, [pc, #76]	; (800d01c <pvPortMalloc+0x194>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	3301      	adds	r3, #1
 800cfd4:	4a11      	ldr	r2, [pc, #68]	; (800d01c <pvPortMalloc+0x194>)
 800cfd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cfd8:	f7fe ff2a 	bl	800be30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cfdc:	69fb      	ldr	r3, [r7, #28]
 800cfde:	f003 0307 	and.w	r3, r3, #7
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d00a      	beq.n	800cffc <pvPortMalloc+0x174>
	__asm volatile
 800cfe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfea:	f383 8811 	msr	BASEPRI, r3
 800cfee:	f3bf 8f6f 	isb	sy
 800cff2:	f3bf 8f4f 	dsb	sy
 800cff6:	60fb      	str	r3, [r7, #12]
}
 800cff8:	bf00      	nop
 800cffa:	e7fe      	b.n	800cffa <pvPortMalloc+0x172>
	return pvReturn;
 800cffc:	69fb      	ldr	r3, [r7, #28]
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3728      	adds	r7, #40	; 0x28
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	2000a34c 	.word	0x2000a34c
 800d00c:	2000a360 	.word	0x2000a360
 800d010:	2000a350 	.word	0x2000a350
 800d014:	2000a344 	.word	0x2000a344
 800d018:	2000a354 	.word	0x2000a354
 800d01c:	2000a358 	.word	0x2000a358

0800d020 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b086      	sub	sp, #24
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d04d      	beq.n	800d0ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d032:	2308      	movs	r3, #8
 800d034:	425b      	negs	r3, r3
 800d036:	697a      	ldr	r2, [r7, #20]
 800d038:	4413      	add	r3, r2
 800d03a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	685a      	ldr	r2, [r3, #4]
 800d044:	4b24      	ldr	r3, [pc, #144]	; (800d0d8 <vPortFree+0xb8>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4013      	ands	r3, r2
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d10a      	bne.n	800d064 <vPortFree+0x44>
	__asm volatile
 800d04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d052:	f383 8811 	msr	BASEPRI, r3
 800d056:	f3bf 8f6f 	isb	sy
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	60fb      	str	r3, [r7, #12]
}
 800d060:	bf00      	nop
 800d062:	e7fe      	b.n	800d062 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d00a      	beq.n	800d082 <vPortFree+0x62>
	__asm volatile
 800d06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d070:	f383 8811 	msr	BASEPRI, r3
 800d074:	f3bf 8f6f 	isb	sy
 800d078:	f3bf 8f4f 	dsb	sy
 800d07c:	60bb      	str	r3, [r7, #8]
}
 800d07e:	bf00      	nop
 800d080:	e7fe      	b.n	800d080 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	685a      	ldr	r2, [r3, #4]
 800d086:	4b14      	ldr	r3, [pc, #80]	; (800d0d8 <vPortFree+0xb8>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4013      	ands	r3, r2
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d01e      	beq.n	800d0ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d11a      	bne.n	800d0ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d098:	693b      	ldr	r3, [r7, #16]
 800d09a:	685a      	ldr	r2, [r3, #4]
 800d09c:	4b0e      	ldr	r3, [pc, #56]	; (800d0d8 <vPortFree+0xb8>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	43db      	mvns	r3, r3
 800d0a2:	401a      	ands	r2, r3
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d0a8:	f7fe feb4 	bl	800be14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	685a      	ldr	r2, [r3, #4]
 800d0b0:	4b0a      	ldr	r3, [pc, #40]	; (800d0dc <vPortFree+0xbc>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	4413      	add	r3, r2
 800d0b6:	4a09      	ldr	r2, [pc, #36]	; (800d0dc <vPortFree+0xbc>)
 800d0b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d0ba:	6938      	ldr	r0, [r7, #16]
 800d0bc:	f000 f880 	bl	800d1c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d0c0:	4b07      	ldr	r3, [pc, #28]	; (800d0e0 <vPortFree+0xc0>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	4a06      	ldr	r2, [pc, #24]	; (800d0e0 <vPortFree+0xc0>)
 800d0c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d0ca:	f7fe feb1 	bl	800be30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d0ce:	bf00      	nop
 800d0d0:	3718      	adds	r7, #24
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop
 800d0d8:	2000a360 	.word	0x2000a360
 800d0dc:	2000a350 	.word	0x2000a350
 800d0e0:	2000a35c 	.word	0x2000a35c

0800d0e4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800d0e8:	4b03      	ldr	r3, [pc, #12]	; (800d0f8 <xPortGetFreeHeapSize+0x14>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f4:	4770      	bx	lr
 800d0f6:	bf00      	nop
 800d0f8:	2000a350 	.word	0x2000a350

0800d0fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b085      	sub	sp, #20
 800d100:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d102:	f246 3310 	movw	r3, #25360	; 0x6310
 800d106:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d108:	4b27      	ldr	r3, [pc, #156]	; (800d1a8 <prvHeapInit+0xac>)
 800d10a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	f003 0307 	and.w	r3, r3, #7
 800d112:	2b00      	cmp	r3, #0
 800d114:	d00c      	beq.n	800d130 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	3307      	adds	r3, #7
 800d11a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f023 0307 	bic.w	r3, r3, #7
 800d122:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d124:	68ba      	ldr	r2, [r7, #8]
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	1ad3      	subs	r3, r2, r3
 800d12a:	4a1f      	ldr	r2, [pc, #124]	; (800d1a8 <prvHeapInit+0xac>)
 800d12c:	4413      	add	r3, r2
 800d12e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d134:	4a1d      	ldr	r2, [pc, #116]	; (800d1ac <prvHeapInit+0xb0>)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d13a:	4b1c      	ldr	r3, [pc, #112]	; (800d1ac <prvHeapInit+0xb0>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	68ba      	ldr	r2, [r7, #8]
 800d144:	4413      	add	r3, r2
 800d146:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d148:	2208      	movs	r2, #8
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	1a9b      	subs	r3, r3, r2
 800d14e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f023 0307 	bic.w	r3, r3, #7
 800d156:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	4a15      	ldr	r2, [pc, #84]	; (800d1b0 <prvHeapInit+0xb4>)
 800d15c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d15e:	4b14      	ldr	r3, [pc, #80]	; (800d1b0 <prvHeapInit+0xb4>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2200      	movs	r2, #0
 800d164:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d166:	4b12      	ldr	r3, [pc, #72]	; (800d1b0 <prvHeapInit+0xb4>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2200      	movs	r2, #0
 800d16c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	68fa      	ldr	r2, [r7, #12]
 800d176:	1ad2      	subs	r2, r2, r3
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d17c:	4b0c      	ldr	r3, [pc, #48]	; (800d1b0 <prvHeapInit+0xb4>)
 800d17e:	681a      	ldr	r2, [r3, #0]
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	4a0a      	ldr	r2, [pc, #40]	; (800d1b4 <prvHeapInit+0xb8>)
 800d18a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	685b      	ldr	r3, [r3, #4]
 800d190:	4a09      	ldr	r2, [pc, #36]	; (800d1b8 <prvHeapInit+0xbc>)
 800d192:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d194:	4b09      	ldr	r3, [pc, #36]	; (800d1bc <prvHeapInit+0xc0>)
 800d196:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d19a:	601a      	str	r2, [r3, #0]
}
 800d19c:	bf00      	nop
 800d19e:	3714      	adds	r7, #20
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a6:	4770      	bx	lr
 800d1a8:	20004034 	.word	0x20004034
 800d1ac:	2000a344 	.word	0x2000a344
 800d1b0:	2000a34c 	.word	0x2000a34c
 800d1b4:	2000a354 	.word	0x2000a354
 800d1b8:	2000a350 	.word	0x2000a350
 800d1bc:	2000a360 	.word	0x2000a360

0800d1c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b085      	sub	sp, #20
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d1c8:	4b28      	ldr	r3, [pc, #160]	; (800d26c <prvInsertBlockIntoFreeList+0xac>)
 800d1ca:	60fb      	str	r3, [r7, #12]
 800d1cc:	e002      	b.n	800d1d4 <prvInsertBlockIntoFreeList+0x14>
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	60fb      	str	r3, [r7, #12]
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	687a      	ldr	r2, [r7, #4]
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d8f7      	bhi.n	800d1ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	685b      	ldr	r3, [r3, #4]
 800d1e6:	68ba      	ldr	r2, [r7, #8]
 800d1e8:	4413      	add	r3, r2
 800d1ea:	687a      	ldr	r2, [r7, #4]
 800d1ec:	429a      	cmp	r2, r3
 800d1ee:	d108      	bne.n	800d202 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	685a      	ldr	r2, [r3, #4]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	685b      	ldr	r3, [r3, #4]
 800d1f8:	441a      	add	r2, r3
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	685b      	ldr	r3, [r3, #4]
 800d20a:	68ba      	ldr	r2, [r7, #8]
 800d20c:	441a      	add	r2, r3
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	429a      	cmp	r2, r3
 800d214:	d118      	bne.n	800d248 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681a      	ldr	r2, [r3, #0]
 800d21a:	4b15      	ldr	r3, [pc, #84]	; (800d270 <prvInsertBlockIntoFreeList+0xb0>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d00d      	beq.n	800d23e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	685a      	ldr	r2, [r3, #4]
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	441a      	add	r2, r3
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	601a      	str	r2, [r3, #0]
 800d23c:	e008      	b.n	800d250 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d23e:	4b0c      	ldr	r3, [pc, #48]	; (800d270 <prvInsertBlockIntoFreeList+0xb0>)
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	601a      	str	r2, [r3, #0]
 800d246:	e003      	b.n	800d250 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	681a      	ldr	r2, [r3, #0]
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d250:	68fa      	ldr	r2, [r7, #12]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	429a      	cmp	r2, r3
 800d256:	d002      	beq.n	800d25e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	687a      	ldr	r2, [r7, #4]
 800d25c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d25e:	bf00      	nop
 800d260:	3714      	adds	r7, #20
 800d262:	46bd      	mov	sp, r7
 800d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	2000a344 	.word	0x2000a344
 800d270:	2000a34c 	.word	0x2000a34c

0800d274 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800d27e:	683b      	ldr	r3, [r7, #0]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	330c      	adds	r3, #12
 800d284:	461a      	mov	r2, r3
 800d286:	6839      	ldr	r1, [r7, #0]
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f001 fff7 	bl	800f27c <tcpip_send_msg_wait_sem>
 800d28e:	4603      	mov	r3, r0
 800d290:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800d292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d103      	bne.n	800d2a2 <netconn_apimsg+0x2e>
    return apimsg->err;
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d2a0:	e001      	b.n	800d2a6 <netconn_apimsg+0x32>
  }
  return err;
 800d2a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
	...

0800d2b0 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	b08c      	sub	sp, #48	; 0x30
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	603a      	str	r2, [r7, #0]
 800d2ba:	71fb      	strb	r3, [r7, #7]
 800d2bc:	460b      	mov	r3, r1
 800d2be:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800d2c0:	79fb      	ldrb	r3, [r7, #7]
 800d2c2:	6839      	ldr	r1, [r7, #0]
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f000 ff21 	bl	800e10c <netconn_alloc>
 800d2ca:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800d2cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d054      	beq.n	800d37c <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800d2d2:	79bb      	ldrb	r3, [r7, #6]
 800d2d4:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800d2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d8:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800d2da:	f107 0308 	add.w	r3, r7, #8
 800d2de:	4619      	mov	r1, r3
 800d2e0:	4829      	ldr	r0, [pc, #164]	; (800d388 <netconn_new_with_proto_and_callback+0xd8>)
 800d2e2:	f7ff ffc7 	bl	800d274 <netconn_apimsg>
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800d2ec:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d043      	beq.n	800d37c <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800d2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f6:	685b      	ldr	r3, [r3, #4]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d005      	beq.n	800d308 <netconn_new_with_proto_and_callback+0x58>
 800d2fc:	4b23      	ldr	r3, [pc, #140]	; (800d38c <netconn_new_with_proto_and_callback+0xdc>)
 800d2fe:	22a3      	movs	r2, #163	; 0xa3
 800d300:	4923      	ldr	r1, [pc, #140]	; (800d390 <netconn_new_with_proto_and_callback+0xe0>)
 800d302:	4824      	ldr	r0, [pc, #144]	; (800d394 <netconn_new_with_proto_and_callback+0xe4>)
 800d304:	f00d fb16 	bl	801a934 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800d308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d30a:	3310      	adds	r3, #16
 800d30c:	4618      	mov	r0, r3
 800d30e:	f00c ff96 	bl	801a23e <sys_mbox_valid>
 800d312:	4603      	mov	r3, r0
 800d314:	2b00      	cmp	r3, #0
 800d316:	d105      	bne.n	800d324 <netconn_new_with_proto_and_callback+0x74>
 800d318:	4b1c      	ldr	r3, [pc, #112]	; (800d38c <netconn_new_with_proto_and_callback+0xdc>)
 800d31a:	22a4      	movs	r2, #164	; 0xa4
 800d31c:	491e      	ldr	r1, [pc, #120]	; (800d398 <netconn_new_with_proto_and_callback+0xe8>)
 800d31e:	481d      	ldr	r0, [pc, #116]	; (800d394 <netconn_new_with_proto_and_callback+0xe4>)
 800d320:	f00d fb08 	bl	801a934 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800d324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d326:	3314      	adds	r3, #20
 800d328:	4618      	mov	r0, r3
 800d32a:	f00c ff88 	bl	801a23e <sys_mbox_valid>
 800d32e:	4603      	mov	r3, r0
 800d330:	2b00      	cmp	r3, #0
 800d332:	d005      	beq.n	800d340 <netconn_new_with_proto_and_callback+0x90>
 800d334:	4b15      	ldr	r3, [pc, #84]	; (800d38c <netconn_new_with_proto_and_callback+0xdc>)
 800d336:	22a6      	movs	r2, #166	; 0xa6
 800d338:	4918      	ldr	r1, [pc, #96]	; (800d39c <netconn_new_with_proto_and_callback+0xec>)
 800d33a:	4816      	ldr	r0, [pc, #88]	; (800d394 <netconn_new_with_proto_and_callback+0xe4>)
 800d33c:	f00d fafa 	bl	801a934 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800d340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d342:	330c      	adds	r3, #12
 800d344:	4618      	mov	r0, r3
 800d346:	f00d f80b 	bl	801a360 <sys_sem_valid>
 800d34a:	4603      	mov	r3, r0
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d105      	bne.n	800d35c <netconn_new_with_proto_and_callback+0xac>
 800d350:	4b0e      	ldr	r3, [pc, #56]	; (800d38c <netconn_new_with_proto_and_callback+0xdc>)
 800d352:	22a9      	movs	r2, #169	; 0xa9
 800d354:	4912      	ldr	r1, [pc, #72]	; (800d3a0 <netconn_new_with_proto_and_callback+0xf0>)
 800d356:	480f      	ldr	r0, [pc, #60]	; (800d394 <netconn_new_with_proto_and_callback+0xe4>)
 800d358:	f00d faec 	bl	801a934 <iprintf>
      sys_sem_free(&conn->op_completed);
 800d35c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d35e:	330c      	adds	r3, #12
 800d360:	4618      	mov	r0, r3
 800d362:	f00c fff0 	bl	801a346 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800d366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d368:	3310      	adds	r3, #16
 800d36a:	4618      	mov	r0, r3
 800d36c:	f00c fee0 	bl	801a130 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800d370:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d372:	2007      	movs	r0, #7
 800d374:	f002 fcea 	bl	800fd4c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800d378:	2300      	movs	r3, #0
 800d37a:	e000      	b.n	800d37e <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800d37c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3730      	adds	r7, #48	; 0x30
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	0800e0e1 	.word	0x0800e0e1
 800d38c:	0801bbb0 	.word	0x0801bbb0
 800d390:	0801bbe4 	.word	0x0801bbe4
 800d394:	0801bc08 	.word	0x0801bc08
 800d398:	0801bc30 	.word	0x0801bc30
 800d39c:	0801bc48 	.word	0x0801bc48
 800d3a0:	0801bc6c 	.word	0x0801bc6c

0800d3a4 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b08c      	sub	sp, #48	; 0x30
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d101      	bne.n	800d3b6 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	e014      	b.n	800d3e0 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d3ba:	2329      	movs	r3, #41	; 0x29
 800d3bc:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800d3be:	f107 030c 	add.w	r3, r7, #12
 800d3c2:	4619      	mov	r1, r3
 800d3c4:	4808      	ldr	r0, [pc, #32]	; (800d3e8 <netconn_prepare_delete+0x44>)
 800d3c6:	f7ff ff55 	bl	800d274 <netconn_apimsg>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800d3d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d002      	beq.n	800d3de <netconn_prepare_delete+0x3a>
    return err;
 800d3d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d3dc:	e000      	b.n	800d3e0 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800d3de:	2300      	movs	r3, #0
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3730      	adds	r7, #48	; 0x30
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}
 800d3e8:	0800e64d 	.word	0x0800e64d

0800d3ec <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b084      	sub	sp, #16
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d101      	bne.n	800d3fe <netconn_delete+0x12>
    return ERR_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	e00d      	b.n	800d41a <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f7ff ffd0 	bl	800d3a4 <netconn_prepare_delete>
 800d404:	4603      	mov	r3, r0
 800d406:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800d408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d102      	bne.n	800d416 <netconn_delete+0x2a>
    netconn_free(conn);
 800d410:	6878      	ldr	r0, [r7, #4]
 800d412:	f000 fee9 	bl	800e1e8 <netconn_free>
  }
  return err;
 800d416:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
	...

0800d424 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800d424:	b580      	push	{r7, lr}
 800d426:	b08e      	sub	sp, #56	; 0x38
 800d428:	af00      	add	r7, sp, #0
 800d42a:	60f8      	str	r0, [r7, #12]
 800d42c:	60b9      	str	r1, [r7, #8]
 800d42e:	4613      	mov	r3, r2
 800d430:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d109      	bne.n	800d44c <netconn_bind+0x28>
 800d438:	4b11      	ldr	r3, [pc, #68]	; (800d480 <netconn_bind+0x5c>)
 800d43a:	f44f 729c 	mov.w	r2, #312	; 0x138
 800d43e:	4911      	ldr	r1, [pc, #68]	; (800d484 <netconn_bind+0x60>)
 800d440:	4811      	ldr	r0, [pc, #68]	; (800d488 <netconn_bind+0x64>)
 800d442:	f00d fa77 	bl	801a934 <iprintf>
 800d446:	f06f 030f 	mvn.w	r3, #15
 800d44a:	e015      	b.n	800d478 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800d44c:	68bb      	ldr	r3, [r7, #8]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d101      	bne.n	800d456 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800d452:	4b0e      	ldr	r3, [pc, #56]	; (800d48c <netconn_bind+0x68>)
 800d454:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800d45a:	68bb      	ldr	r3, [r7, #8]
 800d45c:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800d45e:	88fb      	ldrh	r3, [r7, #6]
 800d460:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800d462:	f107 0314 	add.w	r3, r7, #20
 800d466:	4619      	mov	r1, r3
 800d468:	4809      	ldr	r0, [pc, #36]	; (800d490 <netconn_bind+0x6c>)
 800d46a:	f7ff ff03 	bl	800d274 <netconn_apimsg>
 800d46e:	4603      	mov	r3, r0
 800d470:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800d474:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3738      	adds	r7, #56	; 0x38
 800d47c:	46bd      	mov	sp, r7
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	0801bbb0 	.word	0x0801bbb0
 800d484:	0801bce8 	.word	0x0801bce8
 800d488:	0801bc08 	.word	0x0801bc08
 800d48c:	0801f1b4 	.word	0x0801f1b4
 800d490:	0800e815 	.word	0x0800e815

0800d494 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b088      	sub	sp, #32
 800d498:	af00      	add	r7, sp, #0
 800d49a:	60f8      	str	r0, [r7, #12]
 800d49c:	60b9      	str	r1, [r7, #8]
 800d49e:	4613      	mov	r3, r2
 800d4a0:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d109      	bne.n	800d4c0 <netconn_recv_data+0x2c>
 800d4ac:	4b58      	ldr	r3, [pc, #352]	; (800d610 <netconn_recv_data+0x17c>)
 800d4ae:	f44f 7212 	mov.w	r2, #584	; 0x248
 800d4b2:	4958      	ldr	r1, [pc, #352]	; (800d614 <netconn_recv_data+0x180>)
 800d4b4:	4858      	ldr	r0, [pc, #352]	; (800d618 <netconn_recv_data+0x184>)
 800d4b6:	f00d fa3d 	bl	801a934 <iprintf>
 800d4ba:	f06f 030f 	mvn.w	r3, #15
 800d4be:	e0a2      	b.n	800d606 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d109      	bne.n	800d4e0 <netconn_recv_data+0x4c>
 800d4cc:	4b50      	ldr	r3, [pc, #320]	; (800d610 <netconn_recv_data+0x17c>)
 800d4ce:	f240 224a 	movw	r2, #586	; 0x24a
 800d4d2:	4952      	ldr	r1, [pc, #328]	; (800d61c <netconn_recv_data+0x188>)
 800d4d4:	4850      	ldr	r0, [pc, #320]	; (800d618 <netconn_recv_data+0x184>)
 800d4d6:	f00d fa2d 	bl	801a934 <iprintf>
 800d4da:	f06f 030f 	mvn.w	r3, #15
 800d4de:	e092      	b.n	800d606 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	3310      	adds	r3, #16
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f00c feaa 	bl	801a23e <sys_mbox_valid>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10e      	bne.n	800d50e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800d4f0:	68f8      	ldr	r0, [r7, #12]
 800d4f2:	f000 fa45 	bl	800d980 <netconn_err>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800d4fa:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d002      	beq.n	800d508 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800d502:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800d506:	e07e      	b.n	800d606 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800d508:	f06f 030a 	mvn.w	r3, #10
 800d50c:	e07b      	b.n	800d606 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	7f1b      	ldrb	r3, [r3, #28]
 800d512:	f003 0302 	and.w	r3, r3, #2
 800d516:	2b00      	cmp	r3, #0
 800d518:	d10f      	bne.n	800d53a <netconn_recv_data+0xa6>
 800d51a:	79fb      	ldrb	r3, [r7, #7]
 800d51c:	f003 0304 	and.w	r3, r3, #4
 800d520:	2b00      	cmp	r3, #0
 800d522:	d10a      	bne.n	800d53a <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	7f1b      	ldrb	r3, [r3, #28]
 800d528:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d104      	bne.n	800d53a <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d023      	beq.n	800d582 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	3310      	adds	r3, #16
 800d53e:	f107 0218 	add.w	r2, r7, #24
 800d542:	4611      	mov	r1, r2
 800d544:	4618      	mov	r0, r3
 800d546:	f00c fe5e 	bl	801a206 <sys_arch_mbox_tryfetch>
 800d54a:	4603      	mov	r3, r0
 800d54c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d550:	d11f      	bne.n	800d592 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f000 fa14 	bl	800d980 <netconn_err>
 800d558:	4603      	mov	r3, r0
 800d55a:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800d55c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d002      	beq.n	800d56a <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800d564:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800d568:	e04d      	b.n	800d606 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	7f1b      	ldrb	r3, [r3, #28]
 800d56e:	f003 0301 	and.w	r3, r3, #1
 800d572:	2b00      	cmp	r3, #0
 800d574:	d002      	beq.n	800d57c <netconn_recv_data+0xe8>
        return ERR_CONN;
 800d576:	f06f 030a 	mvn.w	r3, #10
 800d57a:	e044      	b.n	800d606 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800d57c:	f06f 0306 	mvn.w	r3, #6
 800d580:	e041      	b.n	800d606 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	3310      	adds	r3, #16
 800d586:	f107 0118 	add.w	r1, r7, #24
 800d58a:	2200      	movs	r2, #0
 800d58c:	4618      	mov	r0, r3
 800d58e:	f00c fdfb 	bl	801a188 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d59a:	2b10      	cmp	r3, #16
 800d59c:	d117      	bne.n	800d5ce <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	f107 0217 	add.w	r2, r7, #23
 800d5a4:	4611      	mov	r1, r2
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f000 fa3c 	bl	800da24 <lwip_netconn_is_err_msg>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d009      	beq.n	800d5c6 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800d5b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5b6:	f113 0f0f 	cmn.w	r3, #15
 800d5ba:	d101      	bne.n	800d5c0 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	e022      	b.n	800d606 <netconn_recv_data+0x172>
      }
      return err;
 800d5c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5c4:	e01f      	b.n	800d606 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d5c6:	69bb      	ldr	r3, [r7, #24]
 800d5c8:	891b      	ldrh	r3, [r3, #8]
 800d5ca:	83fb      	strh	r3, [r7, #30]
 800d5cc:	e00d      	b.n	800d5ea <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d106      	bne.n	800d5e2 <netconn_recv_data+0x14e>
 800d5d4:	4b0e      	ldr	r3, [pc, #56]	; (800d610 <netconn_recv_data+0x17c>)
 800d5d6:	f240 2291 	movw	r2, #657	; 0x291
 800d5da:	4911      	ldr	r1, [pc, #68]	; (800d620 <netconn_recv_data+0x18c>)
 800d5dc:	480e      	ldr	r0, [pc, #56]	; (800d618 <netconn_recv_data+0x184>)
 800d5de:	f00d f9a9 	bl	801a934 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	891b      	ldrh	r3, [r3, #8]
 800d5e8:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d005      	beq.n	800d5fe <netconn_recv_data+0x16a>
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5f6:	8bfa      	ldrh	r2, [r7, #30]
 800d5f8:	2101      	movs	r1, #1
 800d5fa:	68f8      	ldr	r0, [r7, #12]
 800d5fc:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d5fe:	69ba      	ldr	r2, [r7, #24]
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d604:	2300      	movs	r3, #0
}
 800d606:	4618      	mov	r0, r3
 800d608:	3720      	adds	r7, #32
 800d60a:	46bd      	mov	sp, r7
 800d60c:	bd80      	pop	{r7, pc}
 800d60e:	bf00      	nop
 800d610:	0801bbb0 	.word	0x0801bbb0
 800d614:	0801bdc8 	.word	0x0801bdc8
 800d618:	0801bc08 	.word	0x0801bc08
 800d61c:	0801bde8 	.word	0x0801bde8
 800d620:	0801be04 	.word	0x0801be04

0800d624 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b084      	sub	sp, #16
 800d628:	af00      	add	r7, sp, #0
 800d62a:	60f8      	str	r0, [r7, #12]
 800d62c:	60b9      	str	r1, [r7, #8]
 800d62e:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d005      	beq.n	800d642 <netconn_tcp_recvd_msg+0x1e>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	781b      	ldrb	r3, [r3, #0]
 800d63a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d63e:	2b10      	cmp	r3, #16
 800d640:	d009      	beq.n	800d656 <netconn_tcp_recvd_msg+0x32>
 800d642:	4b0c      	ldr	r3, [pc, #48]	; (800d674 <netconn_tcp_recvd_msg+0x50>)
 800d644:	f240 22a7 	movw	r2, #679	; 0x2a7
 800d648:	490b      	ldr	r1, [pc, #44]	; (800d678 <netconn_tcp_recvd_msg+0x54>)
 800d64a:	480c      	ldr	r0, [pc, #48]	; (800d67c <netconn_tcp_recvd_msg+0x58>)
 800d64c:	f00d f972 	bl	801a934 <iprintf>
 800d650:	f06f 030f 	mvn.w	r3, #15
 800d654:	e00a      	b.n	800d66c <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	68fa      	ldr	r2, [r7, #12]
 800d65a:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	68ba      	ldr	r2, [r7, #8]
 800d660:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800d662:	6879      	ldr	r1, [r7, #4]
 800d664:	4806      	ldr	r0, [pc, #24]	; (800d680 <netconn_tcp_recvd_msg+0x5c>)
 800d666:	f7ff fe05 	bl	800d274 <netconn_apimsg>
 800d66a:	4603      	mov	r3, r0
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3710      	adds	r7, #16
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	0801bbb0 	.word	0x0801bbb0
 800d678:	0801be10 	.word	0x0801be10
 800d67c:	0801bc08 	.word	0x0801bc08
 800d680:	0800e923 	.word	0x0800e923

0800d684 <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b090      	sub	sp, #64	; 0x40
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	4613      	mov	r3, r2
 800d690:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	3310      	adds	r3, #16
 800d696:	4618      	mov	r0, r3
 800d698:	f00c fdd1 	bl	801a23e <sys_mbox_valid>
 800d69c:	4603      	mov	r3, r0
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d102      	bne.n	800d6a8 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800d6a2:	f06f 030a 	mvn.w	r3, #10
 800d6a6:	e06d      	b.n	800d784 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	7f1b      	ldrb	r3, [r3, #28]
 800d6ac:	b25b      	sxtb	r3, r3
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	da07      	bge.n	800d6c2 <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	7f1b      	ldrb	r3, [r3, #28]
 800d6b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6ba:	b2da      	uxtb	r2, r3
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800d6c0:	e039      	b.n	800d736 <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d6c2:	79fb      	ldrb	r3, [r7, #7]
 800d6c4:	461a      	mov	r2, r3
 800d6c6:	68b9      	ldr	r1, [r7, #8]
 800d6c8:	68f8      	ldr	r0, [r7, #12]
 800d6ca:	f7ff fee3 	bl	800d494 <netconn_recv_data>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800d6d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d002      	beq.n	800d6e2 <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800d6dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d6e0:	e050      	b.n	800d784 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800d6e8:	79fb      	ldrb	r3, [r7, #7]
 800d6ea:	f003 0308 	and.w	r3, r3, #8
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d10e      	bne.n	800d710 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800d6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d002      	beq.n	800d6fe <netconn_recv_data_tcp+0x7a>
 800d6f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6fa:	891b      	ldrh	r3, [r3, #8]
 800d6fc:	e000      	b.n	800d700 <netconn_recv_data_tcp+0x7c>
 800d6fe:	2301      	movs	r3, #1
 800d700:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800d702:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d704:	f107 0214 	add.w	r2, r7, #20
 800d708:	4619      	mov	r1, r3
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f7ff ff8a 	bl	800d624 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800d710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d712:	2b00      	cmp	r3, #0
 800d714:	d134      	bne.n	800d780 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800d716:	79fb      	ldrb	r3, [r7, #7]
 800d718:	f003 0310 	and.w	r3, r3, #16
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d009      	beq.n	800d734 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	7f1b      	ldrb	r3, [r3, #28]
 800d724:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d728:	b2da      	uxtb	r2, r3
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800d72e:	f06f 0306 	mvn.w	r3, #6
 800d732:	e027      	b.n	800d784 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800d734:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d005      	beq.n	800d74a <netconn_recv_data_tcp+0xc6>
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d742:	2200      	movs	r2, #0
 800d744:	2101      	movs	r1, #1
 800d746:	68f8      	ldr	r0, [r7, #12]
 800d748:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d10f      	bne.n	800d772 <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800d752:	68f8      	ldr	r0, [r7, #12]
 800d754:	f000 f914 	bl	800d980 <netconn_err>
 800d758:	4603      	mov	r3, r0
 800d75a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800d75e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d762:	2b00      	cmp	r3, #0
 800d764:	d002      	beq.n	800d76c <netconn_recv_data_tcp+0xe8>
          return err;
 800d766:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d76a:	e00b      	b.n	800d784 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800d76c:	f06f 030d 	mvn.w	r3, #13
 800d770:	e008      	b.n	800d784 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d772:	2101      	movs	r1, #1
 800d774:	68f8      	ldr	r0, [r7, #12]
 800d776:	f000 f8d3 	bl	800d920 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d77a:	f06f 030e 	mvn.w	r3, #14
 800d77e:	e001      	b.n	800d784 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800d780:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800d784:	4618      	mov	r0, r3
 800d786:	3740      	adds	r7, #64	; 0x40
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b086      	sub	sp, #24
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800d796:	2300      	movs	r3, #0
 800d798:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d109      	bne.n	800d7b4 <netconn_recv+0x28>
 800d7a0:	4b32      	ldr	r3, [pc, #200]	; (800d86c <netconn_recv+0xe0>)
 800d7a2:	f240 3263 	movw	r2, #867	; 0x363
 800d7a6:	4932      	ldr	r1, [pc, #200]	; (800d870 <netconn_recv+0xe4>)
 800d7a8:	4832      	ldr	r0, [pc, #200]	; (800d874 <netconn_recv+0xe8>)
 800d7aa:	f00d f8c3 	bl	801a934 <iprintf>
 800d7ae:	f06f 030f 	mvn.w	r3, #15
 800d7b2:	e056      	b.n	800d862 <netconn_recv+0xd6>
  *new_buf = NULL;
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d109      	bne.n	800d7d4 <netconn_recv+0x48>
 800d7c0:	4b2a      	ldr	r3, [pc, #168]	; (800d86c <netconn_recv+0xe0>)
 800d7c2:	f240 3265 	movw	r2, #869	; 0x365
 800d7c6:	492c      	ldr	r1, [pc, #176]	; (800d878 <netconn_recv+0xec>)
 800d7c8:	482a      	ldr	r0, [pc, #168]	; (800d874 <netconn_recv+0xe8>)
 800d7ca:	f00d f8b3 	bl	801a934 <iprintf>
 800d7ce:	f06f 030f 	mvn.w	r3, #15
 800d7d2:	e046      	b.n	800d862 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	781b      	ldrb	r3, [r3, #0]
 800d7d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d7dc:	2b10      	cmp	r3, #16
 800d7de:	d13a      	bne.n	800d856 <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d7e4:	2006      	movs	r0, #6
 800d7e6:	f002 fa5f 	bl	800fca8 <memp_malloc>
 800d7ea:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d102      	bne.n	800d7f8 <netconn_recv+0x6c>
      return ERR_MEM;
 800d7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800d7f6:	e034      	b.n	800d862 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800d7f8:	f107 030c 	add.w	r3, r7, #12
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	4619      	mov	r1, r3
 800d800:	6878      	ldr	r0, [r7, #4]
 800d802:	f7ff ff3f 	bl	800d684 <netconn_recv_data_tcp>
 800d806:	4603      	mov	r3, r0
 800d808:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800d80a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d006      	beq.n	800d820 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800d812:	6979      	ldr	r1, [r7, #20]
 800d814:	2006      	movs	r0, #6
 800d816:	f002 fa99 	bl	800fd4c <memp_free>
      return err;
 800d81a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d81e:	e020      	b.n	800d862 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d106      	bne.n	800d834 <netconn_recv+0xa8>
 800d826:	4b11      	ldr	r3, [pc, #68]	; (800d86c <netconn_recv+0xe0>)
 800d828:	f240 3279 	movw	r2, #889	; 0x379
 800d82c:	4913      	ldr	r1, [pc, #76]	; (800d87c <netconn_recv+0xf0>)
 800d82e:	4811      	ldr	r0, [pc, #68]	; (800d874 <netconn_recv+0xe8>)
 800d830:	f00d f880 	bl	801a934 <iprintf>

    buf->p = p;
 800d834:	68fa      	ldr	r2, [r7, #12]
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d83a:	68fa      	ldr	r2, [r7, #12]
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	2200      	movs	r2, #0
 800d844:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	2200      	movs	r2, #0
 800d84a:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	697a      	ldr	r2, [r7, #20]
 800d850:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800d852:	2300      	movs	r3, #0
 800d854:	e005      	b.n	800d862 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800d856:	2200      	movs	r2, #0
 800d858:	6839      	ldr	r1, [r7, #0]
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f7ff fe1a 	bl	800d494 <netconn_recv_data>
 800d860:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800d862:	4618      	mov	r0, r3
 800d864:	3718      	adds	r7, #24
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}
 800d86a:	bf00      	nop
 800d86c:	0801bbb0 	.word	0x0801bbb0
 800d870:	0801bdc8 	.word	0x0801bdc8
 800d874:	0801bc08 	.word	0x0801bc08
 800d878:	0801bde8 	.word	0x0801bde8
 800d87c:	0801be60 	.word	0x0801be60

0800d880 <netconn_sendto>:
 * @param port the remote port to which to send the data
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_sendto(struct netconn *conn, struct netbuf *buf, const ip_addr_t *addr, u16_t port)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b084      	sub	sp, #16
 800d884:	af00      	add	r7, sp, #0
 800d886:	60f8      	str	r0, [r7, #12]
 800d888:	60b9      	str	r1, [r7, #8]
 800d88a:	607a      	str	r2, [r7, #4]
 800d88c:	807b      	strh	r3, [r7, #2]
  if (buf != NULL) {
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d011      	beq.n	800d8b8 <netconn_sendto+0x38>
    ip_addr_set(&buf->addr, addr);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d002      	beq.n	800d8a0 <netconn_sendto+0x20>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	e000      	b.n	800d8a2 <netconn_sendto+0x22>
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	68ba      	ldr	r2, [r7, #8]
 800d8a4:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	887a      	ldrh	r2, [r7, #2]
 800d8aa:	819a      	strh	r2, [r3, #12]
    return netconn_send(conn, buf);
 800d8ac:	68b9      	ldr	r1, [r7, #8]
 800d8ae:	68f8      	ldr	r0, [r7, #12]
 800d8b0:	f000 f808 	bl	800d8c4 <netconn_send>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	e001      	b.n	800d8bc <netconn_sendto+0x3c>
  }
  return ERR_VAL;
 800d8b8:	f06f 0305 	mvn.w	r3, #5
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3710      	adds	r7, #16
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b08c      	sub	sp, #48	; 0x30
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d109      	bne.n	800d8e8 <netconn_send+0x24>
 800d8d4:	4b0e      	ldr	r3, [pc, #56]	; (800d910 <netconn_send+0x4c>)
 800d8d6:	f240 32b2 	movw	r2, #946	; 0x3b2
 800d8da:	490e      	ldr	r1, [pc, #56]	; (800d914 <netconn_send+0x50>)
 800d8dc:	480e      	ldr	r0, [pc, #56]	; (800d918 <netconn_send+0x54>)
 800d8de:	f00d f829 	bl	801a934 <iprintf>
 800d8e2:	f06f 030f 	mvn.w	r3, #15
 800d8e6:	e00e      	b.n	800d906 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800d8f0:	f107 030c 	add.w	r3, r7, #12
 800d8f4:	4619      	mov	r1, r3
 800d8f6:	4809      	ldr	r0, [pc, #36]	; (800d91c <netconn_send+0x58>)
 800d8f8:	f7ff fcbc 	bl	800d274 <netconn_apimsg>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d902:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d906:	4618      	mov	r0, r3
 800d908:	3730      	adds	r7, #48	; 0x30
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}
 800d90e:	bf00      	nop
 800d910:	0801bbb0 	.word	0x0801bbb0
 800d914:	0801be6c 	.word	0x0801be6c
 800d918:	0801bc08 	.word	0x0801bc08
 800d91c:	0800e889 	.word	0x0800e889

0800d920 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b08c      	sub	sp, #48	; 0x30
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
 800d928:	460b      	mov	r3, r1
 800d92a:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d109      	bne.n	800d946 <netconn_close_shutdown+0x26>
 800d932:	4b0f      	ldr	r3, [pc, #60]	; (800d970 <netconn_close_shutdown+0x50>)
 800d934:	f240 4247 	movw	r2, #1095	; 0x447
 800d938:	490e      	ldr	r1, [pc, #56]	; (800d974 <netconn_close_shutdown+0x54>)
 800d93a:	480f      	ldr	r0, [pc, #60]	; (800d978 <netconn_close_shutdown+0x58>)
 800d93c:	f00c fffa 	bl	801a934 <iprintf>
 800d940:	f06f 030f 	mvn.w	r3, #15
 800d944:	e010      	b.n	800d968 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d94a:	78fb      	ldrb	r3, [r7, #3]
 800d94c:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d94e:	2329      	movs	r3, #41	; 0x29
 800d950:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d952:	f107 030c 	add.w	r3, r7, #12
 800d956:	4619      	mov	r1, r3
 800d958:	4808      	ldr	r0, [pc, #32]	; (800d97c <netconn_close_shutdown+0x5c>)
 800d95a:	f7ff fc8b 	bl	800d274 <netconn_apimsg>
 800d95e:	4603      	mov	r3, r0
 800d960:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d964:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d968:	4618      	mov	r0, r3
 800d96a:	3730      	adds	r7, #48	; 0x30
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}
 800d970:	0801bbb0 	.word	0x0801bbb0
 800d974:	0801beec 	.word	0x0801beec
 800d978:	0801bc08 	.word	0x0801bc08
 800d97c:	0800ed25 	.word	0x0800ed25

0800d980 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800d980:	b580      	push	{r7, lr}
 800d982:	b084      	sub	sp, #16
 800d984:	af00      	add	r7, sp, #0
 800d986:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d101      	bne.n	800d992 <netconn_err+0x12>
    return ERR_OK;
 800d98e:	2300      	movs	r3, #0
 800d990:	e00d      	b.n	800d9ae <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800d992:	f00c fd6f 	bl	801a474 <sys_arch_protect>
 800d996:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	7a1b      	ldrb	r3, [r3, #8]
 800d99c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800d9a4:	68f8      	ldr	r0, [r7, #12]
 800d9a6:	f00c fd73 	bl	801a490 <sys_arch_unprotect>
  return err;
 800d9aa:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3710      	adds	r7, #16
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}
	...

0800d9b8 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b082      	sub	sp, #8
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	4603      	mov	r3, r0
 800d9c0:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800d9c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9c6:	f113 0f0d 	cmn.w	r3, #13
 800d9ca:	d009      	beq.n	800d9e0 <lwip_netconn_err_to_msg+0x28>
 800d9cc:	f113 0f0d 	cmn.w	r3, #13
 800d9d0:	dc0c      	bgt.n	800d9ec <lwip_netconn_err_to_msg+0x34>
 800d9d2:	f113 0f0f 	cmn.w	r3, #15
 800d9d6:	d007      	beq.n	800d9e8 <lwip_netconn_err_to_msg+0x30>
 800d9d8:	f113 0f0e 	cmn.w	r3, #14
 800d9dc:	d002      	beq.n	800d9e4 <lwip_netconn_err_to_msg+0x2c>
 800d9de:	e005      	b.n	800d9ec <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800d9e0:	4b0a      	ldr	r3, [pc, #40]	; (800da0c <lwip_netconn_err_to_msg+0x54>)
 800d9e2:	e00e      	b.n	800da02 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800d9e4:	4b0a      	ldr	r3, [pc, #40]	; (800da10 <lwip_netconn_err_to_msg+0x58>)
 800d9e6:	e00c      	b.n	800da02 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800d9e8:	4b0a      	ldr	r3, [pc, #40]	; (800da14 <lwip_netconn_err_to_msg+0x5c>)
 800d9ea:	e00a      	b.n	800da02 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800d9ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d005      	beq.n	800da00 <lwip_netconn_err_to_msg+0x48>
 800d9f4:	4b08      	ldr	r3, [pc, #32]	; (800da18 <lwip_netconn_err_to_msg+0x60>)
 800d9f6:	227d      	movs	r2, #125	; 0x7d
 800d9f8:	4908      	ldr	r1, [pc, #32]	; (800da1c <lwip_netconn_err_to_msg+0x64>)
 800d9fa:	4809      	ldr	r0, [pc, #36]	; (800da20 <lwip_netconn_err_to_msg+0x68>)
 800d9fc:	f00c ff9a 	bl	801a934 <iprintf>
      return NULL;
 800da00:	2300      	movs	r3, #0
  }
}
 800da02:	4618      	mov	r0, r3
 800da04:	3708      	adds	r7, #8
 800da06:	46bd      	mov	sp, r7
 800da08:	bd80      	pop	{r7, pc}
 800da0a:	bf00      	nop
 800da0c:	0801f0a0 	.word	0x0801f0a0
 800da10:	0801f0a1 	.word	0x0801f0a1
 800da14:	0801f0a2 	.word	0x0801f0a2
 800da18:	0801bf08 	.word	0x0801bf08
 800da1c:	0801bf3c 	.word	0x0801bf3c
 800da20:	0801bf4c 	.word	0x0801bf4c

0800da24 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d105      	bne.n	800da40 <lwip_netconn_is_err_msg+0x1c>
 800da34:	4b12      	ldr	r3, [pc, #72]	; (800da80 <lwip_netconn_is_err_msg+0x5c>)
 800da36:	2285      	movs	r2, #133	; 0x85
 800da38:	4912      	ldr	r1, [pc, #72]	; (800da84 <lwip_netconn_is_err_msg+0x60>)
 800da3a:	4813      	ldr	r0, [pc, #76]	; (800da88 <lwip_netconn_is_err_msg+0x64>)
 800da3c:	f00c ff7a 	bl	801a934 <iprintf>

  if (msg == &netconn_aborted) {
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	4a12      	ldr	r2, [pc, #72]	; (800da8c <lwip_netconn_is_err_msg+0x68>)
 800da44:	4293      	cmp	r3, r2
 800da46:	d104      	bne.n	800da52 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	22f3      	movs	r2, #243	; 0xf3
 800da4c:	701a      	strb	r2, [r3, #0]
    return 1;
 800da4e:	2301      	movs	r3, #1
 800da50:	e012      	b.n	800da78 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	4a0e      	ldr	r2, [pc, #56]	; (800da90 <lwip_netconn_is_err_msg+0x6c>)
 800da56:	4293      	cmp	r3, r2
 800da58:	d104      	bne.n	800da64 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	22f2      	movs	r2, #242	; 0xf2
 800da5e:	701a      	strb	r2, [r3, #0]
    return 1;
 800da60:	2301      	movs	r3, #1
 800da62:	e009      	b.n	800da78 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	4a0b      	ldr	r2, [pc, #44]	; (800da94 <lwip_netconn_is_err_msg+0x70>)
 800da68:	4293      	cmp	r3, r2
 800da6a:	d104      	bne.n	800da76 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	22f1      	movs	r2, #241	; 0xf1
 800da70:	701a      	strb	r2, [r3, #0]
    return 1;
 800da72:	2301      	movs	r3, #1
 800da74:	e000      	b.n	800da78 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800da76:	2300      	movs	r3, #0
}
 800da78:	4618      	mov	r0, r3
 800da7a:	3708      	adds	r7, #8
 800da7c:	46bd      	mov	sp, r7
 800da7e:	bd80      	pop	{r7, pc}
 800da80:	0801bf08 	.word	0x0801bf08
 800da84:	0801bf74 	.word	0x0801bf74
 800da88:	0801bf4c 	.word	0x0801bf4c
 800da8c:	0801f0a0 	.word	0x0801f0a0
 800da90:	0801f0a1 	.word	0x0801f0a1
 800da94:	0801f0a2 	.word	0x0801f0a2

0800da98 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b088      	sub	sp, #32
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	607a      	str	r2, [r7, #4]
 800daa4:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d105      	bne.n	800dab8 <recv_udp+0x20>
 800daac:	4b34      	ldr	r3, [pc, #208]	; (800db80 <recv_udp+0xe8>)
 800daae:	22e5      	movs	r2, #229	; 0xe5
 800dab0:	4934      	ldr	r1, [pc, #208]	; (800db84 <recv_udp+0xec>)
 800dab2:	4835      	ldr	r0, [pc, #212]	; (800db88 <recv_udp+0xf0>)
 800dab4:	f00c ff3e 	bl	801a934 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d105      	bne.n	800daca <recv_udp+0x32>
 800dabe:	4b30      	ldr	r3, [pc, #192]	; (800db80 <recv_udp+0xe8>)
 800dac0:	22e6      	movs	r2, #230	; 0xe6
 800dac2:	4932      	ldr	r1, [pc, #200]	; (800db8c <recv_udp+0xf4>)
 800dac4:	4830      	ldr	r0, [pc, #192]	; (800db88 <recv_udp+0xf0>)
 800dac6:	f00c ff35 	bl	801a934 <iprintf>
  conn = (struct netconn *)arg;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800dace:	69fb      	ldr	r3, [r7, #28]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d103      	bne.n	800dadc <recv_udp+0x44>
    pbuf_free(p);
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f002 ff79 	bl	80109cc <pbuf_free>
    return;
 800dada:	e04d      	b.n	800db78 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800dadc:	69fb      	ldr	r3, [r7, #28]
 800dade:	685b      	ldr	r3, [r3, #4]
 800dae0:	68ba      	ldr	r2, [r7, #8]
 800dae2:	429a      	cmp	r2, r3
 800dae4:	d005      	beq.n	800daf2 <recv_udp+0x5a>
 800dae6:	4b26      	ldr	r3, [pc, #152]	; (800db80 <recv_udp+0xe8>)
 800dae8:	22ee      	movs	r2, #238	; 0xee
 800daea:	4929      	ldr	r1, [pc, #164]	; (800db90 <recv_udp+0xf8>)
 800daec:	4826      	ldr	r0, [pc, #152]	; (800db88 <recv_udp+0xf0>)
 800daee:	f00c ff21 	bl	801a934 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800daf2:	69fb      	ldr	r3, [r7, #28]
 800daf4:	3310      	adds	r3, #16
 800daf6:	4618      	mov	r0, r3
 800daf8:	f00c fba1 	bl	801a23e <sys_mbox_valid>
 800dafc:	4603      	mov	r3, r0
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d103      	bne.n	800db0a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f002 ff62 	bl	80109cc <pbuf_free>
    return;
 800db08:	e036      	b.n	800db78 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800db0a:	2006      	movs	r0, #6
 800db0c:	f002 f8cc 	bl	800fca8 <memp_malloc>
 800db10:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800db12:	69bb      	ldr	r3, [r7, #24]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d103      	bne.n	800db20 <recv_udp+0x88>
    pbuf_free(p);
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f002 ff57 	bl	80109cc <pbuf_free>
    return;
 800db1e:	e02b      	b.n	800db78 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	687a      	ldr	r2, [r7, #4]
 800db24:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800db26:	69bb      	ldr	r3, [r7, #24]
 800db28:	687a      	ldr	r2, [r7, #4]
 800db2a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d002      	beq.n	800db38 <recv_udp+0xa0>
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	e000      	b.n	800db3a <recv_udp+0xa2>
 800db38:	2300      	movs	r3, #0
 800db3a:	69ba      	ldr	r2, [r7, #24]
 800db3c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800db3e:	69bb      	ldr	r3, [r7, #24]
 800db40:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800db42:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	891b      	ldrh	r3, [r3, #8]
 800db48:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	3310      	adds	r3, #16
 800db4e:	69b9      	ldr	r1, [r7, #24]
 800db50:	4618      	mov	r0, r3
 800db52:	f00c faff 	bl	801a154 <sys_mbox_trypost>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d003      	beq.n	800db64 <recv_udp+0xcc>
    netbuf_delete(buf);
 800db5c:	69b8      	ldr	r0, [r7, #24]
 800db5e:	f001 f981 	bl	800ee64 <netbuf_delete>
    return;
 800db62:	e009      	b.n	800db78 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800db64:	69fb      	ldr	r3, [r7, #28]
 800db66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d005      	beq.n	800db78 <recv_udp+0xe0>
 800db6c:	69fb      	ldr	r3, [r7, #28]
 800db6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db70:	8afa      	ldrh	r2, [r7, #22]
 800db72:	2100      	movs	r1, #0
 800db74:	69f8      	ldr	r0, [r7, #28]
 800db76:	4798      	blx	r3
  }
}
 800db78:	3720      	adds	r7, #32
 800db7a:	46bd      	mov	sp, r7
 800db7c:	bd80      	pop	{r7, pc}
 800db7e:	bf00      	nop
 800db80:	0801bf08 	.word	0x0801bf08
 800db84:	0801bf80 	.word	0x0801bf80
 800db88:	0801bf4c 	.word	0x0801bf4c
 800db8c:	0801bfa4 	.word	0x0801bfa4
 800db90:	0801bfc4 	.word	0x0801bfc4

0800db94 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b088      	sub	sp, #32
 800db98:	af00      	add	r7, sp, #0
 800db9a:	60f8      	str	r0, [r7, #12]
 800db9c:	60b9      	str	r1, [r7, #8]
 800db9e:	607a      	str	r2, [r7, #4]
 800dba0:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d106      	bne.n	800dbb6 <recv_tcp+0x22>
 800dba8:	4b36      	ldr	r3, [pc, #216]	; (800dc84 <recv_tcp+0xf0>)
 800dbaa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800dbae:	4936      	ldr	r1, [pc, #216]	; (800dc88 <recv_tcp+0xf4>)
 800dbb0:	4836      	ldr	r0, [pc, #216]	; (800dc8c <recv_tcp+0xf8>)
 800dbb2:	f00c febf 	bl	801a934 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d106      	bne.n	800dbca <recv_tcp+0x36>
 800dbbc:	4b31      	ldr	r3, [pc, #196]	; (800dc84 <recv_tcp+0xf0>)
 800dbbe:	f240 122d 	movw	r2, #301	; 0x12d
 800dbc2:	4933      	ldr	r1, [pc, #204]	; (800dc90 <recv_tcp+0xfc>)
 800dbc4:	4831      	ldr	r0, [pc, #196]	; (800dc8c <recv_tcp+0xf8>)
 800dbc6:	f00c feb5 	bl	801a934 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800dbca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d006      	beq.n	800dbe0 <recv_tcp+0x4c>
 800dbd2:	4b2c      	ldr	r3, [pc, #176]	; (800dc84 <recv_tcp+0xf0>)
 800dbd4:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800dbd8:	492e      	ldr	r1, [pc, #184]	; (800dc94 <recv_tcp+0x100>)
 800dbda:	482c      	ldr	r0, [pc, #176]	; (800dc8c <recv_tcp+0xf8>)
 800dbdc:	f00c feaa 	bl	801a934 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d102      	bne.n	800dbf0 <recv_tcp+0x5c>
    return ERR_VAL;
 800dbea:	f06f 0305 	mvn.w	r3, #5
 800dbee:	e045      	b.n	800dc7c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	685b      	ldr	r3, [r3, #4]
 800dbf4:	68ba      	ldr	r2, [r7, #8]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d006      	beq.n	800dc08 <recv_tcp+0x74>
 800dbfa:	4b22      	ldr	r3, [pc, #136]	; (800dc84 <recv_tcp+0xf0>)
 800dbfc:	f240 1235 	movw	r2, #309	; 0x135
 800dc00:	4925      	ldr	r1, [pc, #148]	; (800dc98 <recv_tcp+0x104>)
 800dc02:	4822      	ldr	r0, [pc, #136]	; (800dc8c <recv_tcp+0xf8>)
 800dc04:	f00c fe96 	bl	801a934 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	3310      	adds	r3, #16
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f00c fb16 	bl	801a23e <sys_mbox_valid>
 800dc12:	4603      	mov	r3, r0
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d10d      	bne.n	800dc34 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d008      	beq.n	800dc30 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	891b      	ldrh	r3, [r3, #8]
 800dc22:	4619      	mov	r1, r3
 800dc24:	68b8      	ldr	r0, [r7, #8]
 800dc26:	f003 fdcf 	bl	80117c8 <tcp_recved>
      pbuf_free(p);
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	f002 fece 	bl	80109cc <pbuf_free>
    }
    return ERR_OK;
 800dc30:	2300      	movs	r3, #0
 800dc32:	e023      	b.n	800dc7c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d005      	beq.n	800dc46 <recv_tcp+0xb2>
    msg = p;
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	891b      	ldrh	r3, [r3, #8]
 800dc42:	83fb      	strh	r3, [r7, #30]
 800dc44:	e003      	b.n	800dc4e <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800dc46:	4b15      	ldr	r3, [pc, #84]	; (800dc9c <recv_tcp+0x108>)
 800dc48:	61bb      	str	r3, [r7, #24]
    len = 0;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	3310      	adds	r3, #16
 800dc52:	69b9      	ldr	r1, [r7, #24]
 800dc54:	4618      	mov	r0, r3
 800dc56:	f00c fa7d 	bl	801a154 <sys_mbox_trypost>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d002      	beq.n	800dc66 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800dc60:	f04f 33ff 	mov.w	r3, #4294967295
 800dc64:	e00a      	b.n	800dc7c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800dc66:	697b      	ldr	r3, [r7, #20]
 800dc68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d005      	beq.n	800dc7a <recv_tcp+0xe6>
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc72:	8bfa      	ldrh	r2, [r7, #30]
 800dc74:	2100      	movs	r1, #0
 800dc76:	6978      	ldr	r0, [r7, #20]
 800dc78:	4798      	blx	r3
  }

  return ERR_OK;
 800dc7a:	2300      	movs	r3, #0
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3720      	adds	r7, #32
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}
 800dc84:	0801bf08 	.word	0x0801bf08
 800dc88:	0801bfe4 	.word	0x0801bfe4
 800dc8c:	0801bf4c 	.word	0x0801bf4c
 800dc90:	0801c008 	.word	0x0801c008
 800dc94:	0801c028 	.word	0x0801c028
 800dc98:	0801c040 	.word	0x0801c040
 800dc9c:	0801f0a2 	.word	0x0801f0a2

0800dca0 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b084      	sub	sp, #16
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
 800dca8:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d106      	bne.n	800dcc2 <poll_tcp+0x22>
 800dcb4:	4b29      	ldr	r3, [pc, #164]	; (800dd5c <poll_tcp+0xbc>)
 800dcb6:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800dcba:	4929      	ldr	r1, [pc, #164]	; (800dd60 <poll_tcp+0xc0>)
 800dcbc:	4829      	ldr	r0, [pc, #164]	; (800dd64 <poll_tcp+0xc4>)
 800dcbe:	f00c fe39 	bl	801a934 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	785b      	ldrb	r3, [r3, #1]
 800dcc6:	2b01      	cmp	r3, #1
 800dcc8:	d104      	bne.n	800dcd4 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800dcca:	2101      	movs	r1, #1
 800dccc:	68f8      	ldr	r0, [r7, #12]
 800dcce:	f000 fe5d 	bl	800e98c <lwip_netconn_do_writemore>
 800dcd2:	e016      	b.n	800dd02 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	785b      	ldrb	r3, [r3, #1]
 800dcd8:	2b04      	cmp	r3, #4
 800dcda:	d112      	bne.n	800dd02 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	6a1b      	ldr	r3, [r3, #32]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d00a      	beq.n	800dcfa <poll_tcp+0x5a>
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	6a1b      	ldr	r3, [r3, #32]
 800dce8:	7a5b      	ldrb	r3, [r3, #9]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d005      	beq.n	800dcfa <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6a1b      	ldr	r3, [r3, #32]
 800dcf2:	7a5a      	ldrb	r2, [r3, #9]
 800dcf4:	3a01      	subs	r2, #1
 800dcf6:	b2d2      	uxtb	r2, r2
 800dcf8:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800dcfa:	2101      	movs	r1, #1
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f000 fb3b 	bl	800e378 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	7f1b      	ldrb	r3, [r3, #28]
 800dd06:	f003 0310 	and.w	r3, r3, #16
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d021      	beq.n	800dd52 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	685b      	ldr	r3, [r3, #4]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d01d      	beq.n	800dd52 <poll_tcp+0xb2>
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800dd1e:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800dd22:	d316      	bcc.n	800dd52 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	685b      	ldr	r3, [r3, #4]
 800dd28:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800dd2c:	2b04      	cmp	r3, #4
 800dd2e:	d810      	bhi.n	800dd52 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	7f1b      	ldrb	r3, [r3, #28]
 800dd34:	f023 0310 	bic.w	r3, r3, #16
 800dd38:	b2da      	uxtb	r2, r3
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d005      	beq.n	800dd52 <poll_tcp+0xb2>
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	2102      	movs	r1, #2
 800dd4e:	68f8      	ldr	r0, [r7, #12]
 800dd50:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800dd52:	2300      	movs	r3, #0
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	3710      	adds	r7, #16
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}
 800dd5c:	0801bf08 	.word	0x0801bf08
 800dd60:	0801c060 	.word	0x0801c060
 800dd64:	0801bf4c 	.word	0x0801bf4c

0800dd68 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b086      	sub	sp, #24
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	60f8      	str	r0, [r7, #12]
 800dd70:	60b9      	str	r1, [r7, #8]
 800dd72:	4613      	mov	r3, r2
 800dd74:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d106      	bne.n	800dd8e <sent_tcp+0x26>
 800dd80:	4b20      	ldr	r3, [pc, #128]	; (800de04 <sent_tcp+0x9c>)
 800dd82:	f240 1293 	movw	r2, #403	; 0x193
 800dd86:	4920      	ldr	r1, [pc, #128]	; (800de08 <sent_tcp+0xa0>)
 800dd88:	4820      	ldr	r0, [pc, #128]	; (800de0c <sent_tcp+0xa4>)
 800dd8a:	f00c fdd3 	bl	801a934 <iprintf>

  if (conn) {
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d032      	beq.n	800ddfa <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	785b      	ldrb	r3, [r3, #1]
 800dd98:	2b01      	cmp	r3, #1
 800dd9a:	d104      	bne.n	800dda6 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800dd9c:	2101      	movs	r1, #1
 800dd9e:	6978      	ldr	r0, [r7, #20]
 800dda0:	f000 fdf4 	bl	800e98c <lwip_netconn_do_writemore>
 800dda4:	e007      	b.n	800ddb6 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	785b      	ldrb	r3, [r3, #1]
 800ddaa:	2b04      	cmp	r3, #4
 800ddac:	d103      	bne.n	800ddb6 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800ddae:	2101      	movs	r1, #1
 800ddb0:	6978      	ldr	r0, [r7, #20]
 800ddb2:	f000 fae1 	bl	800e378 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	685b      	ldr	r3, [r3, #4]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d01d      	beq.n	800ddfa <sent_tcp+0x92>
 800ddbe:	697b      	ldr	r3, [r7, #20]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800ddc6:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800ddca:	d316      	bcc.n	800ddfa <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800ddcc:	697b      	ldr	r3, [r7, #20]
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ddd4:	2b04      	cmp	r3, #4
 800ddd6:	d810      	bhi.n	800ddfa <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800ddd8:	697b      	ldr	r3, [r7, #20]
 800ddda:	7f1b      	ldrb	r3, [r3, #28]
 800dddc:	f023 0310 	bic.w	r3, r3, #16
 800dde0:	b2da      	uxtb	r2, r3
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d005      	beq.n	800ddfa <sent_tcp+0x92>
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddf2:	88fa      	ldrh	r2, [r7, #6]
 800ddf4:	2102      	movs	r1, #2
 800ddf6:	6978      	ldr	r0, [r7, #20]
 800ddf8:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800ddfa:	2300      	movs	r3, #0
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	3718      	adds	r7, #24
 800de00:	46bd      	mov	sp, r7
 800de02:	bd80      	pop	{r7, pc}
 800de04:	0801bf08 	.word	0x0801bf08
 800de08:	0801c060 	.word	0x0801c060
 800de0c:	0801bf4c 	.word	0x0801bf4c

0800de10 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b088      	sub	sp, #32
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
 800de18:	460b      	mov	r3, r1
 800de1a:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800de20:	69fb      	ldr	r3, [r7, #28]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d106      	bne.n	800de34 <err_tcp+0x24>
 800de26:	4b5f      	ldr	r3, [pc, #380]	; (800dfa4 <err_tcp+0x194>)
 800de28:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800de2c:	495e      	ldr	r1, [pc, #376]	; (800dfa8 <err_tcp+0x198>)
 800de2e:	485f      	ldr	r0, [pc, #380]	; (800dfac <err_tcp+0x19c>)
 800de30:	f00c fd80 	bl	801a934 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800de34:	f00c fb1e 	bl	801a474 <sys_arch_protect>
 800de38:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800de3a:	69fb      	ldr	r3, [r7, #28]
 800de3c:	2200      	movs	r2, #0
 800de3e:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800de40:	69fb      	ldr	r3, [r7, #28]
 800de42:	78fa      	ldrb	r2, [r7, #3]
 800de44:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800de46:	69fb      	ldr	r3, [r7, #28]
 800de48:	7f1b      	ldrb	r3, [r3, #28]
 800de4a:	f043 0301 	orr.w	r3, r3, #1
 800de4e:	b2da      	uxtb	r2, r3
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800de54:	69fb      	ldr	r3, [r7, #28]
 800de56:	785b      	ldrb	r3, [r3, #1]
 800de58:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800de5a:	69fb      	ldr	r3, [r7, #28]
 800de5c:	2200      	movs	r2, #0
 800de5e:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800de60:	69b8      	ldr	r0, [r7, #24]
 800de62:	f00c fb15 	bl	801a490 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800de66:	69fb      	ldr	r3, [r7, #28]
 800de68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d005      	beq.n	800de7a <err_tcp+0x6a>
 800de6e:	69fb      	ldr	r3, [r7, #28]
 800de70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de72:	2200      	movs	r2, #0
 800de74:	2104      	movs	r1, #4
 800de76:	69f8      	ldr	r0, [r7, #28]
 800de78:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800de7a:	69fb      	ldr	r3, [r7, #28]
 800de7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d005      	beq.n	800de8e <err_tcp+0x7e>
 800de82:	69fb      	ldr	r3, [r7, #28]
 800de84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de86:	2200      	movs	r2, #0
 800de88:	2100      	movs	r1, #0
 800de8a:	69f8      	ldr	r0, [r7, #28]
 800de8c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800de8e:	69fb      	ldr	r3, [r7, #28]
 800de90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de92:	2b00      	cmp	r3, #0
 800de94:	d005      	beq.n	800dea2 <err_tcp+0x92>
 800de96:	69fb      	ldr	r3, [r7, #28]
 800de98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de9a:	2200      	movs	r2, #0
 800de9c:	2102      	movs	r1, #2
 800de9e:	69f8      	ldr	r0, [r7, #28]
 800dea0:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800dea2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7ff fd86 	bl	800d9b8 <lwip_netconn_err_to_msg>
 800deac:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800deae:	69fb      	ldr	r3, [r7, #28]
 800deb0:	3310      	adds	r3, #16
 800deb2:	4618      	mov	r0, r3
 800deb4:	f00c f9c3 	bl	801a23e <sys_mbox_valid>
 800deb8:	4603      	mov	r3, r0
 800deba:	2b00      	cmp	r3, #0
 800debc:	d005      	beq.n	800deca <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800debe:	69fb      	ldr	r3, [r7, #28]
 800dec0:	3310      	adds	r3, #16
 800dec2:	6939      	ldr	r1, [r7, #16]
 800dec4:	4618      	mov	r0, r3
 800dec6:	f00c f945 	bl	801a154 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800deca:	69fb      	ldr	r3, [r7, #28]
 800decc:	3314      	adds	r3, #20
 800dece:	4618      	mov	r0, r3
 800ded0:	f00c f9b5 	bl	801a23e <sys_mbox_valid>
 800ded4:	4603      	mov	r3, r0
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d005      	beq.n	800dee6 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800deda:	69fb      	ldr	r3, [r7, #28]
 800dedc:	3314      	adds	r3, #20
 800dede:	6939      	ldr	r1, [r7, #16]
 800dee0:	4618      	mov	r0, r3
 800dee2:	f00c f937 	bl	801a154 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800dee6:	7dfb      	ldrb	r3, [r7, #23]
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d005      	beq.n	800def8 <err_tcp+0xe8>
 800deec:	7dfb      	ldrb	r3, [r7, #23]
 800deee:	2b04      	cmp	r3, #4
 800def0:	d002      	beq.n	800def8 <err_tcp+0xe8>
 800def2:	7dfb      	ldrb	r3, [r7, #23]
 800def4:	2b03      	cmp	r3, #3
 800def6:	d143      	bne.n	800df80 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800def8:	69fb      	ldr	r3, [r7, #28]
 800defa:	7f1b      	ldrb	r3, [r3, #28]
 800defc:	f003 0304 	and.w	r3, r3, #4
 800df00:	2b00      	cmp	r3, #0
 800df02:	bf14      	ite	ne
 800df04:	2301      	movne	r3, #1
 800df06:	2300      	moveq	r3, #0
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800df0c:	69fb      	ldr	r3, [r7, #28]
 800df0e:	7f1b      	ldrb	r3, [r3, #28]
 800df10:	f023 0304 	bic.w	r3, r3, #4
 800df14:	b2da      	uxtb	r2, r3
 800df16:	69fb      	ldr	r3, [r7, #28]
 800df18:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d13b      	bne.n	800df98 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800df20:	69fb      	ldr	r3, [r7, #28]
 800df22:	6a1b      	ldr	r3, [r3, #32]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d106      	bne.n	800df36 <err_tcp+0x126>
 800df28:	4b1e      	ldr	r3, [pc, #120]	; (800dfa4 <err_tcp+0x194>)
 800df2a:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800df2e:	4920      	ldr	r1, [pc, #128]	; (800dfb0 <err_tcp+0x1a0>)
 800df30:	481e      	ldr	r0, [pc, #120]	; (800dfac <err_tcp+0x19c>)
 800df32:	f00c fcff 	bl	801a934 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800df36:	7dfb      	ldrb	r3, [r7, #23]
 800df38:	2b04      	cmp	r3, #4
 800df3a:	d104      	bne.n	800df46 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800df3c:	69fb      	ldr	r3, [r7, #28]
 800df3e:	6a1b      	ldr	r3, [r3, #32]
 800df40:	2200      	movs	r2, #0
 800df42:	711a      	strb	r2, [r3, #4]
 800df44:	e003      	b.n	800df4e <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800df46:	69fb      	ldr	r3, [r7, #28]
 800df48:	6a1b      	ldr	r3, [r3, #32]
 800df4a:	78fa      	ldrb	r2, [r7, #3]
 800df4c:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800df4e:	69fb      	ldr	r3, [r7, #28]
 800df50:	6a1b      	ldr	r3, [r3, #32]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	330c      	adds	r3, #12
 800df56:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800df58:	68b8      	ldr	r0, [r7, #8]
 800df5a:	f00c fa01 	bl	801a360 <sys_sem_valid>
 800df5e:	4603      	mov	r3, r0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d106      	bne.n	800df72 <err_tcp+0x162>
 800df64:	4b0f      	ldr	r3, [pc, #60]	; (800dfa4 <err_tcp+0x194>)
 800df66:	f240 12ef 	movw	r2, #495	; 0x1ef
 800df6a:	4912      	ldr	r1, [pc, #72]	; (800dfb4 <err_tcp+0x1a4>)
 800df6c:	480f      	ldr	r0, [pc, #60]	; (800dfac <err_tcp+0x19c>)
 800df6e:	f00c fce1 	bl	801a934 <iprintf>
      conn->current_msg = NULL;
 800df72:	69fb      	ldr	r3, [r7, #28]
 800df74:	2200      	movs	r2, #0
 800df76:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800df78:	68b8      	ldr	r0, [r7, #8]
 800df7a:	f00c f9d7 	bl	801a32c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800df7e:	e00b      	b.n	800df98 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800df80:	69fb      	ldr	r3, [r7, #28]
 800df82:	6a1b      	ldr	r3, [r3, #32]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d008      	beq.n	800df9a <err_tcp+0x18a>
 800df88:	4b06      	ldr	r3, [pc, #24]	; (800dfa4 <err_tcp+0x194>)
 800df8a:	f240 12f7 	movw	r2, #503	; 0x1f7
 800df8e:	490a      	ldr	r1, [pc, #40]	; (800dfb8 <err_tcp+0x1a8>)
 800df90:	4806      	ldr	r0, [pc, #24]	; (800dfac <err_tcp+0x19c>)
 800df92:	f00c fccf 	bl	801a934 <iprintf>
  }
}
 800df96:	e000      	b.n	800df9a <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800df98:	bf00      	nop
}
 800df9a:	bf00      	nop
 800df9c:	3720      	adds	r7, #32
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
 800dfa2:	bf00      	nop
 800dfa4:	0801bf08 	.word	0x0801bf08
 800dfa8:	0801c060 	.word	0x0801c060
 800dfac:	0801bf4c 	.word	0x0801bf4c
 800dfb0:	0801c070 	.word	0x0801c070
 800dfb4:	0801c08c 	.word	0x0801c08c
 800dfb8:	0801c0a8 	.word	0x0801c0a8

0800dfbc <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b084      	sub	sp, #16
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800dfca:	6879      	ldr	r1, [r7, #4]
 800dfcc:	68f8      	ldr	r0, [r7, #12]
 800dfce:	f004 fac1 	bl	8012554 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800dfd2:	490a      	ldr	r1, [pc, #40]	; (800dffc <setup_tcp+0x40>)
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f004 facf 	bl	8012578 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800dfda:	4909      	ldr	r1, [pc, #36]	; (800e000 <setup_tcp+0x44>)
 800dfdc:	68f8      	ldr	r0, [r7, #12]
 800dfde:	f004 faed 	bl	80125bc <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800dfe2:	2202      	movs	r2, #2
 800dfe4:	4907      	ldr	r1, [pc, #28]	; (800e004 <setup_tcp+0x48>)
 800dfe6:	68f8      	ldr	r0, [r7, #12]
 800dfe8:	f004 fb44 	bl	8012674 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800dfec:	4906      	ldr	r1, [pc, #24]	; (800e008 <setup_tcp+0x4c>)
 800dfee:	68f8      	ldr	r0, [r7, #12]
 800dff0:	f004 fb06 	bl	8012600 <tcp_err>
}
 800dff4:	bf00      	nop
 800dff6:	3710      	adds	r7, #16
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}
 800dffc:	0800db95 	.word	0x0800db95
 800e000:	0800dd69 	.word	0x0800dd69
 800e004:	0800dca1 	.word	0x0800dca1
 800e008:	0800de11 	.word	0x0800de11

0800e00c <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800e00c:	b590      	push	{r4, r7, lr}
 800e00e:	b085      	sub	sp, #20
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800e014:	2300      	movs	r3, #0
 800e016:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	685b      	ldr	r3, [r3, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d006      	beq.n	800e030 <pcb_new+0x24>
 800e022:	4b2b      	ldr	r3, [pc, #172]	; (800e0d0 <pcb_new+0xc4>)
 800e024:	f240 2265 	movw	r2, #613	; 0x265
 800e028:	492a      	ldr	r1, [pc, #168]	; (800e0d4 <pcb_new+0xc8>)
 800e02a:	482b      	ldr	r0, [pc, #172]	; (800e0d8 <pcb_new+0xcc>)
 800e02c:	f00c fc82 	bl	801a934 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	781b      	ldrb	r3, [r3, #0]
 800e036:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e03a:	2b10      	cmp	r3, #16
 800e03c:	d022      	beq.n	800e084 <pcb_new+0x78>
 800e03e:	2b20      	cmp	r3, #32
 800e040:	d133      	bne.n	800e0aa <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681c      	ldr	r4, [r3, #0]
 800e046:	7bfb      	ldrb	r3, [r7, #15]
 800e048:	4618      	mov	r0, r3
 800e04a:	f009 fd4c 	bl	8017ae6 <udp_new_ip_type>
 800e04e:	4603      	mov	r3, r0
 800e050:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d02a      	beq.n	800e0b2 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	781b      	ldrb	r3, [r3, #0]
 800e062:	2b22      	cmp	r3, #34	; 0x22
 800e064:	d104      	bne.n	800e070 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	685b      	ldr	r3, [r3, #4]
 800e06c:	2201      	movs	r2, #1
 800e06e:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	6858      	ldr	r0, [r3, #4]
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	461a      	mov	r2, r3
 800e07c:	4917      	ldr	r1, [pc, #92]	; (800e0dc <pcb_new+0xd0>)
 800e07e:	f009 fcb9 	bl	80179f4 <udp_recv>
      }
      break;
 800e082:	e016      	b.n	800e0b2 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681c      	ldr	r4, [r3, #0]
 800e088:	7bfb      	ldrb	r3, [r7, #15]
 800e08a:	4618      	mov	r0, r3
 800e08c:	f004 fa54 	bl	8012538 <tcp_new_ip_type>
 800e090:	4603      	mov	r3, r0
 800e092:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	685b      	ldr	r3, [r3, #4]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d00b      	beq.n	800e0b6 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f7ff ff8a 	bl	800dfbc <setup_tcp>
      }
      break;
 800e0a8:	e005      	b.n	800e0b6 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	22fa      	movs	r2, #250	; 0xfa
 800e0ae:	711a      	strb	r2, [r3, #4]
      return;
 800e0b0:	e00a      	b.n	800e0c8 <pcb_new+0xbc>
      break;
 800e0b2:	bf00      	nop
 800e0b4:	e000      	b.n	800e0b8 <pcb_new+0xac>
      break;
 800e0b6:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	685b      	ldr	r3, [r3, #4]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d102      	bne.n	800e0c8 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	22ff      	movs	r2, #255	; 0xff
 800e0c6:	711a      	strb	r2, [r3, #4]
  }
}
 800e0c8:	3714      	adds	r7, #20
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd90      	pop	{r4, r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	0801bf08 	.word	0x0801bf08
 800e0d4:	0801c0ec 	.word	0x0801c0ec
 800e0d8:	0801bf4c 	.word	0x0801bf4c
 800e0dc:	0800da99 	.word	0x0800da99

0800e0e0 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b084      	sub	sp, #16
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	685b      	ldr	r3, [r3, #4]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d102      	bne.n	800e102 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800e0fc:	68f8      	ldr	r0, [r7, #12]
 800e0fe:	f7ff ff85 	bl	800e00c <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800e102:	bf00      	nop
 800e104:	3710      	adds	r7, #16
 800e106:	46bd      	mov	sp, r7
 800e108:	bd80      	pop	{r7, pc}
	...

0800e10c <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	b086      	sub	sp, #24
 800e110:	af00      	add	r7, sp, #0
 800e112:	4603      	mov	r3, r0
 800e114:	6039      	str	r1, [r7, #0]
 800e116:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800e118:	2300      	movs	r3, #0
 800e11a:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800e11c:	2007      	movs	r0, #7
 800e11e:	f001 fdc3 	bl	800fca8 <memp_malloc>
 800e122:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d101      	bne.n	800e12e <netconn_alloc+0x22>
    return NULL;
 800e12a:	2300      	movs	r3, #0
 800e12c:	e052      	b.n	800e1d4 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2200      	movs	r2, #0
 800e132:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	79fa      	ldrb	r2, [r7, #7]
 800e138:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2200      	movs	r2, #0
 800e13e:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800e140:	79fb      	ldrb	r3, [r7, #7]
 800e142:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e146:	2b10      	cmp	r3, #16
 800e148:	d004      	beq.n	800e154 <netconn_alloc+0x48>
 800e14a:	2b20      	cmp	r3, #32
 800e14c:	d105      	bne.n	800e15a <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800e14e:	2306      	movs	r3, #6
 800e150:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800e152:	e00a      	b.n	800e16a <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800e154:	2306      	movs	r3, #6
 800e156:	617b      	str	r3, [r7, #20]
      break;
 800e158:	e007      	b.n	800e16a <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800e15a:	4b20      	ldr	r3, [pc, #128]	; (800e1dc <netconn_alloc+0xd0>)
 800e15c:	f240 22e5 	movw	r2, #741	; 0x2e5
 800e160:	491f      	ldr	r1, [pc, #124]	; (800e1e0 <netconn_alloc+0xd4>)
 800e162:	4820      	ldr	r0, [pc, #128]	; (800e1e4 <netconn_alloc+0xd8>)
 800e164:	f00c fbe6 	bl	801a934 <iprintf>
      goto free_and_return;
 800e168:	e02f      	b.n	800e1ca <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	3310      	adds	r3, #16
 800e16e:	6979      	ldr	r1, [r7, #20]
 800e170:	4618      	mov	r0, r3
 800e172:	f00b ffbb 	bl	801a0ec <sys_mbox_new>
 800e176:	4603      	mov	r3, r0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d125      	bne.n	800e1c8 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	330c      	adds	r3, #12
 800e180:	2100      	movs	r1, #0
 800e182:	4618      	mov	r0, r3
 800e184:	f00c f879 	bl	801a27a <sys_sem_new>
 800e188:	4603      	mov	r3, r0
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d005      	beq.n	800e19a <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	3310      	adds	r3, #16
 800e192:	4618      	mov	r0, r3
 800e194:	f00b ffcc 	bl	801a130 <sys_mbox_free>
    goto free_and_return;
 800e198:	e017      	b.n	800e1ca <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3314      	adds	r3, #20
 800e19e:	4618      	mov	r0, r3
 800e1a0:	f00c f85e 	bl	801a260 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e1b0:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	683a      	ldr	r2, [r7, #0]
 800e1b6:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	7cfa      	ldrb	r2, [r7, #19]
 800e1c2:	771a      	strb	r2, [r3, #28]
  return conn;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	e005      	b.n	800e1d4 <netconn_alloc+0xc8>
    goto free_and_return;
 800e1c8:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800e1ca:	68f9      	ldr	r1, [r7, #12]
 800e1cc:	2007      	movs	r0, #7
 800e1ce:	f001 fdbd 	bl	800fd4c <memp_free>
  return NULL;
 800e1d2:	2300      	movs	r3, #0
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3718      	adds	r7, #24
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	0801bf08 	.word	0x0801bf08
 800e1e0:	0801c10c 	.word	0x0801c10c
 800e1e4:	0801bf4c 	.word	0x0801bf4c

0800e1e8 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d006      	beq.n	800e206 <netconn_free+0x1e>
 800e1f8:	4b1b      	ldr	r3, [pc, #108]	; (800e268 <netconn_free+0x80>)
 800e1fa:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800e1fe:	491b      	ldr	r1, [pc, #108]	; (800e26c <netconn_free+0x84>)
 800e200:	481b      	ldr	r0, [pc, #108]	; (800e270 <netconn_free+0x88>)
 800e202:	f00c fb97 	bl	801a934 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	3310      	adds	r3, #16
 800e20a:	4618      	mov	r0, r3
 800e20c:	f00c f817 	bl	801a23e <sys_mbox_valid>
 800e210:	4603      	mov	r3, r0
 800e212:	2b00      	cmp	r3, #0
 800e214:	d006      	beq.n	800e224 <netconn_free+0x3c>
 800e216:	4b14      	ldr	r3, [pc, #80]	; (800e268 <netconn_free+0x80>)
 800e218:	f240 3223 	movw	r2, #803	; 0x323
 800e21c:	4915      	ldr	r1, [pc, #84]	; (800e274 <netconn_free+0x8c>)
 800e21e:	4814      	ldr	r0, [pc, #80]	; (800e270 <netconn_free+0x88>)
 800e220:	f00c fb88 	bl	801a934 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	3314      	adds	r3, #20
 800e228:	4618      	mov	r0, r3
 800e22a:	f00c f808 	bl	801a23e <sys_mbox_valid>
 800e22e:	4603      	mov	r3, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	d006      	beq.n	800e242 <netconn_free+0x5a>
 800e234:	4b0c      	ldr	r3, [pc, #48]	; (800e268 <netconn_free+0x80>)
 800e236:	f240 3226 	movw	r2, #806	; 0x326
 800e23a:	490f      	ldr	r1, [pc, #60]	; (800e278 <netconn_free+0x90>)
 800e23c:	480c      	ldr	r0, [pc, #48]	; (800e270 <netconn_free+0x88>)
 800e23e:	f00c fb79 	bl	801a934 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	330c      	adds	r3, #12
 800e246:	4618      	mov	r0, r3
 800e248:	f00c f87d 	bl	801a346 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	330c      	adds	r3, #12
 800e250:	4618      	mov	r0, r3
 800e252:	f00c f896 	bl	801a382 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800e256:	6879      	ldr	r1, [r7, #4]
 800e258:	2007      	movs	r0, #7
 800e25a:	f001 fd77 	bl	800fd4c <memp_free>
}
 800e25e:	bf00      	nop
 800e260:	3708      	adds	r7, #8
 800e262:	46bd      	mov	sp, r7
 800e264:	bd80      	pop	{r7, pc}
 800e266:	bf00      	nop
 800e268:	0801bf08 	.word	0x0801bf08
 800e26c:	0801c134 	.word	0x0801c134
 800e270:	0801bf4c 	.word	0x0801bf4c
 800e274:	0801c164 	.word	0x0801c164
 800e278:	0801c1a0 	.word	0x0801c1a0

0800e27c <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b086      	sub	sp, #24
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	3310      	adds	r3, #16
 800e288:	4618      	mov	r0, r3
 800e28a:	f00b ffd8 	bl	801a23e <sys_mbox_valid>
 800e28e:	4603      	mov	r3, r0
 800e290:	2b00      	cmp	r3, #0
 800e292:	d02f      	beq.n	800e2f4 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e294:	e018      	b.n	800e2c8 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e29e:	2b10      	cmp	r3, #16
 800e2a0:	d10e      	bne.n	800e2c0 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	f107 020f 	add.w	r2, r7, #15
 800e2a8:	4611      	mov	r1, r2
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	f7ff fbba 	bl	800da24 <lwip_netconn_is_err_msg>
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d108      	bne.n	800e2c8 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f002 fb87 	bl	80109cc <pbuf_free>
 800e2be:	e003      	b.n	800e2c8 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f000 fdce 	bl	800ee64 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	3310      	adds	r3, #16
 800e2cc:	f107 0210 	add.w	r2, r7, #16
 800e2d0:	4611      	mov	r1, r2
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	f00b ff97 	bl	801a206 <sys_arch_mbox_tryfetch>
 800e2d8:	4603      	mov	r3, r0
 800e2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2de:	d1da      	bne.n	800e296 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	3310      	adds	r3, #16
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f00b ff23 	bl	801a130 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	3310      	adds	r3, #16
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f00b ffb6 	bl	801a260 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	3314      	adds	r3, #20
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f00b ffa0 	bl	801a23e <sys_mbox_valid>
 800e2fe:	4603      	mov	r3, r0
 800e300:	2b00      	cmp	r3, #0
 800e302:	d034      	beq.n	800e36e <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e304:	e01d      	b.n	800e342 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	f107 020e 	add.w	r2, r7, #14
 800e30c:	4611      	mov	r1, r2
 800e30e:	4618      	mov	r0, r3
 800e310:	f7ff fb88 	bl	800da24 <lwip_netconn_is_err_msg>
 800e314:	4603      	mov	r3, r0
 800e316:	2b00      	cmp	r3, #0
 800e318:	d113      	bne.n	800e342 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800e31e:	6978      	ldr	r0, [r7, #20]
 800e320:	f7ff ffac 	bl	800e27c <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800e324:	697b      	ldr	r3, [r7, #20]
 800e326:	685b      	ldr	r3, [r3, #4]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d007      	beq.n	800e33c <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800e32c:	697b      	ldr	r3, [r7, #20]
 800e32e:	685b      	ldr	r3, [r3, #4]
 800e330:	4618      	mov	r0, r3
 800e332:	f003 f94b 	bl	80115cc <tcp_abort>
            newconn->pcb.tcp = NULL;
 800e336:	697b      	ldr	r3, [r7, #20]
 800e338:	2200      	movs	r2, #0
 800e33a:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800e33c:	6978      	ldr	r0, [r7, #20]
 800e33e:	f7ff ff53 	bl	800e1e8 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	3314      	adds	r3, #20
 800e346:	f107 0210 	add.w	r2, r7, #16
 800e34a:	4611      	mov	r1, r2
 800e34c:	4618      	mov	r0, r3
 800e34e:	f00b ff5a 	bl	801a206 <sys_arch_mbox_tryfetch>
 800e352:	4603      	mov	r3, r0
 800e354:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e358:	d1d5      	bne.n	800e306 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	3314      	adds	r3, #20
 800e35e:	4618      	mov	r0, r3
 800e360:	f00b fee6 	bl	801a130 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	3314      	adds	r3, #20
 800e368:	4618      	mov	r0, r3
 800e36a:	f00b ff79 	bl	801a260 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e36e:	bf00      	nop
 800e370:	3718      	adds	r7, #24
 800e372:	46bd      	mov	sp, r7
 800e374:	bd80      	pop	{r7, pc}
	...

0800e378 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b086      	sub	sp, #24
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	460b      	mov	r3, r1
 800e382:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800e384:	2300      	movs	r3, #0
 800e386:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d106      	bne.n	800e39c <lwip_netconn_do_close_internal+0x24>
 800e38e:	4b87      	ldr	r3, [pc, #540]	; (800e5ac <lwip_netconn_do_close_internal+0x234>)
 800e390:	f240 32a2 	movw	r2, #930	; 0x3a2
 800e394:	4986      	ldr	r1, [pc, #536]	; (800e5b0 <lwip_netconn_do_close_internal+0x238>)
 800e396:	4887      	ldr	r0, [pc, #540]	; (800e5b4 <lwip_netconn_do_close_internal+0x23c>)
 800e398:	f00c facc 	bl	801a934 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	781b      	ldrb	r3, [r3, #0]
 800e3a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e3a4:	2b10      	cmp	r3, #16
 800e3a6:	d006      	beq.n	800e3b6 <lwip_netconn_do_close_internal+0x3e>
 800e3a8:	4b80      	ldr	r3, [pc, #512]	; (800e5ac <lwip_netconn_do_close_internal+0x234>)
 800e3aa:	f240 32a3 	movw	r2, #931	; 0x3a3
 800e3ae:	4982      	ldr	r1, [pc, #520]	; (800e5b8 <lwip_netconn_do_close_internal+0x240>)
 800e3b0:	4880      	ldr	r0, [pc, #512]	; (800e5b4 <lwip_netconn_do_close_internal+0x23c>)
 800e3b2:	f00c fabf 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	785b      	ldrb	r3, [r3, #1]
 800e3ba:	2b04      	cmp	r3, #4
 800e3bc:	d006      	beq.n	800e3cc <lwip_netconn_do_close_internal+0x54>
 800e3be:	4b7b      	ldr	r3, [pc, #492]	; (800e5ac <lwip_netconn_do_close_internal+0x234>)
 800e3c0:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800e3c4:	497d      	ldr	r1, [pc, #500]	; (800e5bc <lwip_netconn_do_close_internal+0x244>)
 800e3c6:	487b      	ldr	r0, [pc, #492]	; (800e5b4 <lwip_netconn_do_close_internal+0x23c>)
 800e3c8:	f00c fab4 	bl	801a934 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d106      	bne.n	800e3e2 <lwip_netconn_do_close_internal+0x6a>
 800e3d4:	4b75      	ldr	r3, [pc, #468]	; (800e5ac <lwip_netconn_do_close_internal+0x234>)
 800e3d6:	f240 32a5 	movw	r2, #933	; 0x3a5
 800e3da:	4979      	ldr	r1, [pc, #484]	; (800e5c0 <lwip_netconn_do_close_internal+0x248>)
 800e3dc:	4875      	ldr	r0, [pc, #468]	; (800e5b4 <lwip_netconn_do_close_internal+0x23c>)
 800e3de:	f00c faa9 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	6a1b      	ldr	r3, [r3, #32]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d106      	bne.n	800e3f8 <lwip_netconn_do_close_internal+0x80>
 800e3ea:	4b70      	ldr	r3, [pc, #448]	; (800e5ac <lwip_netconn_do_close_internal+0x234>)
 800e3ec:	f240 32a6 	movw	r2, #934	; 0x3a6
 800e3f0:	4974      	ldr	r1, [pc, #464]	; (800e5c4 <lwip_netconn_do_close_internal+0x24c>)
 800e3f2:	4870      	ldr	r0, [pc, #448]	; (800e5b4 <lwip_netconn_do_close_internal+0x23c>)
 800e3f4:	f00c fa9e 	bl	801a934 <iprintf>

  tpcb = conn->pcb.tcp;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	6a1b      	ldr	r3, [r3, #32]
 800e402:	7a1b      	ldrb	r3, [r3, #8]
 800e404:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e406:	7bfb      	ldrb	r3, [r7, #15]
 800e408:	f003 0301 	and.w	r3, r3, #1
 800e40c:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e40e:	7bfb      	ldrb	r3, [r7, #15]
 800e410:	f003 0302 	and.w	r3, r3, #2
 800e414:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e416:	7bfb      	ldrb	r3, [r7, #15]
 800e418:	2b03      	cmp	r3, #3
 800e41a:	d102      	bne.n	800e422 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800e41c:	2301      	movs	r3, #1
 800e41e:	75bb      	strb	r3, [r7, #22]
 800e420:	e01f      	b.n	800e462 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e422:	7bbb      	ldrb	r3, [r7, #14]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d00e      	beq.n	800e446 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e428:	693b      	ldr	r3, [r7, #16]
 800e42a:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e42c:	2b05      	cmp	r3, #5
 800e42e:	d007      	beq.n	800e440 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e430:	693b      	ldr	r3, [r7, #16]
 800e432:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e434:	2b06      	cmp	r3, #6
 800e436:	d003      	beq.n	800e440 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e438:	693b      	ldr	r3, [r7, #16]
 800e43a:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e43c:	2b08      	cmp	r3, #8
 800e43e:	d102      	bne.n	800e446 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800e440:	2301      	movs	r3, #1
 800e442:	75bb      	strb	r3, [r7, #22]
 800e444:	e00d      	b.n	800e462 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e446:	7b7b      	ldrb	r3, [r7, #13]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d008      	beq.n	800e45e <lwip_netconn_do_close_internal+0xe6>
 800e44c:	693b      	ldr	r3, [r7, #16]
 800e44e:	8b5b      	ldrh	r3, [r3, #26]
 800e450:	f003 0310 	and.w	r3, r3, #16
 800e454:	2b00      	cmp	r3, #0
 800e456:	d002      	beq.n	800e45e <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800e458:	2301      	movs	r3, #1
 800e45a:	75bb      	strb	r3, [r7, #22]
 800e45c:	e001      	b.n	800e462 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800e45e:	2300      	movs	r3, #0
 800e460:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800e462:	7dbb      	ldrb	r3, [r7, #22]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d003      	beq.n	800e470 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e468:	2100      	movs	r1, #0
 800e46a:	6938      	ldr	r0, [r7, #16]
 800e46c:	f004 f872 	bl	8012554 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e470:	693b      	ldr	r3, [r7, #16]
 800e472:	7d1b      	ldrb	r3, [r3, #20]
 800e474:	2b01      	cmp	r3, #1
 800e476:	d104      	bne.n	800e482 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e478:	2100      	movs	r1, #0
 800e47a:	6938      	ldr	r0, [r7, #16]
 800e47c:	f004 f8e2 	bl	8012644 <tcp_accept>
 800e480:	e01d      	b.n	800e4be <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e482:	7bbb      	ldrb	r3, [r7, #14]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d007      	beq.n	800e498 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e488:	2100      	movs	r1, #0
 800e48a:	6938      	ldr	r0, [r7, #16]
 800e48c:	f004 f874 	bl	8012578 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e490:	2100      	movs	r1, #0
 800e492:	6938      	ldr	r0, [r7, #16]
 800e494:	f004 f8d6 	bl	8012644 <tcp_accept>
    }
    if (shut_tx) {
 800e498:	7b7b      	ldrb	r3, [r7, #13]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d003      	beq.n	800e4a6 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e49e:	2100      	movs	r1, #0
 800e4a0:	6938      	ldr	r0, [r7, #16]
 800e4a2:	f004 f88b 	bl	80125bc <tcp_sent>
    }
    if (shut_close) {
 800e4a6:	7dbb      	ldrb	r3, [r7, #22]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d008      	beq.n	800e4be <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	2100      	movs	r1, #0
 800e4b0:	6938      	ldr	r0, [r7, #16]
 800e4b2:	f004 f8df 	bl	8012674 <tcp_poll>
      tcp_err(tpcb, NULL);
 800e4b6:	2100      	movs	r1, #0
 800e4b8:	6938      	ldr	r0, [r7, #16]
 800e4ba:	f004 f8a1 	bl	8012600 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800e4be:	7dbb      	ldrb	r3, [r7, #22]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d005      	beq.n	800e4d0 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e4c4:	6938      	ldr	r0, [r7, #16]
 800e4c6:	f002 ff3b 	bl	8011340 <tcp_close>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	75fb      	strb	r3, [r7, #23]
 800e4ce:	e007      	b.n	800e4e0 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e4d0:	7bbb      	ldrb	r3, [r7, #14]
 800e4d2:	7b7a      	ldrb	r2, [r7, #13]
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	6938      	ldr	r0, [r7, #16]
 800e4d8:	f002 ff5e 	bl	8011398 <tcp_shutdown>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800e4e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d102      	bne.n	800e4ee <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	757b      	strb	r3, [r7, #21]
 800e4ec:	e016      	b.n	800e51c <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e4ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e4f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4f6:	d10f      	bne.n	800e518 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	6a1b      	ldr	r3, [r3, #32]
 800e4fc:	7a5b      	ldrb	r3, [r3, #9]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d10c      	bne.n	800e51c <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e502:	2301      	movs	r3, #1
 800e504:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800e506:	7dbb      	ldrb	r3, [r7, #22]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d007      	beq.n	800e51c <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e50c:	6938      	ldr	r0, [r7, #16]
 800e50e:	f003 f85d 	bl	80115cc <tcp_abort>
          err = ERR_OK;
 800e512:	2300      	movs	r3, #0
 800e514:	75fb      	strb	r3, [r7, #23]
 800e516:	e001      	b.n	800e51c <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e518:	2301      	movs	r3, #1
 800e51a:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800e51c:	7d7b      	ldrb	r3, [r7, #21]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d052      	beq.n	800e5c8 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6a1b      	ldr	r3, [r3, #32]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	330c      	adds	r3, #12
 800e52a:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	6a1b      	ldr	r3, [r3, #32]
 800e530:	7dfa      	ldrb	r2, [r7, #23]
 800e532:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2200      	movs	r2, #0
 800e53e:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e540:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d129      	bne.n	800e59c <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800e548:	7dbb      	ldrb	r3, [r7, #22]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00c      	beq.n	800e568 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2200      	movs	r2, #0
 800e552:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d005      	beq.n	800e568 <lwip_netconn_do_close_internal+0x1f0>
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e560:	2200      	movs	r2, #0
 800e562:	2104      	movs	r1, #4
 800e564:	6878      	ldr	r0, [r7, #4]
 800e566:	4798      	blx	r3
      }
      if (shut_rx) {
 800e568:	7bbb      	ldrb	r3, [r7, #14]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d009      	beq.n	800e582 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e572:	2b00      	cmp	r3, #0
 800e574:	d005      	beq.n	800e582 <lwip_netconn_do_close_internal+0x20a>
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e57a:	2200      	movs	r2, #0
 800e57c:	2100      	movs	r1, #0
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	4798      	blx	r3
      }
      if (shut_tx) {
 800e582:	7b7b      	ldrb	r3, [r7, #13]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d009      	beq.n	800e59c <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d005      	beq.n	800e59c <lwip_netconn_do_close_internal+0x224>
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e594:	2200      	movs	r2, #0
 800e596:	2102      	movs	r1, #2
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e59c:	78fb      	ldrb	r3, [r7, #3]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d002      	beq.n	800e5a8 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e5a2:	68b8      	ldr	r0, [r7, #8]
 800e5a4:	f00b fec2 	bl	801a32c <sys_sem_signal>
    }
    return ERR_OK;
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	e03c      	b.n	800e626 <lwip_netconn_do_close_internal+0x2ae>
 800e5ac:	0801bf08 	.word	0x0801bf08
 800e5b0:	0801c1dc 	.word	0x0801c1dc
 800e5b4:	0801bf4c 	.word	0x0801bf4c
 800e5b8:	0801c1ec 	.word	0x0801c1ec
 800e5bc:	0801c20c 	.word	0x0801c20c
 800e5c0:	0801c230 	.word	0x0801c230
 800e5c4:	0801c070 	.word	0x0801c070
  }
  if (!close_finished) {
 800e5c8:	7d7b      	ldrb	r3, [r7, #21]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d11e      	bne.n	800e60c <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e5ce:	693b      	ldr	r3, [r7, #16]
 800e5d0:	7d1b      	ldrb	r3, [r3, #20]
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	d106      	bne.n	800e5e4 <lwip_netconn_do_close_internal+0x26c>
 800e5d6:	4b16      	ldr	r3, [pc, #88]	; (800e630 <lwip_netconn_do_close_internal+0x2b8>)
 800e5d8:	f240 4241 	movw	r2, #1089	; 0x441
 800e5dc:	4915      	ldr	r1, [pc, #84]	; (800e634 <lwip_netconn_do_close_internal+0x2bc>)
 800e5de:	4816      	ldr	r0, [pc, #88]	; (800e638 <lwip_netconn_do_close_internal+0x2c0>)
 800e5e0:	f00c f9a8 	bl	801a934 <iprintf>
    if (shut_tx) {
 800e5e4:	7b7b      	ldrb	r3, [r7, #13]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d003      	beq.n	800e5f2 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800e5ea:	4914      	ldr	r1, [pc, #80]	; (800e63c <lwip_netconn_do_close_internal+0x2c4>)
 800e5ec:	6938      	ldr	r0, [r7, #16]
 800e5ee:	f003 ffe5 	bl	80125bc <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e5f2:	2201      	movs	r2, #1
 800e5f4:	4912      	ldr	r1, [pc, #72]	; (800e640 <lwip_netconn_do_close_internal+0x2c8>)
 800e5f6:	6938      	ldr	r0, [r7, #16]
 800e5f8:	f004 f83c 	bl	8012674 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e5fc:	4911      	ldr	r1, [pc, #68]	; (800e644 <lwip_netconn_do_close_internal+0x2cc>)
 800e5fe:	6938      	ldr	r0, [r7, #16]
 800e600:	f003 fffe 	bl	8012600 <tcp_err>
    tcp_arg(tpcb, conn);
 800e604:	6879      	ldr	r1, [r7, #4]
 800e606:	6938      	ldr	r0, [r7, #16]
 800e608:	f003 ffa4 	bl	8012554 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e60c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d106      	bne.n	800e622 <lwip_netconn_do_close_internal+0x2aa>
 800e614:	4b06      	ldr	r3, [pc, #24]	; (800e630 <lwip_netconn_do_close_internal+0x2b8>)
 800e616:	f240 424d 	movw	r2, #1101	; 0x44d
 800e61a:	490b      	ldr	r1, [pc, #44]	; (800e648 <lwip_netconn_do_close_internal+0x2d0>)
 800e61c:	4806      	ldr	r0, [pc, #24]	; (800e638 <lwip_netconn_do_close_internal+0x2c0>)
 800e61e:	f00c f989 	bl	801a934 <iprintf>
  return err;
 800e622:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e626:	4618      	mov	r0, r3
 800e628:	3718      	adds	r7, #24
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}
 800e62e:	bf00      	nop
 800e630:	0801bf08 	.word	0x0801bf08
 800e634:	0801c244 	.word	0x0801c244
 800e638:	0801bf4c 	.word	0x0801bf4c
 800e63c:	0800dd69 	.word	0x0800dd69
 800e640:	0800dca1 	.word	0x0800dca1
 800e644:	0800de11 	.word	0x0800de11
 800e648:	0801c268 	.word	0x0801c268

0800e64c <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b084      	sub	sp, #16
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	785b      	ldrb	r3, [r3, #1]
 800e65e:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e660:	7afb      	ldrb	r3, [r7, #11]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d00d      	beq.n	800e682 <lwip_netconn_do_delconn+0x36>
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e670:	2b10      	cmp	r3, #16
 800e672:	d006      	beq.n	800e682 <lwip_netconn_do_delconn+0x36>
 800e674:	4b60      	ldr	r3, [pc, #384]	; (800e7f8 <lwip_netconn_do_delconn+0x1ac>)
 800e676:	f240 425e 	movw	r2, #1118	; 0x45e
 800e67a:	4960      	ldr	r1, [pc, #384]	; (800e7fc <lwip_netconn_do_delconn+0x1b0>)
 800e67c:	4860      	ldr	r0, [pc, #384]	; (800e800 <lwip_netconn_do_delconn+0x1b4>)
 800e67e:	f00c f959 	bl	801a934 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e682:	7afb      	ldrb	r3, [r7, #11]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d005      	beq.n	800e694 <lwip_netconn_do_delconn+0x48>
 800e688:	7afb      	ldrb	r3, [r7, #11]
 800e68a:	2b02      	cmp	r3, #2
 800e68c:	d002      	beq.n	800e694 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e68e:	7afb      	ldrb	r3, [r7, #11]
 800e690:	2b03      	cmp	r3, #3
 800e692:	d109      	bne.n	800e6a8 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e694:	7afb      	ldrb	r3, [r7, #11]
 800e696:	2b03      	cmp	r3, #3
 800e698:	d10a      	bne.n	800e6b0 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	7f1b      	ldrb	r3, [r3, #28]
 800e6a0:	f003 0304 	and.w	r3, r3, #4
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d103      	bne.n	800e6b0 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	22fb      	movs	r2, #251	; 0xfb
 800e6ac:	711a      	strb	r2, [r3, #4]
 800e6ae:	e097      	b.n	800e7e0 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e6b0:	7afb      	ldrb	r3, [r7, #11]
 800e6b2:	2b03      	cmp	r3, #3
 800e6b4:	d10d      	bne.n	800e6d2 <lwip_netconn_do_delconn+0x86>
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	7f1b      	ldrb	r3, [r3, #28]
 800e6bc:	f003 0304 	and.w	r3, r3, #4
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d106      	bne.n	800e6d2 <lwip_netconn_do_delconn+0x86>
 800e6c4:	4b4c      	ldr	r3, [pc, #304]	; (800e7f8 <lwip_netconn_do_delconn+0x1ac>)
 800e6c6:	f240 427a 	movw	r2, #1146	; 0x47a
 800e6ca:	494e      	ldr	r1, [pc, #312]	; (800e804 <lwip_netconn_do_delconn+0x1b8>)
 800e6cc:	484c      	ldr	r0, [pc, #304]	; (800e800 <lwip_netconn_do_delconn+0x1b4>)
 800e6ce:	f00c f931 	bl	801a934 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f7ff fdcd 	bl	800e27c <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	685b      	ldr	r3, [r3, #4]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d05f      	beq.n	800e7ac <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	781b      	ldrb	r3, [r3, #0]
 800e6f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e6f6:	2b10      	cmp	r3, #16
 800e6f8:	d00d      	beq.n	800e716 <lwip_netconn_do_delconn+0xca>
 800e6fa:	2b20      	cmp	r3, #32
 800e6fc:	d151      	bne.n	800e7a2 <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	2200      	movs	r2, #0
 800e706:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	685b      	ldr	r3, [r3, #4]
 800e70e:	4618      	mov	r0, r3
 800e710:	f009 f990 	bl	8017a34 <udp_remove>
          break;
 800e714:	e046      	b.n	800e7a4 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	6a1b      	ldr	r3, [r3, #32]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d006      	beq.n	800e72e <lwip_netconn_do_delconn+0xe2>
 800e720:	4b35      	ldr	r3, [pc, #212]	; (800e7f8 <lwip_netconn_do_delconn+0x1ac>)
 800e722:	f240 4294 	movw	r2, #1172	; 0x494
 800e726:	4938      	ldr	r1, [pc, #224]	; (800e808 <lwip_netconn_do_delconn+0x1bc>)
 800e728:	4835      	ldr	r0, [pc, #212]	; (800e800 <lwip_netconn_do_delconn+0x1b4>)
 800e72a:	f00c f903 	bl	801a934 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	2204      	movs	r2, #4
 800e734:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	2203      	movs	r2, #3
 800e73a:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	68fa      	ldr	r2, [r7, #12]
 800e742:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	2100      	movs	r1, #0
 800e74a:	4618      	mov	r0, r3
 800e74c:	f7ff fe14 	bl	800e378 <lwip_netconn_do_close_internal>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d04b      	beq.n	800e7ee <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	785b      	ldrb	r3, [r3, #1]
 800e75c:	2b04      	cmp	r3, #4
 800e75e:	d006      	beq.n	800e76e <lwip_netconn_do_delconn+0x122>
 800e760:	4b25      	ldr	r3, [pc, #148]	; (800e7f8 <lwip_netconn_do_delconn+0x1ac>)
 800e762:	f240 429a 	movw	r2, #1178	; 0x49a
 800e766:	4929      	ldr	r1, [pc, #164]	; (800e80c <lwip_netconn_do_delconn+0x1c0>)
 800e768:	4825      	ldr	r0, [pc, #148]	; (800e800 <lwip_netconn_do_delconn+0x1b4>)
 800e76a:	f00c f8e3 	bl	801a934 <iprintf>
            UNLOCK_TCPIP_CORE();
 800e76e:	4828      	ldr	r0, [pc, #160]	; (800e810 <lwip_netconn_do_delconn+0x1c4>)
 800e770:	f00b fe4d 	bl	801a40e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	330c      	adds	r3, #12
 800e77a:	2100      	movs	r1, #0
 800e77c:	4618      	mov	r0, r3
 800e77e:	f00b fda4 	bl	801a2ca <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800e782:	4823      	ldr	r0, [pc, #140]	; (800e810 <lwip_netconn_do_delconn+0x1c4>)
 800e784:	f00b fe34 	bl	801a3f0 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	785b      	ldrb	r3, [r3, #1]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d02d      	beq.n	800e7ee <lwip_netconn_do_delconn+0x1a2>
 800e792:	4b19      	ldr	r3, [pc, #100]	; (800e7f8 <lwip_netconn_do_delconn+0x1ac>)
 800e794:	f240 429e 	movw	r2, #1182	; 0x49e
 800e798:	491c      	ldr	r1, [pc, #112]	; (800e80c <lwip_netconn_do_delconn+0x1c0>)
 800e79a:	4819      	ldr	r0, [pc, #100]	; (800e800 <lwip_netconn_do_delconn+0x1b4>)
 800e79c:	f00c f8ca 	bl	801a934 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800e7a0:	e025      	b.n	800e7ee <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800e7a2:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d007      	beq.n	800e7c6 <lwip_netconn_do_delconn+0x17a>
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7bc:	68fa      	ldr	r2, [r7, #12]
 800e7be:	6810      	ldr	r0, [r2, #0]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	2100      	movs	r1, #0
 800e7c4:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d007      	beq.n	800e7e0 <lwip_netconn_do_delconn+0x194>
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7d6:	68fa      	ldr	r2, [r7, #12]
 800e7d8:	6810      	ldr	r0, [r2, #0]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	2102      	movs	r1, #2
 800e7de:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	330c      	adds	r3, #12
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	f00b fdba 	bl	801a360 <sys_sem_valid>
 800e7ec:	e000      	b.n	800e7f0 <lwip_netconn_do_delconn+0x1a4>
          return;
 800e7ee:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	0801bf08 	.word	0x0801bf08
 800e7fc:	0801c278 	.word	0x0801c278
 800e800:	0801bf4c 	.word	0x0801bf4c
 800e804:	0801c28c 	.word	0x0801c28c
 800e808:	0801c2ac 	.word	0x0801c2ac
 800e80c:	0801c2c8 	.word	0x0801c2c8
 800e810:	2000a370 	.word	0x2000a370

0800e814 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	685b      	ldr	r3, [r3, #4]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d025      	beq.n	800e876 <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	781b      	ldrb	r3, [r3, #0]
 800e830:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e834:	2b10      	cmp	r3, #16
 800e836:	d00e      	beq.n	800e856 <lwip_netconn_do_bind+0x42>
 800e838:	2b20      	cmp	r3, #32
 800e83a:	d119      	bne.n	800e870 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	6858      	ldr	r0, [r3, #4]
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	6899      	ldr	r1, [r3, #8]
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	899b      	ldrh	r3, [r3, #12]
 800e84a:	461a      	mov	r2, r3
 800e84c:	f009 f84a 	bl	80178e4 <udp_bind>
 800e850:	4603      	mov	r3, r0
 800e852:	73fb      	strb	r3, [r7, #15]
        break;
 800e854:	e011      	b.n	800e87a <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	6858      	ldr	r0, [r3, #4]
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	6899      	ldr	r1, [r3, #8]
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	899b      	ldrh	r3, [r3, #12]
 800e864:	461a      	mov	r2, r3
 800e866:	f002 febd 	bl	80115e4 <tcp_bind>
 800e86a:	4603      	mov	r3, r0
 800e86c:	73fb      	strb	r3, [r7, #15]
        break;
 800e86e:	e004      	b.n	800e87a <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800e870:	23fa      	movs	r3, #250	; 0xfa
 800e872:	73fb      	strb	r3, [r7, #15]
        break;
 800e874:	e001      	b.n	800e87a <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800e876:	23fa      	movs	r3, #250	; 0xfa
 800e878:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	7bfa      	ldrb	r2, [r7, #15]
 800e87e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e880:	bf00      	nop
 800e882:	3710      	adds	r7, #16
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b084      	sub	sp, #16
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	4618      	mov	r0, r3
 800e89a:	f7ff f871 	bl	800d980 <netconn_err>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e8a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d134      	bne.n	800e914 <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	685b      	ldr	r3, [r3, #4]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d02d      	beq.n	800e910 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e8b4:	68bb      	ldr	r3, [r7, #8]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	781b      	ldrb	r3, [r3, #0]
 800e8ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e8be:	2b20      	cmp	r3, #32
 800e8c0:	d123      	bne.n	800e90a <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800e8c2:	68bb      	ldr	r3, [r7, #8]
 800e8c4:	689b      	ldr	r3, [r3, #8]
 800e8c6:	689b      	ldr	r3, [r3, #8]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d10c      	bne.n	800e8e6 <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	685a      	ldr	r2, [r3, #4]
 800e8d2:	68bb      	ldr	r3, [r7, #8]
 800e8d4:	689b      	ldr	r3, [r3, #8]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4619      	mov	r1, r3
 800e8da:	4610      	mov	r0, r2
 800e8dc:	f008 fe18 	bl	8017510 <udp_send>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800e8e4:	e016      	b.n	800e914 <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800e8e6:	68bb      	ldr	r3, [r7, #8]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	6858      	ldr	r0, [r3, #4]
 800e8ec:	68bb      	ldr	r3, [r7, #8]
 800e8ee:	689b      	ldr	r3, [r3, #8]
 800e8f0:	6819      	ldr	r1, [r3, #0]
 800e8f2:	68bb      	ldr	r3, [r7, #8]
 800e8f4:	689b      	ldr	r3, [r3, #8]
 800e8f6:	f103 0208 	add.w	r2, r3, #8
 800e8fa:	68bb      	ldr	r3, [r7, #8]
 800e8fc:	689b      	ldr	r3, [r3, #8]
 800e8fe:	899b      	ldrh	r3, [r3, #12]
 800e900:	f008 fe3a 	bl	8017578 <udp_sendto>
 800e904:	4603      	mov	r3, r0
 800e906:	73fb      	strb	r3, [r7, #15]
          break;
 800e908:	e004      	b.n	800e914 <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800e90a:	23f5      	movs	r3, #245	; 0xf5
 800e90c:	73fb      	strb	r3, [r7, #15]
          break;
 800e90e:	e001      	b.n	800e914 <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800e910:	23f5      	movs	r3, #245	; 0xf5
 800e912:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	7bfa      	ldrb	r2, [r7, #15]
 800e918:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e91a:	bf00      	nop
 800e91c:	3710      	adds	r7, #16
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}

0800e922 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e922:	b580      	push	{r7, lr}
 800e924:	b086      	sub	sp, #24
 800e926:	af00      	add	r7, sp, #0
 800e928:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e92e:	693b      	ldr	r3, [r7, #16]
 800e930:	2200      	movs	r2, #0
 800e932:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	685b      	ldr	r3, [r3, #4]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d022      	beq.n	800e984 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e948:	2b10      	cmp	r3, #16
 800e94a:	d11b      	bne.n	800e984 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	689b      	ldr	r3, [r3, #8]
 800e950:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800e952:	697b      	ldr	r3, [r7, #20]
 800e954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e958:	d202      	bcs.n	800e960 <lwip_netconn_do_recv+0x3e>
 800e95a:	697b      	ldr	r3, [r7, #20]
 800e95c:	b29b      	uxth	r3, r3
 800e95e:	e001      	b.n	800e964 <lwip_netconn_do_recv+0x42>
 800e960:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e964:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e966:	693b      	ldr	r3, [r7, #16]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	685b      	ldr	r3, [r3, #4]
 800e96c:	89fa      	ldrh	r2, [r7, #14]
 800e96e:	4611      	mov	r1, r2
 800e970:	4618      	mov	r0, r3
 800e972:	f002 ff29 	bl	80117c8 <tcp_recved>
        remaining -= recved;
 800e976:	89fb      	ldrh	r3, [r7, #14]
 800e978:	697a      	ldr	r2, [r7, #20]
 800e97a:	1ad3      	subs	r3, r2, r3
 800e97c:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e97e:	697b      	ldr	r3, [r7, #20]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d1e6      	bne.n	800e952 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e984:	bf00      	nop
 800e986:	3718      	adds	r7, #24
 800e988:	46bd      	mov	sp, r7
 800e98a:	bd80      	pop	{r7, pc}

0800e98c <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b088      	sub	sp, #32
 800e990:	af00      	add	r7, sp, #0
 800e992:	6078      	str	r0, [r7, #4]
 800e994:	460b      	mov	r3, r1
 800e996:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e998:	2300      	movs	r3, #0
 800e99a:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d106      	bne.n	800e9b0 <lwip_netconn_do_writemore+0x24>
 800e9a2:	4b96      	ldr	r3, [pc, #600]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800e9a4:	f240 6273 	movw	r2, #1651	; 0x673
 800e9a8:	4995      	ldr	r1, [pc, #596]	; (800ec00 <lwip_netconn_do_writemore+0x274>)
 800e9aa:	4896      	ldr	r0, [pc, #600]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800e9ac:	f00b ffc2 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	785b      	ldrb	r3, [r3, #1]
 800e9b4:	2b01      	cmp	r3, #1
 800e9b6:	d006      	beq.n	800e9c6 <lwip_netconn_do_writemore+0x3a>
 800e9b8:	4b90      	ldr	r3, [pc, #576]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800e9ba:	f240 6274 	movw	r2, #1652	; 0x674
 800e9be:	4992      	ldr	r1, [pc, #584]	; (800ec08 <lwip_netconn_do_writemore+0x27c>)
 800e9c0:	4890      	ldr	r0, [pc, #576]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800e9c2:	f00b ffb7 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6a1b      	ldr	r3, [r3, #32]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d106      	bne.n	800e9dc <lwip_netconn_do_writemore+0x50>
 800e9ce:	4b8b      	ldr	r3, [pc, #556]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800e9d0:	f240 6275 	movw	r2, #1653	; 0x675
 800e9d4:	498d      	ldr	r1, [pc, #564]	; (800ec0c <lwip_netconn_do_writemore+0x280>)
 800e9d6:	488b      	ldr	r0, [pc, #556]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800e9d8:	f00b ffac 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	685b      	ldr	r3, [r3, #4]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d106      	bne.n	800e9f2 <lwip_netconn_do_writemore+0x66>
 800e9e4:	4b85      	ldr	r3, [pc, #532]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800e9e6:	f240 6276 	movw	r2, #1654	; 0x676
 800e9ea:	4989      	ldr	r1, [pc, #548]	; (800ec10 <lwip_netconn_do_writemore+0x284>)
 800e9ec:	4885      	ldr	r0, [pc, #532]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800e9ee:	f00b ffa1 	bl	801a934 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6a1b      	ldr	r3, [r3, #32]
 800e9f6:	699a      	ldr	r2, [r3, #24]
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6a1b      	ldr	r3, [r3, #32]
 800e9fc:	695b      	ldr	r3, [r3, #20]
 800e9fe:	429a      	cmp	r2, r3
 800ea00:	d306      	bcc.n	800ea10 <lwip_netconn_do_writemore+0x84>
 800ea02:	4b7e      	ldr	r3, [pc, #504]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800ea04:	f240 6277 	movw	r2, #1655	; 0x677
 800ea08:	4982      	ldr	r1, [pc, #520]	; (800ec14 <lwip_netconn_do_writemore+0x288>)
 800ea0a:	487e      	ldr	r0, [pc, #504]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800ea0c:	f00b ff92 	bl	801a934 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6a1b      	ldr	r3, [r3, #32]
 800ea14:	899b      	ldrh	r3, [r3, #12]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d106      	bne.n	800ea28 <lwip_netconn_do_writemore+0x9c>
 800ea1a:	4b78      	ldr	r3, [pc, #480]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800ea1c:	f240 6279 	movw	r2, #1657	; 0x679
 800ea20:	497d      	ldr	r1, [pc, #500]	; (800ec18 <lwip_netconn_do_writemore+0x28c>)
 800ea22:	4878      	ldr	r0, [pc, #480]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800ea24:	f00b ff86 	bl	801a934 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6a1b      	ldr	r3, [r3, #32]
 800ea2c:	7f1b      	ldrb	r3, [r3, #28]
 800ea2e:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	7f1b      	ldrb	r3, [r3, #28]
 800ea34:	f003 0302 	and.w	r3, r3, #2
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d104      	bne.n	800ea46 <lwip_netconn_do_writemore+0xba>
 800ea3c:	7ebb      	ldrb	r3, [r7, #26]
 800ea3e:	f003 0304 	and.w	r3, r3, #4
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d001      	beq.n	800ea4a <lwip_netconn_do_writemore+0xbe>
 800ea46:	2301      	movs	r3, #1
 800ea48:	e000      	b.n	800ea4c <lwip_netconn_do_writemore+0xc0>
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6a1b      	ldr	r3, [r3, #32]
 800ea52:	689b      	ldr	r3, [r3, #8]
 800ea54:	681a      	ldr	r2, [r3, #0]
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	6a1b      	ldr	r3, [r3, #32]
 800ea5a:	691b      	ldr	r3, [r3, #16]
 800ea5c:	4413      	add	r3, r2
 800ea5e:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	6a1b      	ldr	r3, [r3, #32]
 800ea64:	689b      	ldr	r3, [r3, #8]
 800ea66:	685a      	ldr	r2, [r3, #4]
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	6a1b      	ldr	r3, [r3, #32]
 800ea6c:	691b      	ldr	r3, [r3, #16]
 800ea6e:	1ad3      	subs	r3, r2, r3
 800ea70:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea78:	d307      	bcc.n	800ea8a <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800ea7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ea7e:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800ea80:	7ebb      	ldrb	r3, [r7, #26]
 800ea82:	f043 0302 	orr.w	r3, r3, #2
 800ea86:	76bb      	strb	r3, [r7, #26]
 800ea88:	e001      	b.n	800ea8e <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800ea8a:	693b      	ldr	r3, [r7, #16]
 800ea8c:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800ea96:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800ea98:	89fa      	ldrh	r2, [r7, #14]
 800ea9a:	8bbb      	ldrh	r3, [r7, #28]
 800ea9c:	429a      	cmp	r2, r3
 800ea9e:	d216      	bcs.n	800eace <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800eaa0:	89fb      	ldrh	r3, [r7, #14]
 800eaa2:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800eaa4:	7e3b      	ldrb	r3, [r7, #24]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d00d      	beq.n	800eac6 <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800eaaa:	8bbb      	ldrh	r3, [r7, #28]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d10e      	bne.n	800eace <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6a1b      	ldr	r3, [r3, #32]
 800eab4:	699b      	ldr	r3, [r3, #24]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d102      	bne.n	800eac0 <lwip_netconn_do_writemore+0x134>
 800eaba:	f06f 0306 	mvn.w	r3, #6
 800eabe:	e000      	b.n	800eac2 <lwip_netconn_do_writemore+0x136>
 800eac0:	2300      	movs	r3, #0
 800eac2:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800eac4:	e07d      	b.n	800ebc2 <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800eac6:	7ebb      	ldrb	r3, [r7, #26]
 800eac8:	f043 0302 	orr.w	r3, r3, #2
 800eacc:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	6a1b      	ldr	r3, [r3, #32]
 800ead2:	691a      	ldr	r2, [r3, #16]
 800ead4:	8bbb      	ldrh	r3, [r7, #28]
 800ead6:	441a      	add	r2, r3
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	6a1b      	ldr	r3, [r3, #32]
 800eadc:	689b      	ldr	r3, [r3, #8]
 800eade:	685b      	ldr	r3, [r3, #4]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d906      	bls.n	800eaf2 <lwip_netconn_do_writemore+0x166>
 800eae4:	4b45      	ldr	r3, [pc, #276]	; (800ebfc <lwip_netconn_do_writemore+0x270>)
 800eae6:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800eaea:	494c      	ldr	r1, [pc, #304]	; (800ec1c <lwip_netconn_do_writemore+0x290>)
 800eaec:	4845      	ldr	r0, [pc, #276]	; (800ec04 <lwip_netconn_do_writemore+0x278>)
 800eaee:	f00b ff21 	bl	801a934 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eaf2:	8bbb      	ldrh	r3, [r7, #28]
 800eaf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d103      	bne.n	800eb04 <lwip_netconn_do_writemore+0x178>
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb02:	d209      	bcs.n	800eb18 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800eb08:	8bba      	ldrh	r2, [r7, #28]
 800eb0a:	429a      	cmp	r2, r3
 800eb0c:	d10b      	bne.n	800eb26 <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6a1b      	ldr	r3, [r3, #32]
 800eb12:	899b      	ldrh	r3, [r3, #12]
 800eb14:	2b01      	cmp	r3, #1
 800eb16:	d906      	bls.n	800eb26 <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800eb1c:	7ebb      	ldrb	r3, [r7, #26]
 800eb1e:	f043 0302 	orr.w	r3, r3, #2
 800eb22:	76bb      	strb	r3, [r7, #26]
 800eb24:	e001      	b.n	800eb2a <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800eb26:	2300      	movs	r3, #0
 800eb28:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	6858      	ldr	r0, [r3, #4]
 800eb2e:	7ebb      	ldrb	r3, [r7, #26]
 800eb30:	8bba      	ldrh	r2, [r7, #28]
 800eb32:	6979      	ldr	r1, [r7, #20]
 800eb34:	f006 fc50 	bl	80153d8 <tcp_write>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800eb3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d12c      	bne.n	800eb9e <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6a1b      	ldr	r3, [r3, #32]
 800eb48:	6999      	ldr	r1, [r3, #24]
 800eb4a:	8bba      	ldrh	r2, [r7, #28]
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	6a1b      	ldr	r3, [r3, #32]
 800eb50:	440a      	add	r2, r1
 800eb52:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	6a1b      	ldr	r3, [r3, #32]
 800eb58:	6919      	ldr	r1, [r3, #16]
 800eb5a:	8bba      	ldrh	r2, [r7, #28]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6a1b      	ldr	r3, [r3, #32]
 800eb60:	440a      	add	r2, r1
 800eb62:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6a1b      	ldr	r3, [r3, #32]
 800eb68:	691a      	ldr	r2, [r3, #16]
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6a1b      	ldr	r3, [r3, #32]
 800eb6e:	689b      	ldr	r3, [r3, #8]
 800eb70:	685b      	ldr	r3, [r3, #4]
 800eb72:	429a      	cmp	r2, r3
 800eb74:	d113      	bne.n	800eb9e <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	6a1b      	ldr	r3, [r3, #32]
 800eb7a:	899a      	ldrh	r2, [r3, #12]
 800eb7c:	3a01      	subs	r2, #1
 800eb7e:	b292      	uxth	r2, r2
 800eb80:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6a1b      	ldr	r3, [r3, #32]
 800eb86:	899b      	ldrh	r3, [r3, #12]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d008      	beq.n	800eb9e <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6a1b      	ldr	r3, [r3, #32]
 800eb90:	689a      	ldr	r2, [r3, #8]
 800eb92:	3208      	adds	r2, #8
 800eb94:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6a1b      	ldr	r3, [r3, #32]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800eb9e:	7e7b      	ldrb	r3, [r7, #25]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d004      	beq.n	800ebae <lwip_netconn_do_writemore+0x222>
 800eba4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	f43f af50 	beq.w	800ea4e <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800ebae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d004      	beq.n	800ebc0 <lwip_netconn_do_writemore+0x234>
 800ebb6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ebba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebbe:	d146      	bne.n	800ec4e <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800ebc0:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800ebc2:	7e3b      	ldrb	r3, [r7, #24]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d02b      	beq.n	800ec20 <lwip_netconn_do_writemore+0x294>
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	6a1b      	ldr	r3, [r3, #32]
 800ebcc:	699a      	ldr	r2, [r3, #24]
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6a1b      	ldr	r3, [r3, #32]
 800ebd2:	695b      	ldr	r3, [r3, #20]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d223      	bcs.n	800ec20 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d005      	beq.n	800ebec <lwip_netconn_do_writemore+0x260>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	2103      	movs	r1, #3
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	7f1b      	ldrb	r3, [r3, #28]
 800ebf0:	f043 0310 	orr.w	r3, r3, #16
 800ebf4:	b2da      	uxtb	r2, r3
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	771a      	strb	r2, [r3, #28]
 800ebfa:	e028      	b.n	800ec4e <lwip_netconn_do_writemore+0x2c2>
 800ebfc:	0801bf08 	.word	0x0801bf08
 800ec00:	0801c060 	.word	0x0801c060
 800ec04:	0801bf4c 	.word	0x0801bf4c
 800ec08:	0801c368 	.word	0x0801c368
 800ec0c:	0801c070 	.word	0x0801c070
 800ec10:	0801c388 	.word	0x0801c388
 800ec14:	0801c3a0 	.word	0x0801c3a0
 800ec18:	0801c3e0 	.word	0x0801c3e0
 800ec1c:	0801c408 	.word	0x0801c408
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	685b      	ldr	r3, [r3, #4]
 800ec24:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800ec28:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800ec2c:	d305      	bcc.n	800ec3a <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	685b      	ldr	r3, [r3, #4]
 800ec32:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800ec36:	2b04      	cmp	r3, #4
 800ec38:	d909      	bls.n	800ec4e <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d005      	beq.n	800ec4e <lwip_netconn_do_writemore+0x2c2>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec46:	2200      	movs	r2, #0
 800ec48:	2103      	movs	r1, #3
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800ec4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d11d      	bne.n	800ec92 <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a1b      	ldr	r3, [r3, #32]
 800ec5a:	699a      	ldr	r2, [r3, #24]
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6a1b      	ldr	r3, [r3, #32]
 800ec60:	695b      	ldr	r3, [r3, #20]
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d002      	beq.n	800ec6c <lwip_netconn_do_writemore+0x2e0>
 800ec66:	7e3b      	ldrb	r3, [r7, #24]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d001      	beq.n	800ec70 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	685b      	ldr	r3, [r3, #4]
 800ec74:	4618      	mov	r0, r3
 800ec76:	f007 f999 	bl	8015fac <tcp_output>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800ec7e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ec82:	f113 0f04 	cmn.w	r3, #4
 800ec86:	d12c      	bne.n	800ece2 <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ec88:	7b3b      	ldrb	r3, [r7, #12]
 800ec8a:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	76fb      	strb	r3, [r7, #27]
 800ec90:	e027      	b.n	800ece2 <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800ec92:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ec96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec9a:	d120      	bne.n	800ecde <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	685b      	ldr	r3, [r3, #4]
 800eca0:	4618      	mov	r0, r3
 800eca2:	f007 f983 	bl	8015fac <tcp_output>
 800eca6:	4603      	mov	r3, r0
 800eca8:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800ecaa:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ecae:	f113 0f04 	cmn.w	r3, #4
 800ecb2:	d104      	bne.n	800ecbe <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800ecb4:	7b7b      	ldrb	r3, [r7, #13]
 800ecb6:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecb8:	2301      	movs	r3, #1
 800ecba:	76fb      	strb	r3, [r7, #27]
 800ecbc:	e011      	b.n	800ece2 <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800ecbe:	7e3b      	ldrb	r3, [r7, #24]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d00e      	beq.n	800ece2 <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	6a1b      	ldr	r3, [r3, #32]
 800ecc8:	699b      	ldr	r3, [r3, #24]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d102      	bne.n	800ecd4 <lwip_netconn_do_writemore+0x348>
 800ecce:	f06f 0306 	mvn.w	r3, #6
 800ecd2:	e000      	b.n	800ecd6 <lwip_netconn_do_writemore+0x34a>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800ecd8:	2301      	movs	r3, #1
 800ecda:	76fb      	strb	r3, [r7, #27]
 800ecdc:	e001      	b.n	800ece2 <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800ecde:	2301      	movs	r3, #1
 800ece0:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800ece2:	7efb      	ldrb	r3, [r7, #27]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d015      	beq.n	800ed14 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	6a1b      	ldr	r3, [r3, #32]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	330c      	adds	r3, #12
 800ecf0:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6a1b      	ldr	r3, [r3, #32]
 800ecf6:	7ffa      	ldrb	r2, [r7, #31]
 800ecf8:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	2200      	movs	r2, #0
 800ed04:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800ed06:	78fb      	ldrb	r3, [r7, #3]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d006      	beq.n	800ed1a <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800ed0c:	68b8      	ldr	r0, [r7, #8]
 800ed0e:	f00b fb0d 	bl	801a32c <sys_sem_signal>
 800ed12:	e002      	b.n	800ed1a <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800ed14:	f04f 33ff 	mov.w	r3, #4294967295
 800ed18:	e000      	b.n	800ed1c <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800ed1a:	2300      	movs	r3, #0
}
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	3720      	adds	r7, #32
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}

0800ed24 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b084      	sub	sp, #16
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	785b      	ldrb	r3, [r3, #1]
 800ed36:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	685b      	ldr	r3, [r3, #4]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d069      	beq.n	800ee16 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800ed4c:	2b10      	cmp	r3, #16
 800ed4e:	d162      	bne.n	800ee16 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800ed54:	2b03      	cmp	r3, #3
 800ed56:	d002      	beq.n	800ed5e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800ed58:	7afb      	ldrb	r3, [r7, #11]
 800ed5a:	2b02      	cmp	r3, #2
 800ed5c:	d05b      	beq.n	800ee16 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800ed5e:	7afb      	ldrb	r3, [r7, #11]
 800ed60:	2b03      	cmp	r3, #3
 800ed62:	d103      	bne.n	800ed6c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	22f5      	movs	r2, #245	; 0xf5
 800ed68:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800ed6a:	e059      	b.n	800ee20 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800ed6c:	7afb      	ldrb	r3, [r7, #11]
 800ed6e:	2b01      	cmp	r3, #1
 800ed70:	d103      	bne.n	800ed7a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	22fb      	movs	r2, #251	; 0xfb
 800ed76:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800ed78:	e052      	b.n	800ee20 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	7a1b      	ldrb	r3, [r3, #8]
 800ed7e:	f003 0301 	and.w	r3, r3, #1
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d004      	beq.n	800ed90 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	f7ff fa76 	bl	800e27c <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	6a1b      	ldr	r3, [r3, #32]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d006      	beq.n	800eda8 <lwip_netconn_do_close+0x84>
 800ed9a:	4b23      	ldr	r3, [pc, #140]	; (800ee28 <lwip_netconn_do_close+0x104>)
 800ed9c:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800eda0:	4922      	ldr	r1, [pc, #136]	; (800ee2c <lwip_netconn_do_close+0x108>)
 800eda2:	4823      	ldr	r0, [pc, #140]	; (800ee30 <lwip_netconn_do_close+0x10c>)
 800eda4:	f00b fdc6 	bl	801a934 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	2204      	movs	r2, #4
 800edae:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	68fa      	ldr	r2, [r7, #12]
 800edb6:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	2100      	movs	r1, #0
 800edbe:	4618      	mov	r0, r3
 800edc0:	f7ff fada 	bl	800e378 <lwip_netconn_do_close_internal>
 800edc4:	4603      	mov	r3, r0
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d029      	beq.n	800ee1e <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	785b      	ldrb	r3, [r3, #1]
 800edd0:	2b04      	cmp	r3, #4
 800edd2:	d006      	beq.n	800ede2 <lwip_netconn_do_close+0xbe>
 800edd4:	4b14      	ldr	r3, [pc, #80]	; (800ee28 <lwip_netconn_do_close+0x104>)
 800edd6:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800edda:	4916      	ldr	r1, [pc, #88]	; (800ee34 <lwip_netconn_do_close+0x110>)
 800eddc:	4814      	ldr	r0, [pc, #80]	; (800ee30 <lwip_netconn_do_close+0x10c>)
 800edde:	f00b fda9 	bl	801a934 <iprintf>
        UNLOCK_TCPIP_CORE();
 800ede2:	4815      	ldr	r0, [pc, #84]	; (800ee38 <lwip_netconn_do_close+0x114>)
 800ede4:	f00b fb13 	bl	801a40e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	330c      	adds	r3, #12
 800edee:	2100      	movs	r1, #0
 800edf0:	4618      	mov	r0, r3
 800edf2:	f00b fa6a 	bl	801a2ca <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800edf6:	4810      	ldr	r0, [pc, #64]	; (800ee38 <lwip_netconn_do_close+0x114>)
 800edf8:	f00b fafa 	bl	801a3f0 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	785b      	ldrb	r3, [r3, #1]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d00b      	beq.n	800ee1e <lwip_netconn_do_close+0xfa>
 800ee06:	4b08      	ldr	r3, [pc, #32]	; (800ee28 <lwip_netconn_do_close+0x104>)
 800ee08:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800ee0c:	4909      	ldr	r1, [pc, #36]	; (800ee34 <lwip_netconn_do_close+0x110>)
 800ee0e:	4808      	ldr	r0, [pc, #32]	; (800ee30 <lwip_netconn_do_close+0x10c>)
 800ee10:	f00b fd90 	bl	801a934 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800ee14:	e003      	b.n	800ee1e <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	22f5      	movs	r2, #245	; 0xf5
 800ee1a:	711a      	strb	r2, [r3, #4]
 800ee1c:	e000      	b.n	800ee20 <lwip_netconn_do_close+0xfc>
      return;
 800ee1e:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ee20:	3710      	adds	r7, #16
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}
 800ee26:	bf00      	nop
 800ee28:	0801bf08 	.word	0x0801bf08
 800ee2c:	0801c2ac 	.word	0x0801c2ac
 800ee30:	0801bf4c 	.word	0x0801bf4c
 800ee34:	0801c2c8 	.word	0x0801c2c8
 800ee38:	2000a370 	.word	0x2000a370

0800ee3c <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b082      	sub	sp, #8
 800ee40:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ee42:	2006      	movs	r0, #6
 800ee44:	f000 ff30 	bl	800fca8 <memp_malloc>
 800ee48:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d004      	beq.n	800ee5a <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800ee50:	2210      	movs	r2, #16
 800ee52:	2100      	movs	r1, #0
 800ee54:	6878      	ldr	r0, [r7, #4]
 800ee56:	f00b fc85 	bl	801a764 <memset>
  }
  return buf;
 800ee5a:	687b      	ldr	r3, [r7, #4]
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	3708      	adds	r7, #8
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}

0800ee64 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800ee64:	b580      	push	{r7, lr}
 800ee66:	b082      	sub	sp, #8
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d013      	beq.n	800ee9a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d00b      	beq.n	800ee92 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	4618      	mov	r0, r3
 800ee80:	f001 fda4 	bl	80109cc <pbuf_free>
      buf->p = buf->ptr = NULL;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2200      	movs	r2, #0
 800ee88:	605a      	str	r2, [r3, #4]
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	685a      	ldr	r2, [r3, #4]
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800ee92:	6879      	ldr	r1, [r7, #4]
 800ee94:	2006      	movs	r0, #6
 800ee96:	f000 ff59 	bl	800fd4c <memp_free>
  }
}
 800ee9a:	bf00      	nop
 800ee9c:	3708      	adds	r7, #8
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}
	...

0800eea4 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b084      	sub	sp, #16
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	60f8      	str	r0, [r7, #12]
 800eeac:	60b9      	str	r1, [r7, #8]
 800eeae:	4613      	mov	r3, r2
 800eeb0:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d108      	bne.n	800eeca <netbuf_ref+0x26>
 800eeb8:	4b1c      	ldr	r3, [pc, #112]	; (800ef2c <netbuf_ref+0x88>)
 800eeba:	2299      	movs	r2, #153	; 0x99
 800eebc:	491c      	ldr	r1, [pc, #112]	; (800ef30 <netbuf_ref+0x8c>)
 800eebe:	481d      	ldr	r0, [pc, #116]	; (800ef34 <netbuf_ref+0x90>)
 800eec0:	f00b fd38 	bl	801a934 <iprintf>
 800eec4:	f06f 030f 	mvn.w	r3, #15
 800eec8:	e02b      	b.n	800ef22 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d004      	beq.n	800eedc <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	4618      	mov	r0, r3
 800eed8:	f001 fd78 	bl	80109cc <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800eedc:	2241      	movs	r2, #65	; 0x41
 800eede:	2100      	movs	r1, #0
 800eee0:	2036      	movs	r0, #54	; 0x36
 800eee2:	f001 fa8f 	bl	8010404 <pbuf_alloc>
 800eee6:	4602      	mov	r2, r0
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d105      	bne.n	800ef00 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	2200      	movs	r2, #0
 800eef8:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800eefa:	f04f 33ff 	mov.w	r3, #4294967295
 800eefe:	e010      	b.n	800ef22 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	68ba      	ldr	r2, [r7, #8]
 800ef06:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	88fa      	ldrh	r2, [r7, #6]
 800ef0e:	811a      	strh	r2, [r3, #8]
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	6812      	ldr	r2, [r2, #0]
 800ef14:	891b      	ldrh	r3, [r3, #8]
 800ef16:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	681a      	ldr	r2, [r3, #0]
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800ef20:	2300      	movs	r3, #0
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
 800ef2a:	bf00      	nop
 800ef2c:	0801c460 	.word	0x0801c460
 800ef30:	0801c518 	.word	0x0801c518
 800ef34:	0801c4b0 	.word	0x0801c4b0

0800ef38 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b084      	sub	sp, #16
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	60f8      	str	r0, [r7, #12]
 800ef40:	60b9      	str	r1, [r7, #8]
 800ef42:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d108      	bne.n	800ef5c <netbuf_data+0x24>
 800ef4a:	4b1b      	ldr	r3, [pc, #108]	; (800efb8 <netbuf_data+0x80>)
 800ef4c:	22c6      	movs	r2, #198	; 0xc6
 800ef4e:	491b      	ldr	r1, [pc, #108]	; (800efbc <netbuf_data+0x84>)
 800ef50:	481b      	ldr	r0, [pc, #108]	; (800efc0 <netbuf_data+0x88>)
 800ef52:	f00b fcef 	bl	801a934 <iprintf>
 800ef56:	f06f 030f 	mvn.w	r3, #15
 800ef5a:	e029      	b.n	800efb0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800ef5c:	68bb      	ldr	r3, [r7, #8]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d108      	bne.n	800ef74 <netbuf_data+0x3c>
 800ef62:	4b15      	ldr	r3, [pc, #84]	; (800efb8 <netbuf_data+0x80>)
 800ef64:	22c7      	movs	r2, #199	; 0xc7
 800ef66:	4917      	ldr	r1, [pc, #92]	; (800efc4 <netbuf_data+0x8c>)
 800ef68:	4815      	ldr	r0, [pc, #84]	; (800efc0 <netbuf_data+0x88>)
 800ef6a:	f00b fce3 	bl	801a934 <iprintf>
 800ef6e:	f06f 030f 	mvn.w	r3, #15
 800ef72:	e01d      	b.n	800efb0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d108      	bne.n	800ef8c <netbuf_data+0x54>
 800ef7a:	4b0f      	ldr	r3, [pc, #60]	; (800efb8 <netbuf_data+0x80>)
 800ef7c:	22c8      	movs	r2, #200	; 0xc8
 800ef7e:	4912      	ldr	r1, [pc, #72]	; (800efc8 <netbuf_data+0x90>)
 800ef80:	480f      	ldr	r0, [pc, #60]	; (800efc0 <netbuf_data+0x88>)
 800ef82:	f00b fcd7 	bl	801a934 <iprintf>
 800ef86:	f06f 030f 	mvn.w	r3, #15
 800ef8a:	e011      	b.n	800efb0 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	685b      	ldr	r3, [r3, #4]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d102      	bne.n	800ef9a <netbuf_data+0x62>
    return ERR_BUF;
 800ef94:	f06f 0301 	mvn.w	r3, #1
 800ef98:	e00a      	b.n	800efb0 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	685a      	ldr	r2, [r3, #4]
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	895a      	ldrh	r2, [r3, #10]
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800efae:	2300      	movs	r3, #0
}
 800efb0:	4618      	mov	r0, r3
 800efb2:	3710      	adds	r7, #16
 800efb4:	46bd      	mov	sp, r7
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	0801c460 	.word	0x0801c460
 800efbc:	0801c568 	.word	0x0801c568
 800efc0:	0801c4b0 	.word	0x0801c4b0
 800efc4:	0801c584 	.word	0x0801c584
 800efc8:	0801c5a4 	.word	0x0801c5a4

0800efcc <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b084      	sub	sp, #16
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
 800efd4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800efd6:	f008 f8a1 	bl	801711c <sys_timeouts_sleeptime>
 800efda:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efe2:	d10b      	bne.n	800effc <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800efe4:	4813      	ldr	r0, [pc, #76]	; (800f034 <tcpip_timeouts_mbox_fetch+0x68>)
 800efe6:	f00b fa12 	bl	801a40e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800efea:	2200      	movs	r2, #0
 800efec:	6839      	ldr	r1, [r7, #0]
 800efee:	6878      	ldr	r0, [r7, #4]
 800eff0:	f00b f8ca 	bl	801a188 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800eff4:	480f      	ldr	r0, [pc, #60]	; (800f034 <tcpip_timeouts_mbox_fetch+0x68>)
 800eff6:	f00b f9fb 	bl	801a3f0 <sys_mutex_lock>
    return;
 800effa:	e018      	b.n	800f02e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d102      	bne.n	800f008 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800f002:	f008 f851 	bl	80170a8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f006:	e7e6      	b.n	800efd6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800f008:	480a      	ldr	r0, [pc, #40]	; (800f034 <tcpip_timeouts_mbox_fetch+0x68>)
 800f00a:	f00b fa00 	bl	801a40e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800f00e:	68fa      	ldr	r2, [r7, #12]
 800f010:	6839      	ldr	r1, [r7, #0]
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f00b f8b8 	bl	801a188 <sys_arch_mbox_fetch>
 800f018:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800f01a:	4806      	ldr	r0, [pc, #24]	; (800f034 <tcpip_timeouts_mbox_fetch+0x68>)
 800f01c:	f00b f9e8 	bl	801a3f0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800f020:	68bb      	ldr	r3, [r7, #8]
 800f022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f026:	d102      	bne.n	800f02e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800f028:	f008 f83e 	bl	80170a8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f02c:	e7d3      	b.n	800efd6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800f02e:	3710      	adds	r7, #16
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}
 800f034:	2000a370 	.word	0x2000a370

0800f038 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800f040:	4810      	ldr	r0, [pc, #64]	; (800f084 <tcpip_thread+0x4c>)
 800f042:	f00b f9d5 	bl	801a3f0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800f046:	4b10      	ldr	r3, [pc, #64]	; (800f088 <tcpip_thread+0x50>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d005      	beq.n	800f05a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800f04e:	4b0e      	ldr	r3, [pc, #56]	; (800f088 <tcpip_thread+0x50>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	4a0e      	ldr	r2, [pc, #56]	; (800f08c <tcpip_thread+0x54>)
 800f054:	6812      	ldr	r2, [r2, #0]
 800f056:	4610      	mov	r0, r2
 800f058:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f05a:	f107 030c 	add.w	r3, r7, #12
 800f05e:	4619      	mov	r1, r3
 800f060:	480b      	ldr	r0, [pc, #44]	; (800f090 <tcpip_thread+0x58>)
 800f062:	f7ff ffb3 	bl	800efcc <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d106      	bne.n	800f07a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f06c:	4b09      	ldr	r3, [pc, #36]	; (800f094 <tcpip_thread+0x5c>)
 800f06e:	2291      	movs	r2, #145	; 0x91
 800f070:	4909      	ldr	r1, [pc, #36]	; (800f098 <tcpip_thread+0x60>)
 800f072:	480a      	ldr	r0, [pc, #40]	; (800f09c <tcpip_thread+0x64>)
 800f074:	f00b fc5e 	bl	801a934 <iprintf>
      continue;
 800f078:	e003      	b.n	800f082 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	4618      	mov	r0, r3
 800f07e:	f000 f80f 	bl	800f0a0 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f082:	e7ea      	b.n	800f05a <tcpip_thread+0x22>
 800f084:	2000a370 	.word	0x2000a370
 800f088:	2000a364 	.word	0x2000a364
 800f08c:	2000a368 	.word	0x2000a368
 800f090:	2000a36c 	.word	0x2000a36c
 800f094:	0801c5f8 	.word	0x0801c5f8
 800f098:	0801c628 	.word	0x0801c628
 800f09c:	0801c648 	.word	0x0801c648

0800f0a0 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b082      	sub	sp, #8
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	781b      	ldrb	r3, [r3, #0]
 800f0ac:	2b02      	cmp	r3, #2
 800f0ae:	d026      	beq.n	800f0fe <tcpip_thread_handle_msg+0x5e>
 800f0b0:	2b02      	cmp	r3, #2
 800f0b2:	dc2b      	bgt.n	800f10c <tcpip_thread_handle_msg+0x6c>
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d002      	beq.n	800f0be <tcpip_thread_handle_msg+0x1e>
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	d015      	beq.n	800f0e8 <tcpip_thread_handle_msg+0x48>
 800f0bc:	e026      	b.n	800f10c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	68db      	ldr	r3, [r3, #12]
 800f0c2:	687a      	ldr	r2, [r7, #4]
 800f0c4:	6850      	ldr	r0, [r2, #4]
 800f0c6:	687a      	ldr	r2, [r7, #4]
 800f0c8:	6892      	ldr	r2, [r2, #8]
 800f0ca:	4611      	mov	r1, r2
 800f0cc:	4798      	blx	r3
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d004      	beq.n	800f0de <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f001 fc77 	bl	80109cc <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f0de:	6879      	ldr	r1, [r7, #4]
 800f0e0:	2009      	movs	r0, #9
 800f0e2:	f000 fe33 	bl	800fd4c <memp_free>
      break;
 800f0e6:	e018      	b.n	800f11a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	685b      	ldr	r3, [r3, #4]
 800f0ec:	687a      	ldr	r2, [r7, #4]
 800f0ee:	6892      	ldr	r2, [r2, #8]
 800f0f0:	4610      	mov	r0, r2
 800f0f2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f0f4:	6879      	ldr	r1, [r7, #4]
 800f0f6:	2008      	movs	r0, #8
 800f0f8:	f000 fe28 	bl	800fd4c <memp_free>
      break;
 800f0fc:	e00d      	b.n	800f11a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	685b      	ldr	r3, [r3, #4]
 800f102:	687a      	ldr	r2, [r7, #4]
 800f104:	6892      	ldr	r2, [r2, #8]
 800f106:	4610      	mov	r0, r2
 800f108:	4798      	blx	r3
      break;
 800f10a:	e006      	b.n	800f11a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f10c:	4b05      	ldr	r3, [pc, #20]	; (800f124 <tcpip_thread_handle_msg+0x84>)
 800f10e:	22cf      	movs	r2, #207	; 0xcf
 800f110:	4905      	ldr	r1, [pc, #20]	; (800f128 <tcpip_thread_handle_msg+0x88>)
 800f112:	4806      	ldr	r0, [pc, #24]	; (800f12c <tcpip_thread_handle_msg+0x8c>)
 800f114:	f00b fc0e 	bl	801a934 <iprintf>
      break;
 800f118:	bf00      	nop
  }
}
 800f11a:	bf00      	nop
 800f11c:	3708      	adds	r7, #8
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}
 800f122:	bf00      	nop
 800f124:	0801c5f8 	.word	0x0801c5f8
 800f128:	0801c628 	.word	0x0801c628
 800f12c:	0801c648 	.word	0x0801c648

0800f130 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800f130:	b580      	push	{r7, lr}
 800f132:	b086      	sub	sp, #24
 800f134:	af00      	add	r7, sp, #0
 800f136:	60f8      	str	r0, [r7, #12]
 800f138:	60b9      	str	r1, [r7, #8]
 800f13a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f13c:	481a      	ldr	r0, [pc, #104]	; (800f1a8 <tcpip_inpkt+0x78>)
 800f13e:	f00b f87e 	bl	801a23e <sys_mbox_valid>
 800f142:	4603      	mov	r3, r0
 800f144:	2b00      	cmp	r3, #0
 800f146:	d105      	bne.n	800f154 <tcpip_inpkt+0x24>
 800f148:	4b18      	ldr	r3, [pc, #96]	; (800f1ac <tcpip_inpkt+0x7c>)
 800f14a:	22fc      	movs	r2, #252	; 0xfc
 800f14c:	4918      	ldr	r1, [pc, #96]	; (800f1b0 <tcpip_inpkt+0x80>)
 800f14e:	4819      	ldr	r0, [pc, #100]	; (800f1b4 <tcpip_inpkt+0x84>)
 800f150:	f00b fbf0 	bl	801a934 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800f154:	2009      	movs	r0, #9
 800f156:	f000 fda7 	bl	800fca8 <memp_malloc>
 800f15a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d102      	bne.n	800f168 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800f162:	f04f 33ff 	mov.w	r3, #4294967295
 800f166:	e01a      	b.n	800f19e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800f168:	697b      	ldr	r3, [r7, #20]
 800f16a:	2200      	movs	r2, #0
 800f16c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800f16e:	697b      	ldr	r3, [r7, #20]
 800f170:	68fa      	ldr	r2, [r7, #12]
 800f172:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800f174:	697b      	ldr	r3, [r7, #20]
 800f176:	68ba      	ldr	r2, [r7, #8]
 800f178:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800f17a:	697b      	ldr	r3, [r7, #20]
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	4809      	ldr	r0, [pc, #36]	; (800f1a8 <tcpip_inpkt+0x78>)
 800f184:	f00a ffe6 	bl	801a154 <sys_mbox_trypost>
 800f188:	4603      	mov	r3, r0
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d006      	beq.n	800f19c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f18e:	6979      	ldr	r1, [r7, #20]
 800f190:	2009      	movs	r0, #9
 800f192:	f000 fddb 	bl	800fd4c <memp_free>
    return ERR_MEM;
 800f196:	f04f 33ff 	mov.w	r3, #4294967295
 800f19a:	e000      	b.n	800f19e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800f19c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800f19e:	4618      	mov	r0, r3
 800f1a0:	3718      	adds	r7, #24
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}
 800f1a6:	bf00      	nop
 800f1a8:	2000a36c 	.word	0x2000a36c
 800f1ac:	0801c5f8 	.word	0x0801c5f8
 800f1b0:	0801c670 	.word	0x0801c670
 800f1b4:	0801c648 	.word	0x0801c648

0800f1b8 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b082      	sub	sp, #8
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
 800f1c0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f1c8:	f003 0318 	and.w	r3, r3, #24
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d006      	beq.n	800f1de <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800f1d0:	4a08      	ldr	r2, [pc, #32]	; (800f1f4 <tcpip_input+0x3c>)
 800f1d2:	6839      	ldr	r1, [r7, #0]
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7ff ffab 	bl	800f130 <tcpip_inpkt>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	e005      	b.n	800f1ea <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800f1de:	4a06      	ldr	r2, [pc, #24]	; (800f1f8 <tcpip_input+0x40>)
 800f1e0:	6839      	ldr	r1, [r7, #0]
 800f1e2:	6878      	ldr	r0, [r7, #4]
 800f1e4:	f7ff ffa4 	bl	800f130 <tcpip_inpkt>
 800f1e8:	4603      	mov	r3, r0
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3708      	adds	r7, #8
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
 800f1f2:	bf00      	nop
 800f1f4:	08019f41 	.word	0x08019f41
 800f1f8:	08018e49 	.word	0x08018e49

0800f1fc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b084      	sub	sp, #16
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f206:	4819      	ldr	r0, [pc, #100]	; (800f26c <tcpip_try_callback+0x70>)
 800f208:	f00b f819 	bl	801a23e <sys_mbox_valid>
 800f20c:	4603      	mov	r3, r0
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d106      	bne.n	800f220 <tcpip_try_callback+0x24>
 800f212:	4b17      	ldr	r3, [pc, #92]	; (800f270 <tcpip_try_callback+0x74>)
 800f214:	f240 125d 	movw	r2, #349	; 0x15d
 800f218:	4916      	ldr	r1, [pc, #88]	; (800f274 <tcpip_try_callback+0x78>)
 800f21a:	4817      	ldr	r0, [pc, #92]	; (800f278 <tcpip_try_callback+0x7c>)
 800f21c:	f00b fb8a 	bl	801a934 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800f220:	2008      	movs	r0, #8
 800f222:	f000 fd41 	bl	800fca8 <memp_malloc>
 800f226:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d102      	bne.n	800f234 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800f22e:	f04f 33ff 	mov.w	r3, #4294967295
 800f232:	e017      	b.n	800f264 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	2201      	movs	r2, #1
 800f238:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	687a      	ldr	r2, [r7, #4]
 800f23e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	683a      	ldr	r2, [r7, #0]
 800f244:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f246:	68f9      	ldr	r1, [r7, #12]
 800f248:	4808      	ldr	r0, [pc, #32]	; (800f26c <tcpip_try_callback+0x70>)
 800f24a:	f00a ff83 	bl	801a154 <sys_mbox_trypost>
 800f24e:	4603      	mov	r3, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	d006      	beq.n	800f262 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800f254:	68f9      	ldr	r1, [r7, #12]
 800f256:	2008      	movs	r0, #8
 800f258:	f000 fd78 	bl	800fd4c <memp_free>
    return ERR_MEM;
 800f25c:	f04f 33ff 	mov.w	r3, #4294967295
 800f260:	e000      	b.n	800f264 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800f262:	2300      	movs	r3, #0
}
 800f264:	4618      	mov	r0, r3
 800f266:	3710      	adds	r7, #16
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}
 800f26c:	2000a36c 	.word	0x2000a36c
 800f270:	0801c5f8 	.word	0x0801c5f8
 800f274:	0801c670 	.word	0x0801c670
 800f278:	0801c648 	.word	0x0801c648

0800f27c <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b084      	sub	sp, #16
 800f280:	af00      	add	r7, sp, #0
 800f282:	60f8      	str	r0, [r7, #12]
 800f284:	60b9      	str	r1, [r7, #8]
 800f286:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800f288:	4806      	ldr	r0, [pc, #24]	; (800f2a4 <tcpip_send_msg_wait_sem+0x28>)
 800f28a:	f00b f8b1 	bl	801a3f0 <sys_mutex_lock>
  fn(apimsg);
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	68b8      	ldr	r0, [r7, #8]
 800f292:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800f294:	4803      	ldr	r0, [pc, #12]	; (800f2a4 <tcpip_send_msg_wait_sem+0x28>)
 800f296:	f00b f8ba 	bl	801a40e <sys_mutex_unlock>
  return ERR_OK;
 800f29a:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3710      	adds	r7, #16
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}
 800f2a4:	2000a370 	.word	0x2000a370

0800f2a8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b084      	sub	sp, #16
 800f2ac:	af02      	add	r7, sp, #8
 800f2ae:	6078      	str	r0, [r7, #4]
 800f2b0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800f2b2:	f000 f871 	bl	800f398 <lwip_init>

  tcpip_init_done = initfunc;
 800f2b6:	4a17      	ldr	r2, [pc, #92]	; (800f314 <tcpip_init+0x6c>)
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800f2bc:	4a16      	ldr	r2, [pc, #88]	; (800f318 <tcpip_init+0x70>)
 800f2be:	683b      	ldr	r3, [r7, #0]
 800f2c0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800f2c2:	2106      	movs	r1, #6
 800f2c4:	4815      	ldr	r0, [pc, #84]	; (800f31c <tcpip_init+0x74>)
 800f2c6:	f00a ff11 	bl	801a0ec <sys_mbox_new>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d006      	beq.n	800f2de <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800f2d0:	4b13      	ldr	r3, [pc, #76]	; (800f320 <tcpip_init+0x78>)
 800f2d2:	f240 2261 	movw	r2, #609	; 0x261
 800f2d6:	4913      	ldr	r1, [pc, #76]	; (800f324 <tcpip_init+0x7c>)
 800f2d8:	4813      	ldr	r0, [pc, #76]	; (800f328 <tcpip_init+0x80>)
 800f2da:	f00b fb2b 	bl	801a934 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800f2de:	4813      	ldr	r0, [pc, #76]	; (800f32c <tcpip_init+0x84>)
 800f2e0:	f00b f86a 	bl	801a3b8 <sys_mutex_new>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d006      	beq.n	800f2f8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800f2ea:	4b0d      	ldr	r3, [pc, #52]	; (800f320 <tcpip_init+0x78>)
 800f2ec:	f240 2265 	movw	r2, #613	; 0x265
 800f2f0:	490f      	ldr	r1, [pc, #60]	; (800f330 <tcpip_init+0x88>)
 800f2f2:	480d      	ldr	r0, [pc, #52]	; (800f328 <tcpip_init+0x80>)
 800f2f4:	f00b fb1e 	bl	801a934 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	9300      	str	r3, [sp, #0]
 800f2fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f300:	2200      	movs	r2, #0
 800f302:	490c      	ldr	r1, [pc, #48]	; (800f334 <tcpip_init+0x8c>)
 800f304:	480c      	ldr	r0, [pc, #48]	; (800f338 <tcpip_init+0x90>)
 800f306:	f00b f88f 	bl	801a428 <sys_thread_new>
}
 800f30a:	bf00      	nop
 800f30c:	3708      	adds	r7, #8
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}
 800f312:	bf00      	nop
 800f314:	2000a364 	.word	0x2000a364
 800f318:	2000a368 	.word	0x2000a368
 800f31c:	2000a36c 	.word	0x2000a36c
 800f320:	0801c5f8 	.word	0x0801c5f8
 800f324:	0801c680 	.word	0x0801c680
 800f328:	0801c648 	.word	0x0801c648
 800f32c:	2000a370 	.word	0x2000a370
 800f330:	0801c6a4 	.word	0x0801c6a4
 800f334:	0800f039 	.word	0x0800f039
 800f338:	0801c6c8 	.word	0x0801c6c8

0800f33c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b083      	sub	sp, #12
 800f340:	af00      	add	r7, sp, #0
 800f342:	4603      	mov	r3, r0
 800f344:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f346:	88fb      	ldrh	r3, [r7, #6]
 800f348:	021b      	lsls	r3, r3, #8
 800f34a:	b21a      	sxth	r2, r3
 800f34c:	88fb      	ldrh	r3, [r7, #6]
 800f34e:	0a1b      	lsrs	r3, r3, #8
 800f350:	b29b      	uxth	r3, r3
 800f352:	b21b      	sxth	r3, r3
 800f354:	4313      	orrs	r3, r2
 800f356:	b21b      	sxth	r3, r3
 800f358:	b29b      	uxth	r3, r3
}
 800f35a:	4618      	mov	r0, r3
 800f35c:	370c      	adds	r7, #12
 800f35e:	46bd      	mov	sp, r7
 800f360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f364:	4770      	bx	lr

0800f366 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f366:	b480      	push	{r7}
 800f368:	b083      	sub	sp, #12
 800f36a:	af00      	add	r7, sp, #0
 800f36c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	061a      	lsls	r2, r3, #24
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	021b      	lsls	r3, r3, #8
 800f376:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f37a:	431a      	orrs	r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	0a1b      	lsrs	r3, r3, #8
 800f380:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f384:	431a      	orrs	r2, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	0e1b      	lsrs	r3, r3, #24
 800f38a:	4313      	orrs	r3, r2
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	370c      	adds	r7, #12
 800f390:	46bd      	mov	sp, r7
 800f392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f396:	4770      	bx	lr

0800f398 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b082      	sub	sp, #8
 800f39c:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800f3a2:	f00a fffb 	bl	801a39c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800f3a6:	f000 f8d5 	bl	800f554 <mem_init>
  memp_init();
 800f3aa:	f000 fc31 	bl	800fc10 <memp_init>
  pbuf_init();
  netif_init();
 800f3ae:	f000 fcf7 	bl	800fda0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f3b2:	f007 feeb 	bl	801718c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f3b6:	f001 fdb3 	bl	8010f20 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f3ba:	f007 fe2d 	bl	8017018 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f3be:	bf00      	nop
 800f3c0:	3708      	adds	r7, #8
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	bd80      	pop	{r7, pc}
	...

0800f3c8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f3c8:	b480      	push	{r7}
 800f3ca:	b083      	sub	sp, #12
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f3d2:	4b05      	ldr	r3, [pc, #20]	; (800f3e8 <ptr_to_mem+0x20>)
 800f3d4:	681a      	ldr	r2, [r3, #0]
 800f3d6:	88fb      	ldrh	r3, [r7, #6]
 800f3d8:	4413      	add	r3, r2
}
 800f3da:	4618      	mov	r0, r3
 800f3dc:	370c      	adds	r7, #12
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e4:	4770      	bx	lr
 800f3e6:	bf00      	nop
 800f3e8:	2000a9e0 	.word	0x2000a9e0

0800f3ec <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f3ec:	b480      	push	{r7}
 800f3ee:	b083      	sub	sp, #12
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f3f4:	4b05      	ldr	r3, [pc, #20]	; (800f40c <mem_to_ptr+0x20>)
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	687a      	ldr	r2, [r7, #4]
 800f3fa:	1ad3      	subs	r3, r2, r3
 800f3fc:	b29b      	uxth	r3, r3
}
 800f3fe:	4618      	mov	r0, r3
 800f400:	370c      	adds	r7, #12
 800f402:	46bd      	mov	sp, r7
 800f404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f408:	4770      	bx	lr
 800f40a:	bf00      	nop
 800f40c:	2000a9e0 	.word	0x2000a9e0

0800f410 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f410:	b590      	push	{r4, r7, lr}
 800f412:	b085      	sub	sp, #20
 800f414:	af00      	add	r7, sp, #0
 800f416:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f418:	4b45      	ldr	r3, [pc, #276]	; (800f530 <plug_holes+0x120>)
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	429a      	cmp	r2, r3
 800f420:	d206      	bcs.n	800f430 <plug_holes+0x20>
 800f422:	4b44      	ldr	r3, [pc, #272]	; (800f534 <plug_holes+0x124>)
 800f424:	f240 12df 	movw	r2, #479	; 0x1df
 800f428:	4943      	ldr	r1, [pc, #268]	; (800f538 <plug_holes+0x128>)
 800f42a:	4844      	ldr	r0, [pc, #272]	; (800f53c <plug_holes+0x12c>)
 800f42c:	f00b fa82 	bl	801a934 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f430:	4b43      	ldr	r3, [pc, #268]	; (800f540 <plug_holes+0x130>)
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	687a      	ldr	r2, [r7, #4]
 800f436:	429a      	cmp	r2, r3
 800f438:	d306      	bcc.n	800f448 <plug_holes+0x38>
 800f43a:	4b3e      	ldr	r3, [pc, #248]	; (800f534 <plug_holes+0x124>)
 800f43c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f440:	4940      	ldr	r1, [pc, #256]	; (800f544 <plug_holes+0x134>)
 800f442:	483e      	ldr	r0, [pc, #248]	; (800f53c <plug_holes+0x12c>)
 800f444:	f00b fa76 	bl	801a934 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	791b      	ldrb	r3, [r3, #4]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d006      	beq.n	800f45e <plug_holes+0x4e>
 800f450:	4b38      	ldr	r3, [pc, #224]	; (800f534 <plug_holes+0x124>)
 800f452:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f456:	493c      	ldr	r1, [pc, #240]	; (800f548 <plug_holes+0x138>)
 800f458:	4838      	ldr	r0, [pc, #224]	; (800f53c <plug_holes+0x12c>)
 800f45a:	f00b fa6b 	bl	801a934 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	881b      	ldrh	r3, [r3, #0]
 800f462:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f466:	d906      	bls.n	800f476 <plug_holes+0x66>
 800f468:	4b32      	ldr	r3, [pc, #200]	; (800f534 <plug_holes+0x124>)
 800f46a:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f46e:	4937      	ldr	r1, [pc, #220]	; (800f54c <plug_holes+0x13c>)
 800f470:	4832      	ldr	r0, [pc, #200]	; (800f53c <plug_holes+0x12c>)
 800f472:	f00b fa5f 	bl	801a934 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	881b      	ldrh	r3, [r3, #0]
 800f47a:	4618      	mov	r0, r3
 800f47c:	f7ff ffa4 	bl	800f3c8 <ptr_to_mem>
 800f480:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f482:	687a      	ldr	r2, [r7, #4]
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	429a      	cmp	r2, r3
 800f488:	d024      	beq.n	800f4d4 <plug_holes+0xc4>
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	791b      	ldrb	r3, [r3, #4]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d120      	bne.n	800f4d4 <plug_holes+0xc4>
 800f492:	4b2b      	ldr	r3, [pc, #172]	; (800f540 <plug_holes+0x130>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	68fa      	ldr	r2, [r7, #12]
 800f498:	429a      	cmp	r2, r3
 800f49a:	d01b      	beq.n	800f4d4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f49c:	4b2c      	ldr	r3, [pc, #176]	; (800f550 <plug_holes+0x140>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	68fa      	ldr	r2, [r7, #12]
 800f4a2:	429a      	cmp	r2, r3
 800f4a4:	d102      	bne.n	800f4ac <plug_holes+0x9c>
      lfree = mem;
 800f4a6:	4a2a      	ldr	r2, [pc, #168]	; (800f550 <plug_holes+0x140>)
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	881a      	ldrh	r2, [r3, #0]
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	881b      	ldrh	r3, [r3, #0]
 800f4b8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f4bc:	d00a      	beq.n	800f4d4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	881b      	ldrh	r3, [r3, #0]
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	f7ff ff80 	bl	800f3c8 <ptr_to_mem>
 800f4c8:	4604      	mov	r4, r0
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f7ff ff8e 	bl	800f3ec <mem_to_ptr>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	885b      	ldrh	r3, [r3, #2]
 800f4d8:	4618      	mov	r0, r3
 800f4da:	f7ff ff75 	bl	800f3c8 <ptr_to_mem>
 800f4de:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f4e0:	68ba      	ldr	r2, [r7, #8]
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d01f      	beq.n	800f528 <plug_holes+0x118>
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	791b      	ldrb	r3, [r3, #4]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d11b      	bne.n	800f528 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f4f0:	4b17      	ldr	r3, [pc, #92]	; (800f550 <plug_holes+0x140>)
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	687a      	ldr	r2, [r7, #4]
 800f4f6:	429a      	cmp	r2, r3
 800f4f8:	d102      	bne.n	800f500 <plug_holes+0xf0>
      lfree = pmem;
 800f4fa:	4a15      	ldr	r2, [pc, #84]	; (800f550 <plug_holes+0x140>)
 800f4fc:	68bb      	ldr	r3, [r7, #8]
 800f4fe:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	881a      	ldrh	r2, [r3, #0]
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	881b      	ldrh	r3, [r3, #0]
 800f50c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f510:	d00a      	beq.n	800f528 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	881b      	ldrh	r3, [r3, #0]
 800f516:	4618      	mov	r0, r3
 800f518:	f7ff ff56 	bl	800f3c8 <ptr_to_mem>
 800f51c:	4604      	mov	r4, r0
 800f51e:	68b8      	ldr	r0, [r7, #8]
 800f520:	f7ff ff64 	bl	800f3ec <mem_to_ptr>
 800f524:	4603      	mov	r3, r0
 800f526:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f528:	bf00      	nop
 800f52a:	3714      	adds	r7, #20
 800f52c:	46bd      	mov	sp, r7
 800f52e:	bd90      	pop	{r4, r7, pc}
 800f530:	2000a9e0 	.word	0x2000a9e0
 800f534:	0801c6d8 	.word	0x0801c6d8
 800f538:	0801c708 	.word	0x0801c708
 800f53c:	0801c720 	.word	0x0801c720
 800f540:	2000a9e4 	.word	0x2000a9e4
 800f544:	0801c748 	.word	0x0801c748
 800f548:	0801c764 	.word	0x0801c764
 800f54c:	0801c780 	.word	0x0801c780
 800f550:	2000a9ec 	.word	0x2000a9ec

0800f554 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b082      	sub	sp, #8
 800f558:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f55a:	4b1f      	ldr	r3, [pc, #124]	; (800f5d8 <mem_init+0x84>)
 800f55c:	3303      	adds	r3, #3
 800f55e:	f023 0303 	bic.w	r3, r3, #3
 800f562:	461a      	mov	r2, r3
 800f564:	4b1d      	ldr	r3, [pc, #116]	; (800f5dc <mem_init+0x88>)
 800f566:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f568:	4b1c      	ldr	r3, [pc, #112]	; (800f5dc <mem_init+0x88>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f574:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2200      	movs	r2, #0
 800f57a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2200      	movs	r2, #0
 800f580:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f582:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800f586:	f7ff ff1f 	bl	800f3c8 <ptr_to_mem>
 800f58a:	4603      	mov	r3, r0
 800f58c:	4a14      	ldr	r2, [pc, #80]	; (800f5e0 <mem_init+0x8c>)
 800f58e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f590:	4b13      	ldr	r3, [pc, #76]	; (800f5e0 <mem_init+0x8c>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	2201      	movs	r2, #1
 800f596:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f598:	4b11      	ldr	r3, [pc, #68]	; (800f5e0 <mem_init+0x8c>)
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f5a0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f5a2:	4b0f      	ldr	r3, [pc, #60]	; (800f5e0 <mem_init+0x8c>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f5aa:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f5ac:	4b0b      	ldr	r3, [pc, #44]	; (800f5dc <mem_init+0x88>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4a0c      	ldr	r2, [pc, #48]	; (800f5e4 <mem_init+0x90>)
 800f5b2:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800f5b4:	480c      	ldr	r0, [pc, #48]	; (800f5e8 <mem_init+0x94>)
 800f5b6:	f00a feff 	bl	801a3b8 <sys_mutex_new>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d006      	beq.n	800f5ce <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800f5c0:	4b0a      	ldr	r3, [pc, #40]	; (800f5ec <mem_init+0x98>)
 800f5c2:	f240 221f 	movw	r2, #543	; 0x21f
 800f5c6:	490a      	ldr	r1, [pc, #40]	; (800f5f0 <mem_init+0x9c>)
 800f5c8:	480a      	ldr	r0, [pc, #40]	; (800f5f4 <mem_init+0xa0>)
 800f5ca:	f00b f9b3 	bl	801a934 <iprintf>
  }
}
 800f5ce:	bf00      	nop
 800f5d0:	3708      	adds	r7, #8
 800f5d2:	46bd      	mov	sp, r7
 800f5d4:	bd80      	pop	{r7, pc}
 800f5d6:	bf00      	nop
 800f5d8:	2000a38c 	.word	0x2000a38c
 800f5dc:	2000a9e0 	.word	0x2000a9e0
 800f5e0:	2000a9e4 	.word	0x2000a9e4
 800f5e4:	2000a9ec 	.word	0x2000a9ec
 800f5e8:	2000a9e8 	.word	0x2000a9e8
 800f5ec:	0801c6d8 	.word	0x0801c6d8
 800f5f0:	0801c7ac 	.word	0x0801c7ac
 800f5f4:	0801c720 	.word	0x0801c720

0800f5f8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f5f8:	b580      	push	{r7, lr}
 800f5fa:	b086      	sub	sp, #24
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f600:	6878      	ldr	r0, [r7, #4]
 800f602:	f7ff fef3 	bl	800f3ec <mem_to_ptr>
 800f606:	4603      	mov	r3, r0
 800f608:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	881b      	ldrh	r3, [r3, #0]
 800f60e:	4618      	mov	r0, r3
 800f610:	f7ff feda 	bl	800f3c8 <ptr_to_mem>
 800f614:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	885b      	ldrh	r3, [r3, #2]
 800f61a:	4618      	mov	r0, r3
 800f61c:	f7ff fed4 	bl	800f3c8 <ptr_to_mem>
 800f620:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	881b      	ldrh	r3, [r3, #0]
 800f626:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f62a:	d818      	bhi.n	800f65e <mem_link_valid+0x66>
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	885b      	ldrh	r3, [r3, #2]
 800f630:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f634:	d813      	bhi.n	800f65e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f63a:	8afa      	ldrh	r2, [r7, #22]
 800f63c:	429a      	cmp	r2, r3
 800f63e:	d004      	beq.n	800f64a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	881b      	ldrh	r3, [r3, #0]
 800f644:	8afa      	ldrh	r2, [r7, #22]
 800f646:	429a      	cmp	r2, r3
 800f648:	d109      	bne.n	800f65e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f64a:	4b08      	ldr	r3, [pc, #32]	; (800f66c <mem_link_valid+0x74>)
 800f64c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f64e:	693a      	ldr	r2, [r7, #16]
 800f650:	429a      	cmp	r2, r3
 800f652:	d006      	beq.n	800f662 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f654:	693b      	ldr	r3, [r7, #16]
 800f656:	885b      	ldrh	r3, [r3, #2]
 800f658:	8afa      	ldrh	r2, [r7, #22]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d001      	beq.n	800f662 <mem_link_valid+0x6a>
    return 0;
 800f65e:	2300      	movs	r3, #0
 800f660:	e000      	b.n	800f664 <mem_link_valid+0x6c>
  }
  return 1;
 800f662:	2301      	movs	r3, #1
}
 800f664:	4618      	mov	r0, r3
 800f666:	3718      	adds	r7, #24
 800f668:	46bd      	mov	sp, r7
 800f66a:	bd80      	pop	{r7, pc}
 800f66c:	2000a9e4 	.word	0x2000a9e4

0800f670 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f670:	b580      	push	{r7, lr}
 800f672:	b088      	sub	sp, #32
 800f674:	af00      	add	r7, sp, #0
 800f676:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d070      	beq.n	800f760 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f003 0303 	and.w	r3, r3, #3
 800f684:	2b00      	cmp	r3, #0
 800f686:	d00d      	beq.n	800f6a4 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f688:	4b37      	ldr	r3, [pc, #220]	; (800f768 <mem_free+0xf8>)
 800f68a:	f240 2273 	movw	r2, #627	; 0x273
 800f68e:	4937      	ldr	r1, [pc, #220]	; (800f76c <mem_free+0xfc>)
 800f690:	4837      	ldr	r0, [pc, #220]	; (800f770 <mem_free+0x100>)
 800f692:	f00b f94f 	bl	801a934 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f696:	f00a feed 	bl	801a474 <sys_arch_protect>
 800f69a:	60f8      	str	r0, [r7, #12]
 800f69c:	68f8      	ldr	r0, [r7, #12]
 800f69e:	f00a fef7 	bl	801a490 <sys_arch_unprotect>
    return;
 800f6a2:	e05e      	b.n	800f762 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	3b08      	subs	r3, #8
 800f6a8:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f6aa:	4b32      	ldr	r3, [pc, #200]	; (800f774 <mem_free+0x104>)
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	69fa      	ldr	r2, [r7, #28]
 800f6b0:	429a      	cmp	r2, r3
 800f6b2:	d306      	bcc.n	800f6c2 <mem_free+0x52>
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	f103 020c 	add.w	r2, r3, #12
 800f6ba:	4b2f      	ldr	r3, [pc, #188]	; (800f778 <mem_free+0x108>)
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	d90d      	bls.n	800f6de <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f6c2:	4b29      	ldr	r3, [pc, #164]	; (800f768 <mem_free+0xf8>)
 800f6c4:	f240 227f 	movw	r2, #639	; 0x27f
 800f6c8:	492c      	ldr	r1, [pc, #176]	; (800f77c <mem_free+0x10c>)
 800f6ca:	4829      	ldr	r0, [pc, #164]	; (800f770 <mem_free+0x100>)
 800f6cc:	f00b f932 	bl	801a934 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f6d0:	f00a fed0 	bl	801a474 <sys_arch_protect>
 800f6d4:	6138      	str	r0, [r7, #16]
 800f6d6:	6938      	ldr	r0, [r7, #16]
 800f6d8:	f00a feda 	bl	801a490 <sys_arch_unprotect>
    return;
 800f6dc:	e041      	b.n	800f762 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f6de:	4828      	ldr	r0, [pc, #160]	; (800f780 <mem_free+0x110>)
 800f6e0:	f00a fe86 	bl	801a3f0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	791b      	ldrb	r3, [r3, #4]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d110      	bne.n	800f70e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f6ec:	4b1e      	ldr	r3, [pc, #120]	; (800f768 <mem_free+0xf8>)
 800f6ee:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f6f2:	4924      	ldr	r1, [pc, #144]	; (800f784 <mem_free+0x114>)
 800f6f4:	481e      	ldr	r0, [pc, #120]	; (800f770 <mem_free+0x100>)
 800f6f6:	f00b f91d 	bl	801a934 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800f6fa:	4821      	ldr	r0, [pc, #132]	; (800f780 <mem_free+0x110>)
 800f6fc:	f00a fe87 	bl	801a40e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f700:	f00a feb8 	bl	801a474 <sys_arch_protect>
 800f704:	6178      	str	r0, [r7, #20]
 800f706:	6978      	ldr	r0, [r7, #20]
 800f708:	f00a fec2 	bl	801a490 <sys_arch_unprotect>
    return;
 800f70c:	e029      	b.n	800f762 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800f70e:	69f8      	ldr	r0, [r7, #28]
 800f710:	f7ff ff72 	bl	800f5f8 <mem_link_valid>
 800f714:	4603      	mov	r3, r0
 800f716:	2b00      	cmp	r3, #0
 800f718:	d110      	bne.n	800f73c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f71a:	4b13      	ldr	r3, [pc, #76]	; (800f768 <mem_free+0xf8>)
 800f71c:	f240 2295 	movw	r2, #661	; 0x295
 800f720:	4919      	ldr	r1, [pc, #100]	; (800f788 <mem_free+0x118>)
 800f722:	4813      	ldr	r0, [pc, #76]	; (800f770 <mem_free+0x100>)
 800f724:	f00b f906 	bl	801a934 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800f728:	4815      	ldr	r0, [pc, #84]	; (800f780 <mem_free+0x110>)
 800f72a:	f00a fe70 	bl	801a40e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f72e:	f00a fea1 	bl	801a474 <sys_arch_protect>
 800f732:	61b8      	str	r0, [r7, #24]
 800f734:	69b8      	ldr	r0, [r7, #24]
 800f736:	f00a feab 	bl	801a490 <sys_arch_unprotect>
    return;
 800f73a:	e012      	b.n	800f762 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f73c:	69fb      	ldr	r3, [r7, #28]
 800f73e:	2200      	movs	r2, #0
 800f740:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f742:	4b12      	ldr	r3, [pc, #72]	; (800f78c <mem_free+0x11c>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	69fa      	ldr	r2, [r7, #28]
 800f748:	429a      	cmp	r2, r3
 800f74a:	d202      	bcs.n	800f752 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f74c:	4a0f      	ldr	r2, [pc, #60]	; (800f78c <mem_free+0x11c>)
 800f74e:	69fb      	ldr	r3, [r7, #28]
 800f750:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f752:	69f8      	ldr	r0, [r7, #28]
 800f754:	f7ff fe5c 	bl	800f410 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f758:	4809      	ldr	r0, [pc, #36]	; (800f780 <mem_free+0x110>)
 800f75a:	f00a fe58 	bl	801a40e <sys_mutex_unlock>
 800f75e:	e000      	b.n	800f762 <mem_free+0xf2>
    return;
 800f760:	bf00      	nop
}
 800f762:	3720      	adds	r7, #32
 800f764:	46bd      	mov	sp, r7
 800f766:	bd80      	pop	{r7, pc}
 800f768:	0801c6d8 	.word	0x0801c6d8
 800f76c:	0801c7c8 	.word	0x0801c7c8
 800f770:	0801c720 	.word	0x0801c720
 800f774:	2000a9e0 	.word	0x2000a9e0
 800f778:	2000a9e4 	.word	0x2000a9e4
 800f77c:	0801c7ec 	.word	0x0801c7ec
 800f780:	2000a9e8 	.word	0x2000a9e8
 800f784:	0801c808 	.word	0x0801c808
 800f788:	0801c830 	.word	0x0801c830
 800f78c:	2000a9ec 	.word	0x2000a9ec

0800f790 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b088      	sub	sp, #32
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	460b      	mov	r3, r1
 800f79a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f79c:	887b      	ldrh	r3, [r7, #2]
 800f79e:	3303      	adds	r3, #3
 800f7a0:	b29b      	uxth	r3, r3
 800f7a2:	f023 0303 	bic.w	r3, r3, #3
 800f7a6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f7a8:	8bfb      	ldrh	r3, [r7, #30]
 800f7aa:	2b0b      	cmp	r3, #11
 800f7ac:	d801      	bhi.n	800f7b2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f7ae:	230c      	movs	r3, #12
 800f7b0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f7b2:	8bfb      	ldrh	r3, [r7, #30]
 800f7b4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f7b8:	d803      	bhi.n	800f7c2 <mem_trim+0x32>
 800f7ba:	8bfa      	ldrh	r2, [r7, #30]
 800f7bc:	887b      	ldrh	r3, [r7, #2]
 800f7be:	429a      	cmp	r2, r3
 800f7c0:	d201      	bcs.n	800f7c6 <mem_trim+0x36>
    return NULL;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	e0d8      	b.n	800f978 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f7c6:	4b6e      	ldr	r3, [pc, #440]	; (800f980 <mem_trim+0x1f0>)
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	687a      	ldr	r2, [r7, #4]
 800f7cc:	429a      	cmp	r2, r3
 800f7ce:	d304      	bcc.n	800f7da <mem_trim+0x4a>
 800f7d0:	4b6c      	ldr	r3, [pc, #432]	; (800f984 <mem_trim+0x1f4>)
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	687a      	ldr	r2, [r7, #4]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d306      	bcc.n	800f7e8 <mem_trim+0x58>
 800f7da:	4b6b      	ldr	r3, [pc, #428]	; (800f988 <mem_trim+0x1f8>)
 800f7dc:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f7e0:	496a      	ldr	r1, [pc, #424]	; (800f98c <mem_trim+0x1fc>)
 800f7e2:	486b      	ldr	r0, [pc, #428]	; (800f990 <mem_trim+0x200>)
 800f7e4:	f00b f8a6 	bl	801a934 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f7e8:	4b65      	ldr	r3, [pc, #404]	; (800f980 <mem_trim+0x1f0>)
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	687a      	ldr	r2, [r7, #4]
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	d304      	bcc.n	800f7fc <mem_trim+0x6c>
 800f7f2:	4b64      	ldr	r3, [pc, #400]	; (800f984 <mem_trim+0x1f4>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	687a      	ldr	r2, [r7, #4]
 800f7f8:	429a      	cmp	r2, r3
 800f7fa:	d307      	bcc.n	800f80c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800f7fc:	f00a fe3a 	bl	801a474 <sys_arch_protect>
 800f800:	60b8      	str	r0, [r7, #8]
 800f802:	68b8      	ldr	r0, [r7, #8]
 800f804:	f00a fe44 	bl	801a490 <sys_arch_unprotect>
    return rmem;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	e0b5      	b.n	800f978 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	3b08      	subs	r3, #8
 800f810:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f812:	69b8      	ldr	r0, [r7, #24]
 800f814:	f7ff fdea 	bl	800f3ec <mem_to_ptr>
 800f818:	4603      	mov	r3, r0
 800f81a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f81c:	69bb      	ldr	r3, [r7, #24]
 800f81e:	881a      	ldrh	r2, [r3, #0]
 800f820:	8afb      	ldrh	r3, [r7, #22]
 800f822:	1ad3      	subs	r3, r2, r3
 800f824:	b29b      	uxth	r3, r3
 800f826:	3b08      	subs	r3, #8
 800f828:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f82a:	8bfa      	ldrh	r2, [r7, #30]
 800f82c:	8abb      	ldrh	r3, [r7, #20]
 800f82e:	429a      	cmp	r2, r3
 800f830:	d906      	bls.n	800f840 <mem_trim+0xb0>
 800f832:	4b55      	ldr	r3, [pc, #340]	; (800f988 <mem_trim+0x1f8>)
 800f834:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f838:	4956      	ldr	r1, [pc, #344]	; (800f994 <mem_trim+0x204>)
 800f83a:	4855      	ldr	r0, [pc, #340]	; (800f990 <mem_trim+0x200>)
 800f83c:	f00b f87a 	bl	801a934 <iprintf>
  if (newsize > size) {
 800f840:	8bfa      	ldrh	r2, [r7, #30]
 800f842:	8abb      	ldrh	r3, [r7, #20]
 800f844:	429a      	cmp	r2, r3
 800f846:	d901      	bls.n	800f84c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800f848:	2300      	movs	r3, #0
 800f84a:	e095      	b.n	800f978 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800f84c:	8bfa      	ldrh	r2, [r7, #30]
 800f84e:	8abb      	ldrh	r3, [r7, #20]
 800f850:	429a      	cmp	r2, r3
 800f852:	d101      	bne.n	800f858 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	e08f      	b.n	800f978 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800f858:	484f      	ldr	r0, [pc, #316]	; (800f998 <mem_trim+0x208>)
 800f85a:	f00a fdc9 	bl	801a3f0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800f85e:	69bb      	ldr	r3, [r7, #24]
 800f860:	881b      	ldrh	r3, [r3, #0]
 800f862:	4618      	mov	r0, r3
 800f864:	f7ff fdb0 	bl	800f3c8 <ptr_to_mem>
 800f868:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	791b      	ldrb	r3, [r3, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d13f      	bne.n	800f8f2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f872:	69bb      	ldr	r3, [r7, #24]
 800f874:	881b      	ldrh	r3, [r3, #0]
 800f876:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f87a:	d106      	bne.n	800f88a <mem_trim+0xfa>
 800f87c:	4b42      	ldr	r3, [pc, #264]	; (800f988 <mem_trim+0x1f8>)
 800f87e:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f882:	4946      	ldr	r1, [pc, #280]	; (800f99c <mem_trim+0x20c>)
 800f884:	4842      	ldr	r0, [pc, #264]	; (800f990 <mem_trim+0x200>)
 800f886:	f00b f855 	bl	801a934 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f88a:	693b      	ldr	r3, [r7, #16]
 800f88c:	881b      	ldrh	r3, [r3, #0]
 800f88e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f890:	8afa      	ldrh	r2, [r7, #22]
 800f892:	8bfb      	ldrh	r3, [r7, #30]
 800f894:	4413      	add	r3, r2
 800f896:	b29b      	uxth	r3, r3
 800f898:	3308      	adds	r3, #8
 800f89a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f89c:	4b40      	ldr	r3, [pc, #256]	; (800f9a0 <mem_trim+0x210>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	693a      	ldr	r2, [r7, #16]
 800f8a2:	429a      	cmp	r2, r3
 800f8a4:	d106      	bne.n	800f8b4 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800f8a6:	89fb      	ldrh	r3, [r7, #14]
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f7ff fd8d 	bl	800f3c8 <ptr_to_mem>
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	4a3b      	ldr	r2, [pc, #236]	; (800f9a0 <mem_trim+0x210>)
 800f8b2:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f8b4:	89fb      	ldrh	r3, [r7, #14]
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	f7ff fd86 	bl	800f3c8 <ptr_to_mem>
 800f8bc:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f8c4:	693b      	ldr	r3, [r7, #16]
 800f8c6:	89ba      	ldrh	r2, [r7, #12]
 800f8c8:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f8ca:	693b      	ldr	r3, [r7, #16]
 800f8cc:	8afa      	ldrh	r2, [r7, #22]
 800f8ce:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f8d0:	69bb      	ldr	r3, [r7, #24]
 800f8d2:	89fa      	ldrh	r2, [r7, #14]
 800f8d4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f8d6:	693b      	ldr	r3, [r7, #16]
 800f8d8:	881b      	ldrh	r3, [r3, #0]
 800f8da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f8de:	d047      	beq.n	800f970 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f8e0:	693b      	ldr	r3, [r7, #16]
 800f8e2:	881b      	ldrh	r3, [r3, #0]
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	f7ff fd6f 	bl	800f3c8 <ptr_to_mem>
 800f8ea:	4602      	mov	r2, r0
 800f8ec:	89fb      	ldrh	r3, [r7, #14]
 800f8ee:	8053      	strh	r3, [r2, #2]
 800f8f0:	e03e      	b.n	800f970 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f8f2:	8bfb      	ldrh	r3, [r7, #30]
 800f8f4:	f103 0214 	add.w	r2, r3, #20
 800f8f8:	8abb      	ldrh	r3, [r7, #20]
 800f8fa:	429a      	cmp	r2, r3
 800f8fc:	d838      	bhi.n	800f970 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f8fe:	8afa      	ldrh	r2, [r7, #22]
 800f900:	8bfb      	ldrh	r3, [r7, #30]
 800f902:	4413      	add	r3, r2
 800f904:	b29b      	uxth	r3, r3
 800f906:	3308      	adds	r3, #8
 800f908:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f90a:	69bb      	ldr	r3, [r7, #24]
 800f90c:	881b      	ldrh	r3, [r3, #0]
 800f90e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f912:	d106      	bne.n	800f922 <mem_trim+0x192>
 800f914:	4b1c      	ldr	r3, [pc, #112]	; (800f988 <mem_trim+0x1f8>)
 800f916:	f240 3216 	movw	r2, #790	; 0x316
 800f91a:	4920      	ldr	r1, [pc, #128]	; (800f99c <mem_trim+0x20c>)
 800f91c:	481c      	ldr	r0, [pc, #112]	; (800f990 <mem_trim+0x200>)
 800f91e:	f00b f809 	bl	801a934 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f922:	89fb      	ldrh	r3, [r7, #14]
 800f924:	4618      	mov	r0, r3
 800f926:	f7ff fd4f 	bl	800f3c8 <ptr_to_mem>
 800f92a:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f92c:	4b1c      	ldr	r3, [pc, #112]	; (800f9a0 <mem_trim+0x210>)
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	693a      	ldr	r2, [r7, #16]
 800f932:	429a      	cmp	r2, r3
 800f934:	d202      	bcs.n	800f93c <mem_trim+0x1ac>
      lfree = mem2;
 800f936:	4a1a      	ldr	r2, [pc, #104]	; (800f9a0 <mem_trim+0x210>)
 800f938:	693b      	ldr	r3, [r7, #16]
 800f93a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	2200      	movs	r2, #0
 800f940:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f942:	69bb      	ldr	r3, [r7, #24]
 800f944:	881a      	ldrh	r2, [r3, #0]
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f94a:	693b      	ldr	r3, [r7, #16]
 800f94c:	8afa      	ldrh	r2, [r7, #22]
 800f94e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f950:	69bb      	ldr	r3, [r7, #24]
 800f952:	89fa      	ldrh	r2, [r7, #14]
 800f954:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	881b      	ldrh	r3, [r3, #0]
 800f95a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f95e:	d007      	beq.n	800f970 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f960:	693b      	ldr	r3, [r7, #16]
 800f962:	881b      	ldrh	r3, [r3, #0]
 800f964:	4618      	mov	r0, r3
 800f966:	f7ff fd2f 	bl	800f3c8 <ptr_to_mem>
 800f96a:	4602      	mov	r2, r0
 800f96c:	89fb      	ldrh	r3, [r7, #14]
 800f96e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f970:	4809      	ldr	r0, [pc, #36]	; (800f998 <mem_trim+0x208>)
 800f972:	f00a fd4c 	bl	801a40e <sys_mutex_unlock>
  return rmem;
 800f976:	687b      	ldr	r3, [r7, #4]
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3720      	adds	r7, #32
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}
 800f980:	2000a9e0 	.word	0x2000a9e0
 800f984:	2000a9e4 	.word	0x2000a9e4
 800f988:	0801c6d8 	.word	0x0801c6d8
 800f98c:	0801c864 	.word	0x0801c864
 800f990:	0801c720 	.word	0x0801c720
 800f994:	0801c87c 	.word	0x0801c87c
 800f998:	2000a9e8 	.word	0x2000a9e8
 800f99c:	0801c89c 	.word	0x0801c89c
 800f9a0:	2000a9ec 	.word	0x2000a9ec

0800f9a4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b088      	sub	sp, #32
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	4603      	mov	r3, r0
 800f9ac:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f9ae:	88fb      	ldrh	r3, [r7, #6]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d101      	bne.n	800f9b8 <mem_malloc+0x14>
    return NULL;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	e0e2      	b.n	800fb7e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f9b8:	88fb      	ldrh	r3, [r7, #6]
 800f9ba:	3303      	adds	r3, #3
 800f9bc:	b29b      	uxth	r3, r3
 800f9be:	f023 0303 	bic.w	r3, r3, #3
 800f9c2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f9c4:	8bbb      	ldrh	r3, [r7, #28]
 800f9c6:	2b0b      	cmp	r3, #11
 800f9c8:	d801      	bhi.n	800f9ce <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f9ca:	230c      	movs	r3, #12
 800f9cc:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f9ce:	8bbb      	ldrh	r3, [r7, #28]
 800f9d0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f9d4:	d803      	bhi.n	800f9de <mem_malloc+0x3a>
 800f9d6:	8bba      	ldrh	r2, [r7, #28]
 800f9d8:	88fb      	ldrh	r3, [r7, #6]
 800f9da:	429a      	cmp	r2, r3
 800f9dc:	d201      	bcs.n	800f9e2 <mem_malloc+0x3e>
    return NULL;
 800f9de:	2300      	movs	r3, #0
 800f9e0:	e0cd      	b.n	800fb7e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f9e2:	4869      	ldr	r0, [pc, #420]	; (800fb88 <mem_malloc+0x1e4>)
 800f9e4:	f00a fd04 	bl	801a3f0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f9e8:	4b68      	ldr	r3, [pc, #416]	; (800fb8c <mem_malloc+0x1e8>)
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	f7ff fcfd 	bl	800f3ec <mem_to_ptr>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	83fb      	strh	r3, [r7, #30]
 800f9f6:	e0b7      	b.n	800fb68 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f9f8:	8bfb      	ldrh	r3, [r7, #30]
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	f7ff fce4 	bl	800f3c8 <ptr_to_mem>
 800fa00:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	791b      	ldrb	r3, [r3, #4]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	f040 80a7 	bne.w	800fb5a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800fa0c:	697b      	ldr	r3, [r7, #20]
 800fa0e:	881b      	ldrh	r3, [r3, #0]
 800fa10:	461a      	mov	r2, r3
 800fa12:	8bfb      	ldrh	r3, [r7, #30]
 800fa14:	1ad3      	subs	r3, r2, r3
 800fa16:	f1a3 0208 	sub.w	r2, r3, #8
 800fa1a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	f0c0 809c 	bcc.w	800fb5a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fa22:	697b      	ldr	r3, [r7, #20]
 800fa24:	881b      	ldrh	r3, [r3, #0]
 800fa26:	461a      	mov	r2, r3
 800fa28:	8bfb      	ldrh	r3, [r7, #30]
 800fa2a:	1ad3      	subs	r3, r2, r3
 800fa2c:	f1a3 0208 	sub.w	r2, r3, #8
 800fa30:	8bbb      	ldrh	r3, [r7, #28]
 800fa32:	3314      	adds	r3, #20
 800fa34:	429a      	cmp	r2, r3
 800fa36:	d333      	bcc.n	800faa0 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800fa38:	8bfa      	ldrh	r2, [r7, #30]
 800fa3a:	8bbb      	ldrh	r3, [r7, #28]
 800fa3c:	4413      	add	r3, r2
 800fa3e:	b29b      	uxth	r3, r3
 800fa40:	3308      	adds	r3, #8
 800fa42:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800fa44:	8a7b      	ldrh	r3, [r7, #18]
 800fa46:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fa4a:	d106      	bne.n	800fa5a <mem_malloc+0xb6>
 800fa4c:	4b50      	ldr	r3, [pc, #320]	; (800fb90 <mem_malloc+0x1ec>)
 800fa4e:	f240 3287 	movw	r2, #903	; 0x387
 800fa52:	4950      	ldr	r1, [pc, #320]	; (800fb94 <mem_malloc+0x1f0>)
 800fa54:	4850      	ldr	r0, [pc, #320]	; (800fb98 <mem_malloc+0x1f4>)
 800fa56:	f00a ff6d 	bl	801a934 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800fa5a:	8a7b      	ldrh	r3, [r7, #18]
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	f7ff fcb3 	bl	800f3c8 <ptr_to_mem>
 800fa62:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	2200      	movs	r2, #0
 800fa68:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800fa6a:	697b      	ldr	r3, [r7, #20]
 800fa6c:	881a      	ldrh	r2, [r3, #0]
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	8bfa      	ldrh	r2, [r7, #30]
 800fa76:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	8a7a      	ldrh	r2, [r7, #18]
 800fa7c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	2201      	movs	r2, #1
 800fa82:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	881b      	ldrh	r3, [r3, #0]
 800fa88:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800fa8c:	d00b      	beq.n	800faa6 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	881b      	ldrh	r3, [r3, #0]
 800fa92:	4618      	mov	r0, r3
 800fa94:	f7ff fc98 	bl	800f3c8 <ptr_to_mem>
 800fa98:	4602      	mov	r2, r0
 800fa9a:	8a7b      	ldrh	r3, [r7, #18]
 800fa9c:	8053      	strh	r3, [r2, #2]
 800fa9e:	e002      	b.n	800faa6 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800faa0:	697b      	ldr	r3, [r7, #20]
 800faa2:	2201      	movs	r2, #1
 800faa4:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800faa6:	4b39      	ldr	r3, [pc, #228]	; (800fb8c <mem_malloc+0x1e8>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	697a      	ldr	r2, [r7, #20]
 800faac:	429a      	cmp	r2, r3
 800faae:	d127      	bne.n	800fb00 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800fab0:	4b36      	ldr	r3, [pc, #216]	; (800fb8c <mem_malloc+0x1e8>)
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800fab6:	e005      	b.n	800fac4 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800fab8:	69bb      	ldr	r3, [r7, #24]
 800faba:	881b      	ldrh	r3, [r3, #0]
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7ff fc83 	bl	800f3c8 <ptr_to_mem>
 800fac2:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800fac4:	69bb      	ldr	r3, [r7, #24]
 800fac6:	791b      	ldrb	r3, [r3, #4]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d004      	beq.n	800fad6 <mem_malloc+0x132>
 800facc:	4b33      	ldr	r3, [pc, #204]	; (800fb9c <mem_malloc+0x1f8>)
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	69ba      	ldr	r2, [r7, #24]
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d1f0      	bne.n	800fab8 <mem_malloc+0x114>
          }
          lfree = cur;
 800fad6:	4a2d      	ldr	r2, [pc, #180]	; (800fb8c <mem_malloc+0x1e8>)
 800fad8:	69bb      	ldr	r3, [r7, #24]
 800fada:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800fadc:	4b2b      	ldr	r3, [pc, #172]	; (800fb8c <mem_malloc+0x1e8>)
 800fade:	681a      	ldr	r2, [r3, #0]
 800fae0:	4b2e      	ldr	r3, [pc, #184]	; (800fb9c <mem_malloc+0x1f8>)
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	429a      	cmp	r2, r3
 800fae6:	d00b      	beq.n	800fb00 <mem_malloc+0x15c>
 800fae8:	4b28      	ldr	r3, [pc, #160]	; (800fb8c <mem_malloc+0x1e8>)
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	791b      	ldrb	r3, [r3, #4]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d006      	beq.n	800fb00 <mem_malloc+0x15c>
 800faf2:	4b27      	ldr	r3, [pc, #156]	; (800fb90 <mem_malloc+0x1ec>)
 800faf4:	f240 32b5 	movw	r2, #949	; 0x3b5
 800faf8:	4929      	ldr	r1, [pc, #164]	; (800fba0 <mem_malloc+0x1fc>)
 800fafa:	4827      	ldr	r0, [pc, #156]	; (800fb98 <mem_malloc+0x1f4>)
 800fafc:	f00a ff1a 	bl	801a934 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800fb00:	4821      	ldr	r0, [pc, #132]	; (800fb88 <mem_malloc+0x1e4>)
 800fb02:	f00a fc84 	bl	801a40e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800fb06:	8bba      	ldrh	r2, [r7, #28]
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	4413      	add	r3, r2
 800fb0c:	3308      	adds	r3, #8
 800fb0e:	4a23      	ldr	r2, [pc, #140]	; (800fb9c <mem_malloc+0x1f8>)
 800fb10:	6812      	ldr	r2, [r2, #0]
 800fb12:	4293      	cmp	r3, r2
 800fb14:	d906      	bls.n	800fb24 <mem_malloc+0x180>
 800fb16:	4b1e      	ldr	r3, [pc, #120]	; (800fb90 <mem_malloc+0x1ec>)
 800fb18:	f240 32b9 	movw	r2, #953	; 0x3b9
 800fb1c:	4921      	ldr	r1, [pc, #132]	; (800fba4 <mem_malloc+0x200>)
 800fb1e:	481e      	ldr	r0, [pc, #120]	; (800fb98 <mem_malloc+0x1f4>)
 800fb20:	f00a ff08 	bl	801a934 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	f003 0303 	and.w	r3, r3, #3
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d006      	beq.n	800fb3c <mem_malloc+0x198>
 800fb2e:	4b18      	ldr	r3, [pc, #96]	; (800fb90 <mem_malloc+0x1ec>)
 800fb30:	f240 32bb 	movw	r2, #955	; 0x3bb
 800fb34:	491c      	ldr	r1, [pc, #112]	; (800fba8 <mem_malloc+0x204>)
 800fb36:	4818      	ldr	r0, [pc, #96]	; (800fb98 <mem_malloc+0x1f4>)
 800fb38:	f00a fefc 	bl	801a934 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	f003 0303 	and.w	r3, r3, #3
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d006      	beq.n	800fb54 <mem_malloc+0x1b0>
 800fb46:	4b12      	ldr	r3, [pc, #72]	; (800fb90 <mem_malloc+0x1ec>)
 800fb48:	f240 32bd 	movw	r2, #957	; 0x3bd
 800fb4c:	4917      	ldr	r1, [pc, #92]	; (800fbac <mem_malloc+0x208>)
 800fb4e:	4812      	ldr	r0, [pc, #72]	; (800fb98 <mem_malloc+0x1f4>)
 800fb50:	f00a fef0 	bl	801a934 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	3308      	adds	r3, #8
 800fb58:	e011      	b.n	800fb7e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800fb5a:	8bfb      	ldrh	r3, [r7, #30]
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7ff fc33 	bl	800f3c8 <ptr_to_mem>
 800fb62:	4603      	mov	r3, r0
 800fb64:	881b      	ldrh	r3, [r3, #0]
 800fb66:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800fb68:	8bfa      	ldrh	r2, [r7, #30]
 800fb6a:	8bbb      	ldrh	r3, [r7, #28]
 800fb6c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800fb70:	429a      	cmp	r2, r3
 800fb72:	f4ff af41 	bcc.w	800f9f8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800fb76:	4804      	ldr	r0, [pc, #16]	; (800fb88 <mem_malloc+0x1e4>)
 800fb78:	f00a fc49 	bl	801a40e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800fb7c:	2300      	movs	r3, #0
}
 800fb7e:	4618      	mov	r0, r3
 800fb80:	3720      	adds	r7, #32
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd80      	pop	{r7, pc}
 800fb86:	bf00      	nop
 800fb88:	2000a9e8 	.word	0x2000a9e8
 800fb8c:	2000a9ec 	.word	0x2000a9ec
 800fb90:	0801c6d8 	.word	0x0801c6d8
 800fb94:	0801c89c 	.word	0x0801c89c
 800fb98:	0801c720 	.word	0x0801c720
 800fb9c:	2000a9e4 	.word	0x2000a9e4
 800fba0:	0801c8b0 	.word	0x0801c8b0
 800fba4:	0801c8cc 	.word	0x0801c8cc
 800fba8:	0801c8fc 	.word	0x0801c8fc
 800fbac:	0801c92c 	.word	0x0801c92c

0800fbb0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800fbb0:	b480      	push	{r7}
 800fbb2:	b085      	sub	sp, #20
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	689b      	ldr	r3, [r3, #8]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	685b      	ldr	r3, [r3, #4]
 800fbc4:	3303      	adds	r3, #3
 800fbc6:	f023 0303 	bic.w	r3, r3, #3
 800fbca:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800fbcc:	2300      	movs	r3, #0
 800fbce:	60fb      	str	r3, [r7, #12]
 800fbd0:	e011      	b.n	800fbf6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	689b      	ldr	r3, [r3, #8]
 800fbd6:	681a      	ldr	r2, [r3, #0]
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	689b      	ldr	r3, [r3, #8]
 800fbe0:	68ba      	ldr	r2, [r7, #8]
 800fbe2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	881b      	ldrh	r3, [r3, #0]
 800fbe8:	461a      	mov	r2, r3
 800fbea:	68bb      	ldr	r3, [r7, #8]
 800fbec:	4413      	add	r3, r2
 800fbee:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	3301      	adds	r3, #1
 800fbf4:	60fb      	str	r3, [r7, #12]
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	885b      	ldrh	r3, [r3, #2]
 800fbfa:	461a      	mov	r2, r3
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	4293      	cmp	r3, r2
 800fc00:	dbe7      	blt.n	800fbd2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800fc02:	bf00      	nop
 800fc04:	bf00      	nop
 800fc06:	3714      	adds	r7, #20
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0e:	4770      	bx	lr

0800fc10 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b082      	sub	sp, #8
 800fc14:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fc16:	2300      	movs	r3, #0
 800fc18:	80fb      	strh	r3, [r7, #6]
 800fc1a:	e009      	b.n	800fc30 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800fc1c:	88fb      	ldrh	r3, [r7, #6]
 800fc1e:	4a08      	ldr	r2, [pc, #32]	; (800fc40 <memp_init+0x30>)
 800fc20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc24:	4618      	mov	r0, r3
 800fc26:	f7ff ffc3 	bl	800fbb0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fc2a:	88fb      	ldrh	r3, [r7, #6]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	80fb      	strh	r3, [r7, #6]
 800fc30:	88fb      	ldrh	r3, [r7, #6]
 800fc32:	2b0c      	cmp	r3, #12
 800fc34:	d9f2      	bls.n	800fc1c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fc36:	bf00      	nop
 800fc38:	bf00      	nop
 800fc3a:	3708      	adds	r7, #8
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}
 800fc40:	0801f140 	.word	0x0801f140

0800fc44 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b084      	sub	sp, #16
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800fc4c:	f00a fc12 	bl	801a474 <sys_arch_protect>
 800fc50:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	689b      	ldr	r3, [r3, #8]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fc5a:	68bb      	ldr	r3, [r7, #8]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d015      	beq.n	800fc8c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	689b      	ldr	r3, [r3, #8]
 800fc64:	68ba      	ldr	r2, [r7, #8]
 800fc66:	6812      	ldr	r2, [r2, #0]
 800fc68:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fc6a:	68bb      	ldr	r3, [r7, #8]
 800fc6c:	f003 0303 	and.w	r3, r3, #3
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d006      	beq.n	800fc82 <do_memp_malloc_pool+0x3e>
 800fc74:	4b09      	ldr	r3, [pc, #36]	; (800fc9c <do_memp_malloc_pool+0x58>)
 800fc76:	f44f 728c 	mov.w	r2, #280	; 0x118
 800fc7a:	4909      	ldr	r1, [pc, #36]	; (800fca0 <do_memp_malloc_pool+0x5c>)
 800fc7c:	4809      	ldr	r0, [pc, #36]	; (800fca4 <do_memp_malloc_pool+0x60>)
 800fc7e:	f00a fe59 	bl	801a934 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800fc82:	68f8      	ldr	r0, [r7, #12]
 800fc84:	f00a fc04 	bl	801a490 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	e003      	b.n	800fc94 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	f00a fbff 	bl	801a490 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800fc92:	2300      	movs	r3, #0
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	3710      	adds	r7, #16
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}
 800fc9c:	0801c950 	.word	0x0801c950
 800fca0:	0801c980 	.word	0x0801c980
 800fca4:	0801c9a4 	.word	0x0801c9a4

0800fca8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b084      	sub	sp, #16
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	4603      	mov	r3, r0
 800fcb0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800fcb2:	79fb      	ldrb	r3, [r7, #7]
 800fcb4:	2b0c      	cmp	r3, #12
 800fcb6:	d908      	bls.n	800fcca <memp_malloc+0x22>
 800fcb8:	4b0a      	ldr	r3, [pc, #40]	; (800fce4 <memp_malloc+0x3c>)
 800fcba:	f240 1257 	movw	r2, #343	; 0x157
 800fcbe:	490a      	ldr	r1, [pc, #40]	; (800fce8 <memp_malloc+0x40>)
 800fcc0:	480a      	ldr	r0, [pc, #40]	; (800fcec <memp_malloc+0x44>)
 800fcc2:	f00a fe37 	bl	801a934 <iprintf>
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	e008      	b.n	800fcdc <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800fcca:	79fb      	ldrb	r3, [r7, #7]
 800fccc:	4a08      	ldr	r2, [pc, #32]	; (800fcf0 <memp_malloc+0x48>)
 800fcce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fcd2:	4618      	mov	r0, r3
 800fcd4:	f7ff ffb6 	bl	800fc44 <do_memp_malloc_pool>
 800fcd8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fcda:	68fb      	ldr	r3, [r7, #12]
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	3710      	adds	r7, #16
 800fce0:	46bd      	mov	sp, r7
 800fce2:	bd80      	pop	{r7, pc}
 800fce4:	0801c950 	.word	0x0801c950
 800fce8:	0801c9e0 	.word	0x0801c9e0
 800fcec:	0801c9a4 	.word	0x0801c9a4
 800fcf0:	0801f140 	.word	0x0801f140

0800fcf4 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b084      	sub	sp, #16
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
 800fcfc:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800fcfe:	683b      	ldr	r3, [r7, #0]
 800fd00:	f003 0303 	and.w	r3, r3, #3
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d006      	beq.n	800fd16 <do_memp_free_pool+0x22>
 800fd08:	4b0d      	ldr	r3, [pc, #52]	; (800fd40 <do_memp_free_pool+0x4c>)
 800fd0a:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fd0e:	490d      	ldr	r1, [pc, #52]	; (800fd44 <do_memp_free_pool+0x50>)
 800fd10:	480d      	ldr	r0, [pc, #52]	; (800fd48 <do_memp_free_pool+0x54>)
 800fd12:	f00a fe0f 	bl	801a934 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800fd1a:	f00a fbab 	bl	801a474 <sys_arch_protect>
 800fd1e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	689b      	ldr	r3, [r3, #8]
 800fd24:	681a      	ldr	r2, [r3, #0]
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	689b      	ldr	r3, [r3, #8]
 800fd2e:	68fa      	ldr	r2, [r7, #12]
 800fd30:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800fd32:	68b8      	ldr	r0, [r7, #8]
 800fd34:	f00a fbac 	bl	801a490 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800fd38:	bf00      	nop
 800fd3a:	3710      	adds	r7, #16
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}
 800fd40:	0801c950 	.word	0x0801c950
 800fd44:	0801ca00 	.word	0x0801ca00
 800fd48:	0801c9a4 	.word	0x0801c9a4

0800fd4c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800fd4c:	b580      	push	{r7, lr}
 800fd4e:	b082      	sub	sp, #8
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	4603      	mov	r3, r0
 800fd54:	6039      	str	r1, [r7, #0]
 800fd56:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800fd58:	79fb      	ldrb	r3, [r7, #7]
 800fd5a:	2b0c      	cmp	r3, #12
 800fd5c:	d907      	bls.n	800fd6e <memp_free+0x22>
 800fd5e:	4b0c      	ldr	r3, [pc, #48]	; (800fd90 <memp_free+0x44>)
 800fd60:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fd64:	490b      	ldr	r1, [pc, #44]	; (800fd94 <memp_free+0x48>)
 800fd66:	480c      	ldr	r0, [pc, #48]	; (800fd98 <memp_free+0x4c>)
 800fd68:	f00a fde4 	bl	801a934 <iprintf>
 800fd6c:	e00c      	b.n	800fd88 <memp_free+0x3c>

  if (mem == NULL) {
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d008      	beq.n	800fd86 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fd74:	79fb      	ldrb	r3, [r7, #7]
 800fd76:	4a09      	ldr	r2, [pc, #36]	; (800fd9c <memp_free+0x50>)
 800fd78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fd7c:	6839      	ldr	r1, [r7, #0]
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f7ff ffb8 	bl	800fcf4 <do_memp_free_pool>
 800fd84:	e000      	b.n	800fd88 <memp_free+0x3c>
    return;
 800fd86:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fd88:	3708      	adds	r7, #8
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}
 800fd8e:	bf00      	nop
 800fd90:	0801c950 	.word	0x0801c950
 800fd94:	0801ca20 	.word	0x0801ca20
 800fd98:	0801c9a4 	.word	0x0801c9a4
 800fd9c:	0801f140 	.word	0x0801f140

0800fda0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fda0:	b480      	push	{r7}
 800fda2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fda4:	bf00      	nop
 800fda6:	46bd      	mov	sp, r7
 800fda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdac:	4770      	bx	lr
	...

0800fdb0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b086      	sub	sp, #24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	60f8      	str	r0, [r7, #12]
 800fdb8:	60b9      	str	r1, [r7, #8]
 800fdba:	607a      	str	r2, [r7, #4]
 800fdbc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d108      	bne.n	800fdd6 <netif_add+0x26>
 800fdc4:	4b57      	ldr	r3, [pc, #348]	; (800ff24 <netif_add+0x174>)
 800fdc6:	f240 1227 	movw	r2, #295	; 0x127
 800fdca:	4957      	ldr	r1, [pc, #348]	; (800ff28 <netif_add+0x178>)
 800fdcc:	4857      	ldr	r0, [pc, #348]	; (800ff2c <netif_add+0x17c>)
 800fdce:	f00a fdb1 	bl	801a934 <iprintf>
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	e0a2      	b.n	800ff1c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fdd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d108      	bne.n	800fdee <netif_add+0x3e>
 800fddc:	4b51      	ldr	r3, [pc, #324]	; (800ff24 <netif_add+0x174>)
 800fdde:	f44f 7294 	mov.w	r2, #296	; 0x128
 800fde2:	4953      	ldr	r1, [pc, #332]	; (800ff30 <netif_add+0x180>)
 800fde4:	4851      	ldr	r0, [pc, #324]	; (800ff2c <netif_add+0x17c>)
 800fde6:	f00a fda5 	bl	801a934 <iprintf>
 800fdea:	2300      	movs	r3, #0
 800fdec:	e096      	b.n	800ff1c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fdee:	68bb      	ldr	r3, [r7, #8]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d101      	bne.n	800fdf8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fdf4:	4b4f      	ldr	r3, [pc, #316]	; (800ff34 <netif_add+0x184>)
 800fdf6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d101      	bne.n	800fe02 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800fdfe:	4b4d      	ldr	r3, [pc, #308]	; (800ff34 <netif_add+0x184>)
 800fe00:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d101      	bne.n	800fe0c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800fe08:	4b4a      	ldr	r3, [pc, #296]	; (800ff34 <netif_add+0x184>)
 800fe0a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	2200      	movs	r2, #0
 800fe10:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	2200      	movs	r2, #0
 800fe16:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	4a45      	ldr	r2, [pc, #276]	; (800ff38 <netif_add+0x188>)
 800fe22:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	2200      	movs	r2, #0
 800fe28:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	2200      	movs	r2, #0
 800fe2e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	2200      	movs	r2, #0
 800fe36:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	6a3a      	ldr	r2, [r7, #32]
 800fe3c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fe3e:	4b3f      	ldr	r3, [pc, #252]	; (800ff3c <netif_add+0x18c>)
 800fe40:	781a      	ldrb	r2, [r3, #0]
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe4c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800fe4e:	683b      	ldr	r3, [r7, #0]
 800fe50:	687a      	ldr	r2, [r7, #4]
 800fe52:	68b9      	ldr	r1, [r7, #8]
 800fe54:	68f8      	ldr	r0, [r7, #12]
 800fe56:	f000 f913 	bl	8010080 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fe5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe5c:	68f8      	ldr	r0, [r7, #12]
 800fe5e:	4798      	blx	r3
 800fe60:	4603      	mov	r3, r0
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d001      	beq.n	800fe6a <netif_add+0xba>
    return NULL;
 800fe66:	2300      	movs	r3, #0
 800fe68:	e058      	b.n	800ff1c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fe70:	2bff      	cmp	r3, #255	; 0xff
 800fe72:	d103      	bne.n	800fe7c <netif_add+0xcc>
        netif->num = 0;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fe80:	4b2f      	ldr	r3, [pc, #188]	; (800ff40 <netif_add+0x190>)
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	617b      	str	r3, [r7, #20]
 800fe86:	e02b      	b.n	800fee0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fe88:	697a      	ldr	r2, [r7, #20]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	429a      	cmp	r2, r3
 800fe8e:	d106      	bne.n	800fe9e <netif_add+0xee>
 800fe90:	4b24      	ldr	r3, [pc, #144]	; (800ff24 <netif_add+0x174>)
 800fe92:	f240 128b 	movw	r2, #395	; 0x18b
 800fe96:	492b      	ldr	r1, [pc, #172]	; (800ff44 <netif_add+0x194>)
 800fe98:	4824      	ldr	r0, [pc, #144]	; (800ff2c <netif_add+0x17c>)
 800fe9a:	f00a fd4b 	bl	801a934 <iprintf>
        num_netifs++;
 800fe9e:	693b      	ldr	r3, [r7, #16]
 800fea0:	3301      	adds	r3, #1
 800fea2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fea4:	693b      	ldr	r3, [r7, #16]
 800fea6:	2bff      	cmp	r3, #255	; 0xff
 800fea8:	dd06      	ble.n	800feb8 <netif_add+0x108>
 800feaa:	4b1e      	ldr	r3, [pc, #120]	; (800ff24 <netif_add+0x174>)
 800feac:	f240 128d 	movw	r2, #397	; 0x18d
 800feb0:	4925      	ldr	r1, [pc, #148]	; (800ff48 <netif_add+0x198>)
 800feb2:	481e      	ldr	r0, [pc, #120]	; (800ff2c <netif_add+0x17c>)
 800feb4:	f00a fd3e 	bl	801a934 <iprintf>
        if (netif2->num == netif->num) {
 800feb8:	697b      	ldr	r3, [r7, #20]
 800feba:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fec4:	429a      	cmp	r2, r3
 800fec6:	d108      	bne.n	800feda <netif_add+0x12a>
          netif->num++;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fece:	3301      	adds	r3, #1
 800fed0:	b2da      	uxtb	r2, r3
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800fed8:	e005      	b.n	800fee6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	617b      	str	r3, [r7, #20]
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d1d0      	bne.n	800fe88 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d1be      	bne.n	800fe6a <netif_add+0xba>
  }
  if (netif->num == 254) {
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fef2:	2bfe      	cmp	r3, #254	; 0xfe
 800fef4:	d103      	bne.n	800fefe <netif_add+0x14e>
    netif_num = 0;
 800fef6:	4b11      	ldr	r3, [pc, #68]	; (800ff3c <netif_add+0x18c>)
 800fef8:	2200      	movs	r2, #0
 800fefa:	701a      	strb	r2, [r3, #0]
 800fefc:	e006      	b.n	800ff0c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ff04:	3301      	adds	r3, #1
 800ff06:	b2da      	uxtb	r2, r3
 800ff08:	4b0c      	ldr	r3, [pc, #48]	; (800ff3c <netif_add+0x18c>)
 800ff0a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800ff0c:	4b0c      	ldr	r3, [pc, #48]	; (800ff40 <netif_add+0x190>)
 800ff0e:	681a      	ldr	r2, [r3, #0]
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800ff14:	4a0a      	ldr	r2, [pc, #40]	; (800ff40 <netif_add+0x190>)
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
}
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	3718      	adds	r7, #24
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	0801ca3c 	.word	0x0801ca3c
 800ff28:	0801cad0 	.word	0x0801cad0
 800ff2c:	0801ca8c 	.word	0x0801ca8c
 800ff30:	0801caec 	.word	0x0801caec
 800ff34:	0801f1b4 	.word	0x0801f1b4
 800ff38:	08010293 	.word	0x08010293
 800ff3c:	2000dac4 	.word	0x2000dac4
 800ff40:	2000dabc 	.word	0x2000dabc
 800ff44:	0801cb10 	.word	0x0801cb10
 800ff48:	0801cb24 	.word	0x0801cb24

0800ff4c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b082      	sub	sp, #8
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	6078      	str	r0, [r7, #4]
 800ff54:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800ff56:	6839      	ldr	r1, [r7, #0]
 800ff58:	6878      	ldr	r0, [r7, #4]
 800ff5a:	f002 fd31 	bl	80129c0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800ff5e:	6839      	ldr	r1, [r7, #0]
 800ff60:	6878      	ldr	r0, [r7, #4]
 800ff62:	f007 fdcd 	bl	8017b00 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800ff66:	bf00      	nop
 800ff68:	3708      	adds	r7, #8
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
	...

0800ff70 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b086      	sub	sp, #24
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	60f8      	str	r0, [r7, #12]
 800ff78:	60b9      	str	r1, [r7, #8]
 800ff7a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d106      	bne.n	800ff90 <netif_do_set_ipaddr+0x20>
 800ff82:	4b1d      	ldr	r3, [pc, #116]	; (800fff8 <netif_do_set_ipaddr+0x88>)
 800ff84:	f240 12cb 	movw	r2, #459	; 0x1cb
 800ff88:	491c      	ldr	r1, [pc, #112]	; (800fffc <netif_do_set_ipaddr+0x8c>)
 800ff8a:	481d      	ldr	r0, [pc, #116]	; (8010000 <netif_do_set_ipaddr+0x90>)
 800ff8c:	f00a fcd2 	bl	801a934 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d106      	bne.n	800ffa4 <netif_do_set_ipaddr+0x34>
 800ff96:	4b18      	ldr	r3, [pc, #96]	; (800fff8 <netif_do_set_ipaddr+0x88>)
 800ff98:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800ff9c:	4917      	ldr	r1, [pc, #92]	; (800fffc <netif_do_set_ipaddr+0x8c>)
 800ff9e:	4818      	ldr	r0, [pc, #96]	; (8010000 <netif_do_set_ipaddr+0x90>)
 800ffa0:	f00a fcc8 	bl	801a934 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800ffa4:	68bb      	ldr	r3, [r7, #8]
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	3304      	adds	r3, #4
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	429a      	cmp	r2, r3
 800ffb0:	d01c      	beq.n	800ffec <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800ffb2:	68bb      	ldr	r3, [r7, #8]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	3304      	adds	r3, #4
 800ffbc:	681a      	ldr	r2, [r3, #0]
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800ffc2:	f107 0314 	add.w	r3, r7, #20
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f7ff ffbf 	bl	800ff4c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ffce:	68bb      	ldr	r3, [r7, #8]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d002      	beq.n	800ffda <netif_do_set_ipaddr+0x6a>
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	e000      	b.n	800ffdc <netif_do_set_ipaddr+0x6c>
 800ffda:	2300      	movs	r3, #0
 800ffdc:	68fa      	ldr	r2, [r7, #12]
 800ffde:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ffe0:	2101      	movs	r1, #1
 800ffe2:	68f8      	ldr	r0, [r7, #12]
 800ffe4:	f000 f8d2 	bl	801018c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ffe8:	2301      	movs	r3, #1
 800ffea:	e000      	b.n	800ffee <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800ffec:	2300      	movs	r3, #0
}
 800ffee:	4618      	mov	r0, r3
 800fff0:	3718      	adds	r7, #24
 800fff2:	46bd      	mov	sp, r7
 800fff4:	bd80      	pop	{r7, pc}
 800fff6:	bf00      	nop
 800fff8:	0801ca3c 	.word	0x0801ca3c
 800fffc:	0801cb54 	.word	0x0801cb54
 8010000:	0801ca8c 	.word	0x0801ca8c

08010004 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010004:	b480      	push	{r7}
 8010006:	b085      	sub	sp, #20
 8010008:	af00      	add	r7, sp, #0
 801000a:	60f8      	str	r0, [r7, #12]
 801000c:	60b9      	str	r1, [r7, #8]
 801000e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010010:	68bb      	ldr	r3, [r7, #8]
 8010012:	681a      	ldr	r2, [r3, #0]
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	3308      	adds	r3, #8
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	429a      	cmp	r2, r3
 801001c:	d00a      	beq.n	8010034 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d002      	beq.n	801002a <netif_do_set_netmask+0x26>
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	e000      	b.n	801002c <netif_do_set_netmask+0x28>
 801002a:	2300      	movs	r3, #0
 801002c:	68fa      	ldr	r2, [r7, #12]
 801002e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010030:	2301      	movs	r3, #1
 8010032:	e000      	b.n	8010036 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010034:	2300      	movs	r3, #0
}
 8010036:	4618      	mov	r0, r3
 8010038:	3714      	adds	r7, #20
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr

08010042 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010042:	b480      	push	{r7}
 8010044:	b085      	sub	sp, #20
 8010046:	af00      	add	r7, sp, #0
 8010048:	60f8      	str	r0, [r7, #12]
 801004a:	60b9      	str	r1, [r7, #8]
 801004c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801004e:	68bb      	ldr	r3, [r7, #8]
 8010050:	681a      	ldr	r2, [r3, #0]
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	330c      	adds	r3, #12
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	429a      	cmp	r2, r3
 801005a:	d00a      	beq.n	8010072 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d002      	beq.n	8010068 <netif_do_set_gw+0x26>
 8010062:	68bb      	ldr	r3, [r7, #8]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	e000      	b.n	801006a <netif_do_set_gw+0x28>
 8010068:	2300      	movs	r3, #0
 801006a:	68fa      	ldr	r2, [r7, #12]
 801006c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801006e:	2301      	movs	r3, #1
 8010070:	e000      	b.n	8010074 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8010072:	2300      	movs	r3, #0
}
 8010074:	4618      	mov	r0, r3
 8010076:	3714      	adds	r7, #20
 8010078:	46bd      	mov	sp, r7
 801007a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007e:	4770      	bx	lr

08010080 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b088      	sub	sp, #32
 8010084:	af00      	add	r7, sp, #0
 8010086:	60f8      	str	r0, [r7, #12]
 8010088:	60b9      	str	r1, [r7, #8]
 801008a:	607a      	str	r2, [r7, #4]
 801008c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801008e:	2300      	movs	r3, #0
 8010090:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8010092:	2300      	movs	r3, #0
 8010094:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010096:	68bb      	ldr	r3, [r7, #8]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d101      	bne.n	80100a0 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801009c:	4b1c      	ldr	r3, [pc, #112]	; (8010110 <netif_set_addr+0x90>)
 801009e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d101      	bne.n	80100aa <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80100a6:	4b1a      	ldr	r3, [pc, #104]	; (8010110 <netif_set_addr+0x90>)
 80100a8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d101      	bne.n	80100b4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80100b0:	4b17      	ldr	r3, [pc, #92]	; (8010110 <netif_set_addr+0x90>)
 80100b2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80100b4:	68bb      	ldr	r3, [r7, #8]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d003      	beq.n	80100c2 <netif_set_addr+0x42>
 80100ba:	68bb      	ldr	r3, [r7, #8]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d101      	bne.n	80100c6 <netif_set_addr+0x46>
 80100c2:	2301      	movs	r3, #1
 80100c4:	e000      	b.n	80100c8 <netif_set_addr+0x48>
 80100c6:	2300      	movs	r3, #0
 80100c8:	617b      	str	r3, [r7, #20]
  if (remove) {
 80100ca:	697b      	ldr	r3, [r7, #20]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d006      	beq.n	80100de <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80100d0:	f107 0310 	add.w	r3, r7, #16
 80100d4:	461a      	mov	r2, r3
 80100d6:	68b9      	ldr	r1, [r7, #8]
 80100d8:	68f8      	ldr	r0, [r7, #12]
 80100da:	f7ff ff49 	bl	800ff70 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80100de:	69fa      	ldr	r2, [r7, #28]
 80100e0:	6879      	ldr	r1, [r7, #4]
 80100e2:	68f8      	ldr	r0, [r7, #12]
 80100e4:	f7ff ff8e 	bl	8010004 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80100e8:	69ba      	ldr	r2, [r7, #24]
 80100ea:	6839      	ldr	r1, [r7, #0]
 80100ec:	68f8      	ldr	r0, [r7, #12]
 80100ee:	f7ff ffa8 	bl	8010042 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80100f2:	697b      	ldr	r3, [r7, #20]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d106      	bne.n	8010106 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80100f8:	f107 0310 	add.w	r3, r7, #16
 80100fc:	461a      	mov	r2, r3
 80100fe:	68b9      	ldr	r1, [r7, #8]
 8010100:	68f8      	ldr	r0, [r7, #12]
 8010102:	f7ff ff35 	bl	800ff70 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010106:	bf00      	nop
 8010108:	3720      	adds	r7, #32
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}
 801010e:	bf00      	nop
 8010110:	0801f1b4 	.word	0x0801f1b4

08010114 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010114:	b480      	push	{r7}
 8010116:	b083      	sub	sp, #12
 8010118:	af00      	add	r7, sp, #0
 801011a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801011c:	4a04      	ldr	r2, [pc, #16]	; (8010130 <netif_set_default+0x1c>)
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010122:	bf00      	nop
 8010124:	370c      	adds	r7, #12
 8010126:	46bd      	mov	sp, r7
 8010128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012c:	4770      	bx	lr
 801012e:	bf00      	nop
 8010130:	2000dac0 	.word	0x2000dac0

08010134 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b082      	sub	sp, #8
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	2b00      	cmp	r3, #0
 8010140:	d107      	bne.n	8010152 <netif_set_up+0x1e>
 8010142:	4b0f      	ldr	r3, [pc, #60]	; (8010180 <netif_set_up+0x4c>)
 8010144:	f44f 7254 	mov.w	r2, #848	; 0x350
 8010148:	490e      	ldr	r1, [pc, #56]	; (8010184 <netif_set_up+0x50>)
 801014a:	480f      	ldr	r0, [pc, #60]	; (8010188 <netif_set_up+0x54>)
 801014c:	f00a fbf2 	bl	801a934 <iprintf>
 8010150:	e013      	b.n	801017a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010158:	f003 0301 	and.w	r3, r3, #1
 801015c:	2b00      	cmp	r3, #0
 801015e:	d10c      	bne.n	801017a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010166:	f043 0301 	orr.w	r3, r3, #1
 801016a:	b2da      	uxtb	r2, r3
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010172:	2103      	movs	r1, #3
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f000 f809 	bl	801018c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801017a:	3708      	adds	r7, #8
 801017c:	46bd      	mov	sp, r7
 801017e:	bd80      	pop	{r7, pc}
 8010180:	0801ca3c 	.word	0x0801ca3c
 8010184:	0801cbc4 	.word	0x0801cbc4
 8010188:	0801ca8c 	.word	0x0801ca8c

0801018c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b082      	sub	sp, #8
 8010190:	af00      	add	r7, sp, #0
 8010192:	6078      	str	r0, [r7, #4]
 8010194:	460b      	mov	r3, r1
 8010196:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d106      	bne.n	80101ac <netif_issue_reports+0x20>
 801019e:	4b18      	ldr	r3, [pc, #96]	; (8010200 <netif_issue_reports+0x74>)
 80101a0:	f240 326d 	movw	r2, #877	; 0x36d
 80101a4:	4917      	ldr	r1, [pc, #92]	; (8010204 <netif_issue_reports+0x78>)
 80101a6:	4818      	ldr	r0, [pc, #96]	; (8010208 <netif_issue_reports+0x7c>)
 80101a8:	f00a fbc4 	bl	801a934 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80101b2:	f003 0304 	and.w	r3, r3, #4
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d01e      	beq.n	80101f8 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80101c0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d017      	beq.n	80101f8 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80101c8:	78fb      	ldrb	r3, [r7, #3]
 80101ca:	f003 0301 	and.w	r3, r3, #1
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d013      	beq.n	80101fa <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	3304      	adds	r3, #4
 80101d6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d00e      	beq.n	80101fa <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80101e2:	f003 0308 	and.w	r3, r3, #8
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d007      	beq.n	80101fa <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	3304      	adds	r3, #4
 80101ee:	4619      	mov	r1, r3
 80101f0:	6878      	ldr	r0, [r7, #4]
 80101f2:	f008 fbef 	bl	80189d4 <etharp_request>
 80101f6:	e000      	b.n	80101fa <netif_issue_reports+0x6e>
    return;
 80101f8:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80101fa:	3708      	adds	r7, #8
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}
 8010200:	0801ca3c 	.word	0x0801ca3c
 8010204:	0801cbe0 	.word	0x0801cbe0
 8010208:	0801ca8c 	.word	0x0801ca8c

0801020c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b082      	sub	sp, #8
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d107      	bne.n	801022a <netif_set_down+0x1e>
 801021a:	4b12      	ldr	r3, [pc, #72]	; (8010264 <netif_set_down+0x58>)
 801021c:	f240 329b 	movw	r2, #923	; 0x39b
 8010220:	4911      	ldr	r1, [pc, #68]	; (8010268 <netif_set_down+0x5c>)
 8010222:	4812      	ldr	r0, [pc, #72]	; (801026c <netif_set_down+0x60>)
 8010224:	f00a fb86 	bl	801a934 <iprintf>
 8010228:	e019      	b.n	801025e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010230:	f003 0301 	and.w	r3, r3, #1
 8010234:	2b00      	cmp	r3, #0
 8010236:	d012      	beq.n	801025e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801023e:	f023 0301 	bic.w	r3, r3, #1
 8010242:	b2da      	uxtb	r2, r3
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010250:	f003 0308 	and.w	r3, r3, #8
 8010254:	2b00      	cmp	r3, #0
 8010256:	d002      	beq.n	801025e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010258:	6878      	ldr	r0, [r7, #4]
 801025a:	f007 ff79 	bl	8018150 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801025e:	3708      	adds	r7, #8
 8010260:	46bd      	mov	sp, r7
 8010262:	bd80      	pop	{r7, pc}
 8010264:	0801ca3c 	.word	0x0801ca3c
 8010268:	0801cc04 	.word	0x0801cc04
 801026c:	0801ca8c 	.word	0x0801ca8c

08010270 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010270:	b480      	push	{r7}
 8010272:	b083      	sub	sp, #12
 8010274:	af00      	add	r7, sp, #0
 8010276:	6078      	str	r0, [r7, #4]
 8010278:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d002      	beq.n	8010286 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	683a      	ldr	r2, [r7, #0]
 8010284:	61da      	str	r2, [r3, #28]
  }
}
 8010286:	bf00      	nop
 8010288:	370c      	adds	r7, #12
 801028a:	46bd      	mov	sp, r7
 801028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010290:	4770      	bx	lr

08010292 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010292:	b480      	push	{r7}
 8010294:	b085      	sub	sp, #20
 8010296:	af00      	add	r7, sp, #0
 8010298:	60f8      	str	r0, [r7, #12]
 801029a:	60b9      	str	r1, [r7, #8]
 801029c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801029e:	f06f 030b 	mvn.w	r3, #11
}
 80102a2:	4618      	mov	r0, r3
 80102a4:	3714      	adds	r7, #20
 80102a6:	46bd      	mov	sp, r7
 80102a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ac:	4770      	bx	lr
	...

080102b0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80102b0:	b480      	push	{r7}
 80102b2:	b085      	sub	sp, #20
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	4603      	mov	r3, r0
 80102b8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80102ba:	79fb      	ldrb	r3, [r7, #7]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d013      	beq.n	80102e8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80102c0:	4b0d      	ldr	r3, [pc, #52]	; (80102f8 <netif_get_by_index+0x48>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	60fb      	str	r3, [r7, #12]
 80102c6:	e00c      	b.n	80102e2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80102ce:	3301      	adds	r3, #1
 80102d0:	b2db      	uxtb	r3, r3
 80102d2:	79fa      	ldrb	r2, [r7, #7]
 80102d4:	429a      	cmp	r2, r3
 80102d6:	d101      	bne.n	80102dc <netif_get_by_index+0x2c>
        return netif; /* found! */
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	e006      	b.n	80102ea <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	60fb      	str	r3, [r7, #12]
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d1ef      	bne.n	80102c8 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80102e8:	2300      	movs	r3, #0
}
 80102ea:	4618      	mov	r0, r3
 80102ec:	3714      	adds	r7, #20
 80102ee:	46bd      	mov	sp, r7
 80102f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f4:	4770      	bx	lr
 80102f6:	bf00      	nop
 80102f8:	2000dabc 	.word	0x2000dabc

080102fc <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80102fc:	b580      	push	{r7, lr}
 80102fe:	b082      	sub	sp, #8
 8010300:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010302:	f00a f8b7 	bl	801a474 <sys_arch_protect>
 8010306:	6038      	str	r0, [r7, #0]
 8010308:	4b0d      	ldr	r3, [pc, #52]	; (8010340 <pbuf_free_ooseq+0x44>)
 801030a:	2200      	movs	r2, #0
 801030c:	701a      	strb	r2, [r3, #0]
 801030e:	6838      	ldr	r0, [r7, #0]
 8010310:	f00a f8be 	bl	801a490 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010314:	4b0b      	ldr	r3, [pc, #44]	; (8010344 <pbuf_free_ooseq+0x48>)
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	607b      	str	r3, [r7, #4]
 801031a:	e00a      	b.n	8010332 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010320:	2b00      	cmp	r3, #0
 8010322:	d003      	beq.n	801032c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010324:	6878      	ldr	r0, [r7, #4]
 8010326:	f002 fb89 	bl	8012a3c <tcp_free_ooseq>
      return;
 801032a:	e005      	b.n	8010338 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	68db      	ldr	r3, [r3, #12]
 8010330:	607b      	str	r3, [r7, #4]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d1f1      	bne.n	801031c <pbuf_free_ooseq+0x20>
    }
  }
}
 8010338:	3708      	adds	r7, #8
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
 801033e:	bf00      	nop
 8010340:	2000dac5 	.word	0x2000dac5
 8010344:	2000dad4 	.word	0x2000dad4

08010348 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b082      	sub	sp, #8
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010350:	f7ff ffd4 	bl	80102fc <pbuf_free_ooseq>
}
 8010354:	bf00      	nop
 8010356:	3708      	adds	r7, #8
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}

0801035c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b082      	sub	sp, #8
 8010360:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010362:	f00a f887 	bl	801a474 <sys_arch_protect>
 8010366:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010368:	4b0f      	ldr	r3, [pc, #60]	; (80103a8 <pbuf_pool_is_empty+0x4c>)
 801036a:	781b      	ldrb	r3, [r3, #0]
 801036c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801036e:	4b0e      	ldr	r3, [pc, #56]	; (80103a8 <pbuf_pool_is_empty+0x4c>)
 8010370:	2201      	movs	r2, #1
 8010372:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010374:	6878      	ldr	r0, [r7, #4]
 8010376:	f00a f88b 	bl	801a490 <sys_arch_unprotect>

  if (!queued) {
 801037a:	78fb      	ldrb	r3, [r7, #3]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d10f      	bne.n	80103a0 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010380:	2100      	movs	r1, #0
 8010382:	480a      	ldr	r0, [pc, #40]	; (80103ac <pbuf_pool_is_empty+0x50>)
 8010384:	f7fe ff3a 	bl	800f1fc <tcpip_try_callback>
 8010388:	4603      	mov	r3, r0
 801038a:	2b00      	cmp	r3, #0
 801038c:	d008      	beq.n	80103a0 <pbuf_pool_is_empty+0x44>
 801038e:	f00a f871 	bl	801a474 <sys_arch_protect>
 8010392:	6078      	str	r0, [r7, #4]
 8010394:	4b04      	ldr	r3, [pc, #16]	; (80103a8 <pbuf_pool_is_empty+0x4c>)
 8010396:	2200      	movs	r2, #0
 8010398:	701a      	strb	r2, [r3, #0]
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f00a f878 	bl	801a490 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80103a0:	bf00      	nop
 80103a2:	3708      	adds	r7, #8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	2000dac5 	.word	0x2000dac5
 80103ac:	08010349 	.word	0x08010349

080103b0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80103b0:	b480      	push	{r7}
 80103b2:	b085      	sub	sp, #20
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	4611      	mov	r1, r2
 80103bc:	461a      	mov	r2, r3
 80103be:	460b      	mov	r3, r1
 80103c0:	80fb      	strh	r3, [r7, #6]
 80103c2:	4613      	mov	r3, r2
 80103c4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	2200      	movs	r2, #0
 80103ca:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	68ba      	ldr	r2, [r7, #8]
 80103d0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	88fa      	ldrh	r2, [r7, #6]
 80103d6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	88ba      	ldrh	r2, [r7, #4]
 80103dc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80103de:	8b3b      	ldrh	r3, [r7, #24]
 80103e0:	b2da      	uxtb	r2, r3
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	7f3a      	ldrb	r2, [r7, #28]
 80103ea:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	2201      	movs	r2, #1
 80103f0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	2200      	movs	r2, #0
 80103f6:	73da      	strb	r2, [r3, #15]
}
 80103f8:	bf00      	nop
 80103fa:	3714      	adds	r7, #20
 80103fc:	46bd      	mov	sp, r7
 80103fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010402:	4770      	bx	lr

08010404 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010404:	b580      	push	{r7, lr}
 8010406:	b08c      	sub	sp, #48	; 0x30
 8010408:	af02      	add	r7, sp, #8
 801040a:	4603      	mov	r3, r0
 801040c:	71fb      	strb	r3, [r7, #7]
 801040e:	460b      	mov	r3, r1
 8010410:	80bb      	strh	r3, [r7, #4]
 8010412:	4613      	mov	r3, r2
 8010414:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010416:	79fb      	ldrb	r3, [r7, #7]
 8010418:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801041a:	887b      	ldrh	r3, [r7, #2]
 801041c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010420:	d07f      	beq.n	8010522 <pbuf_alloc+0x11e>
 8010422:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010426:	f300 80c8 	bgt.w	80105ba <pbuf_alloc+0x1b6>
 801042a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801042e:	d010      	beq.n	8010452 <pbuf_alloc+0x4e>
 8010430:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010434:	f300 80c1 	bgt.w	80105ba <pbuf_alloc+0x1b6>
 8010438:	2b01      	cmp	r3, #1
 801043a:	d002      	beq.n	8010442 <pbuf_alloc+0x3e>
 801043c:	2b41      	cmp	r3, #65	; 0x41
 801043e:	f040 80bc 	bne.w	80105ba <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010442:	887a      	ldrh	r2, [r7, #2]
 8010444:	88bb      	ldrh	r3, [r7, #4]
 8010446:	4619      	mov	r1, r3
 8010448:	2000      	movs	r0, #0
 801044a:	f000 f8d1 	bl	80105f0 <pbuf_alloc_reference>
 801044e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010450:	e0bd      	b.n	80105ce <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010452:	2300      	movs	r3, #0
 8010454:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8010456:	2300      	movs	r3, #0
 8010458:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801045a:	88bb      	ldrh	r3, [r7, #4]
 801045c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801045e:	200c      	movs	r0, #12
 8010460:	f7ff fc22 	bl	800fca8 <memp_malloc>
 8010464:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010466:	693b      	ldr	r3, [r7, #16]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d109      	bne.n	8010480 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 801046c:	f7ff ff76 	bl	801035c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010472:	2b00      	cmp	r3, #0
 8010474:	d002      	beq.n	801047c <pbuf_alloc+0x78>
            pbuf_free(p);
 8010476:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010478:	f000 faa8 	bl	80109cc <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801047c:	2300      	movs	r3, #0
 801047e:	e0a7      	b.n	80105d0 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010480:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010482:	3303      	adds	r3, #3
 8010484:	b29b      	uxth	r3, r3
 8010486:	f023 0303 	bic.w	r3, r3, #3
 801048a:	b29b      	uxth	r3, r3
 801048c:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8010490:	b29b      	uxth	r3, r3
 8010492:	8b7a      	ldrh	r2, [r7, #26]
 8010494:	4293      	cmp	r3, r2
 8010496:	bf28      	it	cs
 8010498:	4613      	movcs	r3, r2
 801049a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801049c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801049e:	3310      	adds	r3, #16
 80104a0:	693a      	ldr	r2, [r7, #16]
 80104a2:	4413      	add	r3, r2
 80104a4:	3303      	adds	r3, #3
 80104a6:	f023 0303 	bic.w	r3, r3, #3
 80104aa:	4618      	mov	r0, r3
 80104ac:	89f9      	ldrh	r1, [r7, #14]
 80104ae:	8b7a      	ldrh	r2, [r7, #26]
 80104b0:	2300      	movs	r3, #0
 80104b2:	9301      	str	r3, [sp, #4]
 80104b4:	887b      	ldrh	r3, [r7, #2]
 80104b6:	9300      	str	r3, [sp, #0]
 80104b8:	460b      	mov	r3, r1
 80104ba:	4601      	mov	r1, r0
 80104bc:	6938      	ldr	r0, [r7, #16]
 80104be:	f7ff ff77 	bl	80103b0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80104c2:	693b      	ldr	r3, [r7, #16]
 80104c4:	685b      	ldr	r3, [r3, #4]
 80104c6:	f003 0303 	and.w	r3, r3, #3
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d006      	beq.n	80104dc <pbuf_alloc+0xd8>
 80104ce:	4b42      	ldr	r3, [pc, #264]	; (80105d8 <pbuf_alloc+0x1d4>)
 80104d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80104d4:	4941      	ldr	r1, [pc, #260]	; (80105dc <pbuf_alloc+0x1d8>)
 80104d6:	4842      	ldr	r0, [pc, #264]	; (80105e0 <pbuf_alloc+0x1dc>)
 80104d8:	f00a fa2c 	bl	801a934 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80104dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104de:	3303      	adds	r3, #3
 80104e0:	f023 0303 	bic.w	r3, r3, #3
 80104e4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80104e8:	d106      	bne.n	80104f8 <pbuf_alloc+0xf4>
 80104ea:	4b3b      	ldr	r3, [pc, #236]	; (80105d8 <pbuf_alloc+0x1d4>)
 80104ec:	f44f 7281 	mov.w	r2, #258	; 0x102
 80104f0:	493c      	ldr	r1, [pc, #240]	; (80105e4 <pbuf_alloc+0x1e0>)
 80104f2:	483b      	ldr	r0, [pc, #236]	; (80105e0 <pbuf_alloc+0x1dc>)
 80104f4:	f00a fa1e 	bl	801a934 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80104f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d102      	bne.n	8010504 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80104fe:	693b      	ldr	r3, [r7, #16]
 8010500:	627b      	str	r3, [r7, #36]	; 0x24
 8010502:	e002      	b.n	801050a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010504:	69fb      	ldr	r3, [r7, #28]
 8010506:	693a      	ldr	r2, [r7, #16]
 8010508:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801050e:	8b7a      	ldrh	r2, [r7, #26]
 8010510:	89fb      	ldrh	r3, [r7, #14]
 8010512:	1ad3      	subs	r3, r2, r3
 8010514:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010516:	2300      	movs	r3, #0
 8010518:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 801051a:	8b7b      	ldrh	r3, [r7, #26]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d19e      	bne.n	801045e <pbuf_alloc+0x5a>
      break;
 8010520:	e055      	b.n	80105ce <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010522:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010524:	3303      	adds	r3, #3
 8010526:	b29b      	uxth	r3, r3
 8010528:	f023 0303 	bic.w	r3, r3, #3
 801052c:	b29a      	uxth	r2, r3
 801052e:	88bb      	ldrh	r3, [r7, #4]
 8010530:	3303      	adds	r3, #3
 8010532:	b29b      	uxth	r3, r3
 8010534:	f023 0303 	bic.w	r3, r3, #3
 8010538:	b29b      	uxth	r3, r3
 801053a:	4413      	add	r3, r2
 801053c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801053e:	8b3b      	ldrh	r3, [r7, #24]
 8010540:	3310      	adds	r3, #16
 8010542:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010544:	8b3a      	ldrh	r2, [r7, #24]
 8010546:	88bb      	ldrh	r3, [r7, #4]
 8010548:	3303      	adds	r3, #3
 801054a:	f023 0303 	bic.w	r3, r3, #3
 801054e:	429a      	cmp	r2, r3
 8010550:	d306      	bcc.n	8010560 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010552:	8afa      	ldrh	r2, [r7, #22]
 8010554:	88bb      	ldrh	r3, [r7, #4]
 8010556:	3303      	adds	r3, #3
 8010558:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801055c:	429a      	cmp	r2, r3
 801055e:	d201      	bcs.n	8010564 <pbuf_alloc+0x160>
        return NULL;
 8010560:	2300      	movs	r3, #0
 8010562:	e035      	b.n	80105d0 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010564:	8afb      	ldrh	r3, [r7, #22]
 8010566:	4618      	mov	r0, r3
 8010568:	f7ff fa1c 	bl	800f9a4 <mem_malloc>
 801056c:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 801056e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010570:	2b00      	cmp	r3, #0
 8010572:	d101      	bne.n	8010578 <pbuf_alloc+0x174>
        return NULL;
 8010574:	2300      	movs	r3, #0
 8010576:	e02b      	b.n	80105d0 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010578:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801057a:	3310      	adds	r3, #16
 801057c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801057e:	4413      	add	r3, r2
 8010580:	3303      	adds	r3, #3
 8010582:	f023 0303 	bic.w	r3, r3, #3
 8010586:	4618      	mov	r0, r3
 8010588:	88b9      	ldrh	r1, [r7, #4]
 801058a:	88ba      	ldrh	r2, [r7, #4]
 801058c:	2300      	movs	r3, #0
 801058e:	9301      	str	r3, [sp, #4]
 8010590:	887b      	ldrh	r3, [r7, #2]
 8010592:	9300      	str	r3, [sp, #0]
 8010594:	460b      	mov	r3, r1
 8010596:	4601      	mov	r1, r0
 8010598:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801059a:	f7ff ff09 	bl	80103b0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801059e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105a0:	685b      	ldr	r3, [r3, #4]
 80105a2:	f003 0303 	and.w	r3, r3, #3
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d010      	beq.n	80105cc <pbuf_alloc+0x1c8>
 80105aa:	4b0b      	ldr	r3, [pc, #44]	; (80105d8 <pbuf_alloc+0x1d4>)
 80105ac:	f44f 7291 	mov.w	r2, #290	; 0x122
 80105b0:	490d      	ldr	r1, [pc, #52]	; (80105e8 <pbuf_alloc+0x1e4>)
 80105b2:	480b      	ldr	r0, [pc, #44]	; (80105e0 <pbuf_alloc+0x1dc>)
 80105b4:	f00a f9be 	bl	801a934 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80105b8:	e008      	b.n	80105cc <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80105ba:	4b07      	ldr	r3, [pc, #28]	; (80105d8 <pbuf_alloc+0x1d4>)
 80105bc:	f240 1227 	movw	r2, #295	; 0x127
 80105c0:	490a      	ldr	r1, [pc, #40]	; (80105ec <pbuf_alloc+0x1e8>)
 80105c2:	4807      	ldr	r0, [pc, #28]	; (80105e0 <pbuf_alloc+0x1dc>)
 80105c4:	f00a f9b6 	bl	801a934 <iprintf>
      return NULL;
 80105c8:	2300      	movs	r3, #0
 80105ca:	e001      	b.n	80105d0 <pbuf_alloc+0x1cc>
      break;
 80105cc:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80105ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80105d0:	4618      	mov	r0, r3
 80105d2:	3728      	adds	r7, #40	; 0x28
 80105d4:	46bd      	mov	sp, r7
 80105d6:	bd80      	pop	{r7, pc}
 80105d8:	0801cc6c 	.word	0x0801cc6c
 80105dc:	0801cc9c 	.word	0x0801cc9c
 80105e0:	0801cccc 	.word	0x0801cccc
 80105e4:	0801ccf4 	.word	0x0801ccf4
 80105e8:	0801cd28 	.word	0x0801cd28
 80105ec:	0801cd54 	.word	0x0801cd54

080105f0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b086      	sub	sp, #24
 80105f4:	af02      	add	r7, sp, #8
 80105f6:	6078      	str	r0, [r7, #4]
 80105f8:	460b      	mov	r3, r1
 80105fa:	807b      	strh	r3, [r7, #2]
 80105fc:	4613      	mov	r3, r2
 80105fe:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010600:	883b      	ldrh	r3, [r7, #0]
 8010602:	2b41      	cmp	r3, #65	; 0x41
 8010604:	d009      	beq.n	801061a <pbuf_alloc_reference+0x2a>
 8010606:	883b      	ldrh	r3, [r7, #0]
 8010608:	2b01      	cmp	r3, #1
 801060a:	d006      	beq.n	801061a <pbuf_alloc_reference+0x2a>
 801060c:	4b0f      	ldr	r3, [pc, #60]	; (801064c <pbuf_alloc_reference+0x5c>)
 801060e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8010612:	490f      	ldr	r1, [pc, #60]	; (8010650 <pbuf_alloc_reference+0x60>)
 8010614:	480f      	ldr	r0, [pc, #60]	; (8010654 <pbuf_alloc_reference+0x64>)
 8010616:	f00a f98d 	bl	801a934 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801061a:	200b      	movs	r0, #11
 801061c:	f7ff fb44 	bl	800fca8 <memp_malloc>
 8010620:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d101      	bne.n	801062c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010628:	2300      	movs	r3, #0
 801062a:	e00b      	b.n	8010644 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801062c:	8879      	ldrh	r1, [r7, #2]
 801062e:	887a      	ldrh	r2, [r7, #2]
 8010630:	2300      	movs	r3, #0
 8010632:	9301      	str	r3, [sp, #4]
 8010634:	883b      	ldrh	r3, [r7, #0]
 8010636:	9300      	str	r3, [sp, #0]
 8010638:	460b      	mov	r3, r1
 801063a:	6879      	ldr	r1, [r7, #4]
 801063c:	68f8      	ldr	r0, [r7, #12]
 801063e:	f7ff feb7 	bl	80103b0 <pbuf_init_alloced_pbuf>
  return p;
 8010642:	68fb      	ldr	r3, [r7, #12]
}
 8010644:	4618      	mov	r0, r3
 8010646:	3710      	adds	r7, #16
 8010648:	46bd      	mov	sp, r7
 801064a:	bd80      	pop	{r7, pc}
 801064c:	0801cc6c 	.word	0x0801cc6c
 8010650:	0801cd70 	.word	0x0801cd70
 8010654:	0801cccc 	.word	0x0801cccc

08010658 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010658:	b580      	push	{r7, lr}
 801065a:	b088      	sub	sp, #32
 801065c:	af02      	add	r7, sp, #8
 801065e:	607b      	str	r3, [r7, #4]
 8010660:	4603      	mov	r3, r0
 8010662:	73fb      	strb	r3, [r7, #15]
 8010664:	460b      	mov	r3, r1
 8010666:	81bb      	strh	r3, [r7, #12]
 8010668:	4613      	mov	r3, r2
 801066a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801066c:	7bfb      	ldrb	r3, [r7, #15]
 801066e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010670:	8a7b      	ldrh	r3, [r7, #18]
 8010672:	3303      	adds	r3, #3
 8010674:	f023 0203 	bic.w	r2, r3, #3
 8010678:	89bb      	ldrh	r3, [r7, #12]
 801067a:	441a      	add	r2, r3
 801067c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801067e:	429a      	cmp	r2, r3
 8010680:	d901      	bls.n	8010686 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010682:	2300      	movs	r3, #0
 8010684:	e018      	b.n	80106b8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010686:	6a3b      	ldr	r3, [r7, #32]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d007      	beq.n	801069c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801068c:	8a7b      	ldrh	r3, [r7, #18]
 801068e:	3303      	adds	r3, #3
 8010690:	f023 0303 	bic.w	r3, r3, #3
 8010694:	6a3a      	ldr	r2, [r7, #32]
 8010696:	4413      	add	r3, r2
 8010698:	617b      	str	r3, [r7, #20]
 801069a:	e001      	b.n	80106a0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801069c:	2300      	movs	r3, #0
 801069e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	89b9      	ldrh	r1, [r7, #12]
 80106a4:	89ba      	ldrh	r2, [r7, #12]
 80106a6:	2302      	movs	r3, #2
 80106a8:	9301      	str	r3, [sp, #4]
 80106aa:	897b      	ldrh	r3, [r7, #10]
 80106ac:	9300      	str	r3, [sp, #0]
 80106ae:	460b      	mov	r3, r1
 80106b0:	6979      	ldr	r1, [r7, #20]
 80106b2:	f7ff fe7d 	bl	80103b0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80106b6:	687b      	ldr	r3, [r7, #4]
}
 80106b8:	4618      	mov	r0, r3
 80106ba:	3718      	adds	r7, #24
 80106bc:	46bd      	mov	sp, r7
 80106be:	bd80      	pop	{r7, pc}

080106c0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	460b      	mov	r3, r1
 80106ca:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d106      	bne.n	80106e0 <pbuf_realloc+0x20>
 80106d2:	4b3a      	ldr	r3, [pc, #232]	; (80107bc <pbuf_realloc+0xfc>)
 80106d4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80106d8:	4939      	ldr	r1, [pc, #228]	; (80107c0 <pbuf_realloc+0x100>)
 80106da:	483a      	ldr	r0, [pc, #232]	; (80107c4 <pbuf_realloc+0x104>)
 80106dc:	f00a f92a 	bl	801a934 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	891b      	ldrh	r3, [r3, #8]
 80106e4:	887a      	ldrh	r2, [r7, #2]
 80106e6:	429a      	cmp	r2, r3
 80106e8:	d263      	bcs.n	80107b2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	891a      	ldrh	r2, [r3, #8]
 80106ee:	887b      	ldrh	r3, [r7, #2]
 80106f0:	1ad3      	subs	r3, r2, r3
 80106f2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80106f4:	887b      	ldrh	r3, [r7, #2]
 80106f6:	817b      	strh	r3, [r7, #10]
  q = p;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80106fc:	e018      	b.n	8010730 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	895b      	ldrh	r3, [r3, #10]
 8010702:	897a      	ldrh	r2, [r7, #10]
 8010704:	1ad3      	subs	r3, r2, r3
 8010706:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	891a      	ldrh	r2, [r3, #8]
 801070c:	893b      	ldrh	r3, [r7, #8]
 801070e:	1ad3      	subs	r3, r2, r3
 8010710:	b29a      	uxth	r2, r3
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	2b00      	cmp	r3, #0
 8010720:	d106      	bne.n	8010730 <pbuf_realloc+0x70>
 8010722:	4b26      	ldr	r3, [pc, #152]	; (80107bc <pbuf_realloc+0xfc>)
 8010724:	f240 12af 	movw	r2, #431	; 0x1af
 8010728:	4927      	ldr	r1, [pc, #156]	; (80107c8 <pbuf_realloc+0x108>)
 801072a:	4826      	ldr	r0, [pc, #152]	; (80107c4 <pbuf_realloc+0x104>)
 801072c:	f00a f902 	bl	801a934 <iprintf>
  while (rem_len > q->len) {
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	895b      	ldrh	r3, [r3, #10]
 8010734:	897a      	ldrh	r2, [r7, #10]
 8010736:	429a      	cmp	r2, r3
 8010738:	d8e1      	bhi.n	80106fe <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	7b1b      	ldrb	r3, [r3, #12]
 801073e:	f003 030f 	and.w	r3, r3, #15
 8010742:	2b00      	cmp	r3, #0
 8010744:	d121      	bne.n	801078a <pbuf_realloc+0xca>
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	895b      	ldrh	r3, [r3, #10]
 801074a:	897a      	ldrh	r2, [r7, #10]
 801074c:	429a      	cmp	r2, r3
 801074e:	d01c      	beq.n	801078a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	7b5b      	ldrb	r3, [r3, #13]
 8010754:	f003 0302 	and.w	r3, r3, #2
 8010758:	2b00      	cmp	r3, #0
 801075a:	d116      	bne.n	801078a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	685a      	ldr	r2, [r3, #4]
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	1ad3      	subs	r3, r2, r3
 8010764:	b29a      	uxth	r2, r3
 8010766:	897b      	ldrh	r3, [r7, #10]
 8010768:	4413      	add	r3, r2
 801076a:	b29b      	uxth	r3, r3
 801076c:	4619      	mov	r1, r3
 801076e:	68f8      	ldr	r0, [r7, #12]
 8010770:	f7ff f80e 	bl	800f790 <mem_trim>
 8010774:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d106      	bne.n	801078a <pbuf_realloc+0xca>
 801077c:	4b0f      	ldr	r3, [pc, #60]	; (80107bc <pbuf_realloc+0xfc>)
 801077e:	f240 12bd 	movw	r2, #445	; 0x1bd
 8010782:	4912      	ldr	r1, [pc, #72]	; (80107cc <pbuf_realloc+0x10c>)
 8010784:	480f      	ldr	r0, [pc, #60]	; (80107c4 <pbuf_realloc+0x104>)
 8010786:	f00a f8d5 	bl	801a934 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	897a      	ldrh	r2, [r7, #10]
 801078e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	895a      	ldrh	r2, [r3, #10]
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	2b00      	cmp	r3, #0
 801079e:	d004      	beq.n	80107aa <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	4618      	mov	r0, r3
 80107a6:	f000 f911 	bl	80109cc <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	2200      	movs	r2, #0
 80107ae:	601a      	str	r2, [r3, #0]
 80107b0:	e000      	b.n	80107b4 <pbuf_realloc+0xf4>
    return;
 80107b2:	bf00      	nop

}
 80107b4:	3710      	adds	r7, #16
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}
 80107ba:	bf00      	nop
 80107bc:	0801cc6c 	.word	0x0801cc6c
 80107c0:	0801cd84 	.word	0x0801cd84
 80107c4:	0801cccc 	.word	0x0801cccc
 80107c8:	0801cd9c 	.word	0x0801cd9c
 80107cc:	0801cdb4 	.word	0x0801cdb4

080107d0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b086      	sub	sp, #24
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	60f8      	str	r0, [r7, #12]
 80107d8:	60b9      	str	r1, [r7, #8]
 80107da:	4613      	mov	r3, r2
 80107dc:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d106      	bne.n	80107f2 <pbuf_add_header_impl+0x22>
 80107e4:	4b2b      	ldr	r3, [pc, #172]	; (8010894 <pbuf_add_header_impl+0xc4>)
 80107e6:	f240 12df 	movw	r2, #479	; 0x1df
 80107ea:	492b      	ldr	r1, [pc, #172]	; (8010898 <pbuf_add_header_impl+0xc8>)
 80107ec:	482b      	ldr	r0, [pc, #172]	; (801089c <pbuf_add_header_impl+0xcc>)
 80107ee:	f00a f8a1 	bl	801a934 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d003      	beq.n	8010800 <pbuf_add_header_impl+0x30>
 80107f8:	68bb      	ldr	r3, [r7, #8]
 80107fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80107fe:	d301      	bcc.n	8010804 <pbuf_add_header_impl+0x34>
    return 1;
 8010800:	2301      	movs	r3, #1
 8010802:	e043      	b.n	801088c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010804:	68bb      	ldr	r3, [r7, #8]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d101      	bne.n	801080e <pbuf_add_header_impl+0x3e>
    return 0;
 801080a:	2300      	movs	r3, #0
 801080c:	e03e      	b.n	801088c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801080e:	68bb      	ldr	r3, [r7, #8]
 8010810:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	891a      	ldrh	r2, [r3, #8]
 8010816:	8a7b      	ldrh	r3, [r7, #18]
 8010818:	4413      	add	r3, r2
 801081a:	b29b      	uxth	r3, r3
 801081c:	8a7a      	ldrh	r2, [r7, #18]
 801081e:	429a      	cmp	r2, r3
 8010820:	d901      	bls.n	8010826 <pbuf_add_header_impl+0x56>
    return 1;
 8010822:	2301      	movs	r3, #1
 8010824:	e032      	b.n	801088c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	7b1b      	ldrb	r3, [r3, #12]
 801082a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801082c:	8a3b      	ldrh	r3, [r7, #16]
 801082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010832:	2b00      	cmp	r3, #0
 8010834:	d00c      	beq.n	8010850 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	685a      	ldr	r2, [r3, #4]
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	425b      	negs	r3, r3
 801083e:	4413      	add	r3, r2
 8010840:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	3310      	adds	r3, #16
 8010846:	697a      	ldr	r2, [r7, #20]
 8010848:	429a      	cmp	r2, r3
 801084a:	d20d      	bcs.n	8010868 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801084c:	2301      	movs	r3, #1
 801084e:	e01d      	b.n	801088c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010850:	79fb      	ldrb	r3, [r7, #7]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d006      	beq.n	8010864 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	685a      	ldr	r2, [r3, #4]
 801085a:	68bb      	ldr	r3, [r7, #8]
 801085c:	425b      	negs	r3, r3
 801085e:	4413      	add	r3, r2
 8010860:	617b      	str	r3, [r7, #20]
 8010862:	e001      	b.n	8010868 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010864:	2301      	movs	r3, #1
 8010866:	e011      	b.n	801088c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	697a      	ldr	r2, [r7, #20]
 801086c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	895a      	ldrh	r2, [r3, #10]
 8010872:	8a7b      	ldrh	r3, [r7, #18]
 8010874:	4413      	add	r3, r2
 8010876:	b29a      	uxth	r2, r3
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	891a      	ldrh	r2, [r3, #8]
 8010880:	8a7b      	ldrh	r3, [r7, #18]
 8010882:	4413      	add	r3, r2
 8010884:	b29a      	uxth	r2, r3
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	811a      	strh	r2, [r3, #8]


  return 0;
 801088a:	2300      	movs	r3, #0
}
 801088c:	4618      	mov	r0, r3
 801088e:	3718      	adds	r7, #24
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}
 8010894:	0801cc6c 	.word	0x0801cc6c
 8010898:	0801cdd0 	.word	0x0801cdd0
 801089c:	0801cccc 	.word	0x0801cccc

080108a0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b082      	sub	sp, #8
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
 80108a8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80108aa:	2200      	movs	r2, #0
 80108ac:	6839      	ldr	r1, [r7, #0]
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f7ff ff8e 	bl	80107d0 <pbuf_add_header_impl>
 80108b4:	4603      	mov	r3, r0
}
 80108b6:	4618      	mov	r0, r3
 80108b8:	3708      	adds	r7, #8
 80108ba:	46bd      	mov	sp, r7
 80108bc:	bd80      	pop	{r7, pc}
	...

080108c0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b084      	sub	sp, #16
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
 80108c8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d106      	bne.n	80108de <pbuf_remove_header+0x1e>
 80108d0:	4b20      	ldr	r3, [pc, #128]	; (8010954 <pbuf_remove_header+0x94>)
 80108d2:	f240 224b 	movw	r2, #587	; 0x24b
 80108d6:	4920      	ldr	r1, [pc, #128]	; (8010958 <pbuf_remove_header+0x98>)
 80108d8:	4820      	ldr	r0, [pc, #128]	; (801095c <pbuf_remove_header+0x9c>)
 80108da:	f00a f82b 	bl	801a934 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d003      	beq.n	80108ec <pbuf_remove_header+0x2c>
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80108ea:	d301      	bcc.n	80108f0 <pbuf_remove_header+0x30>
    return 1;
 80108ec:	2301      	movs	r3, #1
 80108ee:	e02c      	b.n	801094a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d101      	bne.n	80108fa <pbuf_remove_header+0x3a>
    return 0;
 80108f6:	2300      	movs	r3, #0
 80108f8:	e027      	b.n	801094a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80108fa:	683b      	ldr	r3, [r7, #0]
 80108fc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	895b      	ldrh	r3, [r3, #10]
 8010902:	89fa      	ldrh	r2, [r7, #14]
 8010904:	429a      	cmp	r2, r3
 8010906:	d908      	bls.n	801091a <pbuf_remove_header+0x5a>
 8010908:	4b12      	ldr	r3, [pc, #72]	; (8010954 <pbuf_remove_header+0x94>)
 801090a:	f240 2255 	movw	r2, #597	; 0x255
 801090e:	4914      	ldr	r1, [pc, #80]	; (8010960 <pbuf_remove_header+0xa0>)
 8010910:	4812      	ldr	r0, [pc, #72]	; (801095c <pbuf_remove_header+0x9c>)
 8010912:	f00a f80f 	bl	801a934 <iprintf>
 8010916:	2301      	movs	r3, #1
 8010918:	e017      	b.n	801094a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	685b      	ldr	r3, [r3, #4]
 801091e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	685a      	ldr	r2, [r3, #4]
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	441a      	add	r2, r3
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	895a      	ldrh	r2, [r3, #10]
 8010930:	89fb      	ldrh	r3, [r7, #14]
 8010932:	1ad3      	subs	r3, r2, r3
 8010934:	b29a      	uxth	r2, r3
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	891a      	ldrh	r2, [r3, #8]
 801093e:	89fb      	ldrh	r3, [r7, #14]
 8010940:	1ad3      	subs	r3, r2, r3
 8010942:	b29a      	uxth	r2, r3
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010948:	2300      	movs	r3, #0
}
 801094a:	4618      	mov	r0, r3
 801094c:	3710      	adds	r7, #16
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
 8010952:	bf00      	nop
 8010954:	0801cc6c 	.word	0x0801cc6c
 8010958:	0801cdd0 	.word	0x0801cdd0
 801095c:	0801cccc 	.word	0x0801cccc
 8010960:	0801cddc 	.word	0x0801cddc

08010964 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b082      	sub	sp, #8
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
 801096c:	460b      	mov	r3, r1
 801096e:	807b      	strh	r3, [r7, #2]
 8010970:	4613      	mov	r3, r2
 8010972:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010974:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010978:	2b00      	cmp	r3, #0
 801097a:	da08      	bge.n	801098e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801097c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010980:	425b      	negs	r3, r3
 8010982:	4619      	mov	r1, r3
 8010984:	6878      	ldr	r0, [r7, #4]
 8010986:	f7ff ff9b 	bl	80108c0 <pbuf_remove_header>
 801098a:	4603      	mov	r3, r0
 801098c:	e007      	b.n	801099e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801098e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010992:	787a      	ldrb	r2, [r7, #1]
 8010994:	4619      	mov	r1, r3
 8010996:	6878      	ldr	r0, [r7, #4]
 8010998:	f7ff ff1a 	bl	80107d0 <pbuf_add_header_impl>
 801099c:	4603      	mov	r3, r0
  }
}
 801099e:	4618      	mov	r0, r3
 80109a0:	3708      	adds	r7, #8
 80109a2:	46bd      	mov	sp, r7
 80109a4:	bd80      	pop	{r7, pc}

080109a6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80109a6:	b580      	push	{r7, lr}
 80109a8:	b082      	sub	sp, #8
 80109aa:	af00      	add	r7, sp, #0
 80109ac:	6078      	str	r0, [r7, #4]
 80109ae:	460b      	mov	r3, r1
 80109b0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80109b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80109b6:	2201      	movs	r2, #1
 80109b8:	4619      	mov	r1, r3
 80109ba:	6878      	ldr	r0, [r7, #4]
 80109bc:	f7ff ffd2 	bl	8010964 <pbuf_header_impl>
 80109c0:	4603      	mov	r3, r0
}
 80109c2:	4618      	mov	r0, r3
 80109c4:	3708      	adds	r7, #8
 80109c6:	46bd      	mov	sp, r7
 80109c8:	bd80      	pop	{r7, pc}
	...

080109cc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b088      	sub	sp, #32
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d10b      	bne.n	80109f2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d106      	bne.n	80109ee <pbuf_free+0x22>
 80109e0:	4b3b      	ldr	r3, [pc, #236]	; (8010ad0 <pbuf_free+0x104>)
 80109e2:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80109e6:	493b      	ldr	r1, [pc, #236]	; (8010ad4 <pbuf_free+0x108>)
 80109e8:	483b      	ldr	r0, [pc, #236]	; (8010ad8 <pbuf_free+0x10c>)
 80109ea:	f009 ffa3 	bl	801a934 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80109ee:	2300      	movs	r3, #0
 80109f0:	e069      	b.n	8010ac6 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80109f2:	2300      	movs	r3, #0
 80109f4:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80109f6:	e062      	b.n	8010abe <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80109f8:	f009 fd3c 	bl	801a474 <sys_arch_protect>
 80109fc:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	7b9b      	ldrb	r3, [r3, #14]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d106      	bne.n	8010a14 <pbuf_free+0x48>
 8010a06:	4b32      	ldr	r3, [pc, #200]	; (8010ad0 <pbuf_free+0x104>)
 8010a08:	f240 22f1 	movw	r2, #753	; 0x2f1
 8010a0c:	4933      	ldr	r1, [pc, #204]	; (8010adc <pbuf_free+0x110>)
 8010a0e:	4832      	ldr	r0, [pc, #200]	; (8010ad8 <pbuf_free+0x10c>)
 8010a10:	f009 ff90 	bl	801a934 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	7b9b      	ldrb	r3, [r3, #14]
 8010a18:	3b01      	subs	r3, #1
 8010a1a:	b2da      	uxtb	r2, r3
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	739a      	strb	r2, [r3, #14]
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	7b9b      	ldrb	r3, [r3, #14]
 8010a24:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8010a26:	69b8      	ldr	r0, [r7, #24]
 8010a28:	f009 fd32 	bl	801a490 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010a2c:	7dfb      	ldrb	r3, [r7, #23]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d143      	bne.n	8010aba <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	681b      	ldr	r3, [r3, #0]
 8010a36:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	7b1b      	ldrb	r3, [r3, #12]
 8010a3c:	f003 030f 	and.w	r3, r3, #15
 8010a40:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	7b5b      	ldrb	r3, [r3, #13]
 8010a46:	f003 0302 	and.w	r3, r3, #2
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d011      	beq.n	8010a72 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	691b      	ldr	r3, [r3, #16]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d106      	bne.n	8010a68 <pbuf_free+0x9c>
 8010a5a:	4b1d      	ldr	r3, [pc, #116]	; (8010ad0 <pbuf_free+0x104>)
 8010a5c:	f240 22ff 	movw	r2, #767	; 0x2ff
 8010a60:	491f      	ldr	r1, [pc, #124]	; (8010ae0 <pbuf_free+0x114>)
 8010a62:	481d      	ldr	r0, [pc, #116]	; (8010ad8 <pbuf_free+0x10c>)
 8010a64:	f009 ff66 	bl	801a934 <iprintf>
        pc->custom_free_function(p);
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	691b      	ldr	r3, [r3, #16]
 8010a6c:	6878      	ldr	r0, [r7, #4]
 8010a6e:	4798      	blx	r3
 8010a70:	e01d      	b.n	8010aae <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010a72:	7bfb      	ldrb	r3, [r7, #15]
 8010a74:	2b02      	cmp	r3, #2
 8010a76:	d104      	bne.n	8010a82 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8010a78:	6879      	ldr	r1, [r7, #4]
 8010a7a:	200c      	movs	r0, #12
 8010a7c:	f7ff f966 	bl	800fd4c <memp_free>
 8010a80:	e015      	b.n	8010aae <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8010a82:	7bfb      	ldrb	r3, [r7, #15]
 8010a84:	2b01      	cmp	r3, #1
 8010a86:	d104      	bne.n	8010a92 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8010a88:	6879      	ldr	r1, [r7, #4]
 8010a8a:	200b      	movs	r0, #11
 8010a8c:	f7ff f95e 	bl	800fd4c <memp_free>
 8010a90:	e00d      	b.n	8010aae <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8010a92:	7bfb      	ldrb	r3, [r7, #15]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d103      	bne.n	8010aa0 <pbuf_free+0xd4>
          mem_free(p);
 8010a98:	6878      	ldr	r0, [r7, #4]
 8010a9a:	f7fe fde9 	bl	800f670 <mem_free>
 8010a9e:	e006      	b.n	8010aae <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010aa0:	4b0b      	ldr	r3, [pc, #44]	; (8010ad0 <pbuf_free+0x104>)
 8010aa2:	f240 320f 	movw	r2, #783	; 0x30f
 8010aa6:	490f      	ldr	r1, [pc, #60]	; (8010ae4 <pbuf_free+0x118>)
 8010aa8:	480b      	ldr	r0, [pc, #44]	; (8010ad8 <pbuf_free+0x10c>)
 8010aaa:	f009 ff43 	bl	801a934 <iprintf>
        }
      }
      count++;
 8010aae:	7ffb      	ldrb	r3, [r7, #31]
 8010ab0:	3301      	adds	r3, #1
 8010ab2:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	607b      	str	r3, [r7, #4]
 8010ab8:	e001      	b.n	8010abe <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8010aba:	2300      	movs	r3, #0
 8010abc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d199      	bne.n	80109f8 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010ac4:	7ffb      	ldrb	r3, [r7, #31]
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3720      	adds	r7, #32
 8010aca:	46bd      	mov	sp, r7
 8010acc:	bd80      	pop	{r7, pc}
 8010ace:	bf00      	nop
 8010ad0:	0801cc6c 	.word	0x0801cc6c
 8010ad4:	0801cdd0 	.word	0x0801cdd0
 8010ad8:	0801cccc 	.word	0x0801cccc
 8010adc:	0801cdfc 	.word	0x0801cdfc
 8010ae0:	0801ce14 	.word	0x0801ce14
 8010ae4:	0801ce38 	.word	0x0801ce38

08010ae8 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010ae8:	b480      	push	{r7}
 8010aea:	b085      	sub	sp, #20
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010af0:	2300      	movs	r3, #0
 8010af2:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010af4:	e005      	b.n	8010b02 <pbuf_clen+0x1a>
    ++len;
 8010af6:	89fb      	ldrh	r3, [r7, #14]
 8010af8:	3301      	adds	r3, #1
 8010afa:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d1f6      	bne.n	8010af6 <pbuf_clen+0xe>
  }
  return len;
 8010b08:	89fb      	ldrh	r3, [r7, #14]
}
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	3714      	adds	r7, #20
 8010b0e:	46bd      	mov	sp, r7
 8010b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b14:	4770      	bx	lr
	...

08010b18 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b084      	sub	sp, #16
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d016      	beq.n	8010b54 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010b26:	f009 fca5 	bl	801a474 <sys_arch_protect>
 8010b2a:	60f8      	str	r0, [r7, #12]
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	7b9b      	ldrb	r3, [r3, #14]
 8010b30:	3301      	adds	r3, #1
 8010b32:	b2da      	uxtb	r2, r3
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	739a      	strb	r2, [r3, #14]
 8010b38:	68f8      	ldr	r0, [r7, #12]
 8010b3a:	f009 fca9 	bl	801a490 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	7b9b      	ldrb	r3, [r3, #14]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d106      	bne.n	8010b54 <pbuf_ref+0x3c>
 8010b46:	4b05      	ldr	r3, [pc, #20]	; (8010b5c <pbuf_ref+0x44>)
 8010b48:	f240 3242 	movw	r2, #834	; 0x342
 8010b4c:	4904      	ldr	r1, [pc, #16]	; (8010b60 <pbuf_ref+0x48>)
 8010b4e:	4805      	ldr	r0, [pc, #20]	; (8010b64 <pbuf_ref+0x4c>)
 8010b50:	f009 fef0 	bl	801a934 <iprintf>
  }
}
 8010b54:	bf00      	nop
 8010b56:	3710      	adds	r7, #16
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	bd80      	pop	{r7, pc}
 8010b5c:	0801cc6c 	.word	0x0801cc6c
 8010b60:	0801ce4c 	.word	0x0801ce4c
 8010b64:	0801cccc 	.word	0x0801cccc

08010b68 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b084      	sub	sp, #16
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	6078      	str	r0, [r7, #4]
 8010b70:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d002      	beq.n	8010b7e <pbuf_cat+0x16>
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d107      	bne.n	8010b8e <pbuf_cat+0x26>
 8010b7e:	4b20      	ldr	r3, [pc, #128]	; (8010c00 <pbuf_cat+0x98>)
 8010b80:	f240 3259 	movw	r2, #857	; 0x359
 8010b84:	491f      	ldr	r1, [pc, #124]	; (8010c04 <pbuf_cat+0x9c>)
 8010b86:	4820      	ldr	r0, [pc, #128]	; (8010c08 <pbuf_cat+0xa0>)
 8010b88:	f009 fed4 	bl	801a934 <iprintf>
 8010b8c:	e034      	b.n	8010bf8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	60fb      	str	r3, [r7, #12]
 8010b92:	e00a      	b.n	8010baa <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	891a      	ldrh	r2, [r3, #8]
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	891b      	ldrh	r3, [r3, #8]
 8010b9c:	4413      	add	r3, r2
 8010b9e:	b29a      	uxth	r2, r3
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	60fb      	str	r3, [r7, #12]
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d1f0      	bne.n	8010b94 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	891a      	ldrh	r2, [r3, #8]
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	895b      	ldrh	r3, [r3, #10]
 8010bba:	429a      	cmp	r2, r3
 8010bbc:	d006      	beq.n	8010bcc <pbuf_cat+0x64>
 8010bbe:	4b10      	ldr	r3, [pc, #64]	; (8010c00 <pbuf_cat+0x98>)
 8010bc0:	f240 3262 	movw	r2, #866	; 0x362
 8010bc4:	4911      	ldr	r1, [pc, #68]	; (8010c0c <pbuf_cat+0xa4>)
 8010bc6:	4810      	ldr	r0, [pc, #64]	; (8010c08 <pbuf_cat+0xa0>)
 8010bc8:	f009 feb4 	bl	801a934 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d006      	beq.n	8010be2 <pbuf_cat+0x7a>
 8010bd4:	4b0a      	ldr	r3, [pc, #40]	; (8010c00 <pbuf_cat+0x98>)
 8010bd6:	f240 3263 	movw	r2, #867	; 0x363
 8010bda:	490d      	ldr	r1, [pc, #52]	; (8010c10 <pbuf_cat+0xa8>)
 8010bdc:	480a      	ldr	r0, [pc, #40]	; (8010c08 <pbuf_cat+0xa0>)
 8010bde:	f009 fea9 	bl	801a934 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	891a      	ldrh	r2, [r3, #8]
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	891b      	ldrh	r3, [r3, #8]
 8010bea:	4413      	add	r3, r2
 8010bec:	b29a      	uxth	r2, r3
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010bf2:	68fb      	ldr	r3, [r7, #12]
 8010bf4:	683a      	ldr	r2, [r7, #0]
 8010bf6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010bf8:	3710      	adds	r7, #16
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}
 8010bfe:	bf00      	nop
 8010c00:	0801cc6c 	.word	0x0801cc6c
 8010c04:	0801ce60 	.word	0x0801ce60
 8010c08:	0801cccc 	.word	0x0801cccc
 8010c0c:	0801ce98 	.word	0x0801ce98
 8010c10:	0801cec8 	.word	0x0801cec8

08010c14 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b082      	sub	sp, #8
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
 8010c1c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8010c1e:	6839      	ldr	r1, [r7, #0]
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f7ff ffa1 	bl	8010b68 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8010c26:	6838      	ldr	r0, [r7, #0]
 8010c28:	f7ff ff76 	bl	8010b18 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8010c2c:	bf00      	nop
 8010c2e:	3708      	adds	r7, #8
 8010c30:	46bd      	mov	sp, r7
 8010c32:	bd80      	pop	{r7, pc}

08010c34 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b086      	sub	sp, #24
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
 8010c3c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	617b      	str	r3, [r7, #20]
 8010c42:	2300      	movs	r3, #0
 8010c44:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d008      	beq.n	8010c5e <pbuf_copy+0x2a>
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d005      	beq.n	8010c5e <pbuf_copy+0x2a>
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	891a      	ldrh	r2, [r3, #8]
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	891b      	ldrh	r3, [r3, #8]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d209      	bcs.n	8010c72 <pbuf_copy+0x3e>
 8010c5e:	4b57      	ldr	r3, [pc, #348]	; (8010dbc <pbuf_copy+0x188>)
 8010c60:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010c64:	4956      	ldr	r1, [pc, #344]	; (8010dc0 <pbuf_copy+0x18c>)
 8010c66:	4857      	ldr	r0, [pc, #348]	; (8010dc4 <pbuf_copy+0x190>)
 8010c68:	f009 fe64 	bl	801a934 <iprintf>
 8010c6c:	f06f 030f 	mvn.w	r3, #15
 8010c70:	e09f      	b.n	8010db2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	895b      	ldrh	r3, [r3, #10]
 8010c76:	461a      	mov	r2, r3
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	1ad2      	subs	r2, r2, r3
 8010c7c:	683b      	ldr	r3, [r7, #0]
 8010c7e:	895b      	ldrh	r3, [r3, #10]
 8010c80:	4619      	mov	r1, r3
 8010c82:	693b      	ldr	r3, [r7, #16]
 8010c84:	1acb      	subs	r3, r1, r3
 8010c86:	429a      	cmp	r2, r3
 8010c88:	d306      	bcc.n	8010c98 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010c8a:	683b      	ldr	r3, [r7, #0]
 8010c8c:	895b      	ldrh	r3, [r3, #10]
 8010c8e:	461a      	mov	r2, r3
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	1ad3      	subs	r3, r2, r3
 8010c94:	60fb      	str	r3, [r7, #12]
 8010c96:	e005      	b.n	8010ca4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	895b      	ldrh	r3, [r3, #10]
 8010c9c:	461a      	mov	r2, r3
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	1ad3      	subs	r3, r2, r3
 8010ca2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	685a      	ldr	r2, [r3, #4]
 8010ca8:	697b      	ldr	r3, [r7, #20]
 8010caa:	18d0      	adds	r0, r2, r3
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	685a      	ldr	r2, [r3, #4]
 8010cb0:	693b      	ldr	r3, [r7, #16]
 8010cb2:	4413      	add	r3, r2
 8010cb4:	68fa      	ldr	r2, [r7, #12]
 8010cb6:	4619      	mov	r1, r3
 8010cb8:	f009 fd2c 	bl	801a714 <memcpy>
    offset_to += len;
 8010cbc:	697a      	ldr	r2, [r7, #20]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	4413      	add	r3, r2
 8010cc2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010cc4:	693a      	ldr	r2, [r7, #16]
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	4413      	add	r3, r2
 8010cca:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	895b      	ldrh	r3, [r3, #10]
 8010cd0:	461a      	mov	r2, r3
 8010cd2:	697b      	ldr	r3, [r7, #20]
 8010cd4:	4293      	cmp	r3, r2
 8010cd6:	d906      	bls.n	8010ce6 <pbuf_copy+0xb2>
 8010cd8:	4b38      	ldr	r3, [pc, #224]	; (8010dbc <pbuf_copy+0x188>)
 8010cda:	f240 32d9 	movw	r2, #985	; 0x3d9
 8010cde:	493a      	ldr	r1, [pc, #232]	; (8010dc8 <pbuf_copy+0x194>)
 8010ce0:	4838      	ldr	r0, [pc, #224]	; (8010dc4 <pbuf_copy+0x190>)
 8010ce2:	f009 fe27 	bl	801a934 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	895b      	ldrh	r3, [r3, #10]
 8010cea:	461a      	mov	r2, r3
 8010cec:	693b      	ldr	r3, [r7, #16]
 8010cee:	4293      	cmp	r3, r2
 8010cf0:	d906      	bls.n	8010d00 <pbuf_copy+0xcc>
 8010cf2:	4b32      	ldr	r3, [pc, #200]	; (8010dbc <pbuf_copy+0x188>)
 8010cf4:	f240 32da 	movw	r2, #986	; 0x3da
 8010cf8:	4934      	ldr	r1, [pc, #208]	; (8010dcc <pbuf_copy+0x198>)
 8010cfa:	4832      	ldr	r0, [pc, #200]	; (8010dc4 <pbuf_copy+0x190>)
 8010cfc:	f009 fe1a 	bl	801a934 <iprintf>
    if (offset_from >= p_from->len) {
 8010d00:	683b      	ldr	r3, [r7, #0]
 8010d02:	895b      	ldrh	r3, [r3, #10]
 8010d04:	461a      	mov	r2, r3
 8010d06:	693b      	ldr	r3, [r7, #16]
 8010d08:	4293      	cmp	r3, r2
 8010d0a:	d304      	bcc.n	8010d16 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	895b      	ldrh	r3, [r3, #10]
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	697b      	ldr	r3, [r7, #20]
 8010d1e:	4293      	cmp	r3, r2
 8010d20:	d114      	bne.n	8010d4c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010d22:	2300      	movs	r3, #0
 8010d24:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d10c      	bne.n	8010d4c <pbuf_copy+0x118>
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d009      	beq.n	8010d4c <pbuf_copy+0x118>
 8010d38:	4b20      	ldr	r3, [pc, #128]	; (8010dbc <pbuf_copy+0x188>)
 8010d3a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010d3e:	4924      	ldr	r1, [pc, #144]	; (8010dd0 <pbuf_copy+0x19c>)
 8010d40:	4820      	ldr	r0, [pc, #128]	; (8010dc4 <pbuf_copy+0x190>)
 8010d42:	f009 fdf7 	bl	801a934 <iprintf>
 8010d46:	f06f 030f 	mvn.w	r3, #15
 8010d4a:	e032      	b.n	8010db2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d013      	beq.n	8010d7a <pbuf_copy+0x146>
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	895a      	ldrh	r2, [r3, #10]
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	891b      	ldrh	r3, [r3, #8]
 8010d5a:	429a      	cmp	r2, r3
 8010d5c:	d10d      	bne.n	8010d7a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010d5e:	683b      	ldr	r3, [r7, #0]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d009      	beq.n	8010d7a <pbuf_copy+0x146>
 8010d66:	4b15      	ldr	r3, [pc, #84]	; (8010dbc <pbuf_copy+0x188>)
 8010d68:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010d6c:	4919      	ldr	r1, [pc, #100]	; (8010dd4 <pbuf_copy+0x1a0>)
 8010d6e:	4815      	ldr	r0, [pc, #84]	; (8010dc4 <pbuf_copy+0x190>)
 8010d70:	f009 fde0 	bl	801a934 <iprintf>
 8010d74:	f06f 0305 	mvn.w	r3, #5
 8010d78:	e01b      	b.n	8010db2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d013      	beq.n	8010da8 <pbuf_copy+0x174>
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	895a      	ldrh	r2, [r3, #10]
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	891b      	ldrh	r3, [r3, #8]
 8010d88:	429a      	cmp	r2, r3
 8010d8a:	d10d      	bne.n	8010da8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d009      	beq.n	8010da8 <pbuf_copy+0x174>
 8010d94:	4b09      	ldr	r3, [pc, #36]	; (8010dbc <pbuf_copy+0x188>)
 8010d96:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010d9a:	490e      	ldr	r1, [pc, #56]	; (8010dd4 <pbuf_copy+0x1a0>)
 8010d9c:	4809      	ldr	r0, [pc, #36]	; (8010dc4 <pbuf_copy+0x190>)
 8010d9e:	f009 fdc9 	bl	801a934 <iprintf>
 8010da2:	f06f 0305 	mvn.w	r3, #5
 8010da6:	e004      	b.n	8010db2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010da8:	683b      	ldr	r3, [r7, #0]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	f47f af61 	bne.w	8010c72 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010db0:	2300      	movs	r3, #0
}
 8010db2:	4618      	mov	r0, r3
 8010db4:	3718      	adds	r7, #24
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}
 8010dba:	bf00      	nop
 8010dbc:	0801cc6c 	.word	0x0801cc6c
 8010dc0:	0801cf14 	.word	0x0801cf14
 8010dc4:	0801cccc 	.word	0x0801cccc
 8010dc8:	0801cf44 	.word	0x0801cf44
 8010dcc:	0801cf5c 	.word	0x0801cf5c
 8010dd0:	0801cf78 	.word	0x0801cf78
 8010dd4:	0801cf88 	.word	0x0801cf88

08010dd8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b088      	sub	sp, #32
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	60f8      	str	r0, [r7, #12]
 8010de0:	60b9      	str	r1, [r7, #8]
 8010de2:	4611      	mov	r1, r2
 8010de4:	461a      	mov	r2, r3
 8010de6:	460b      	mov	r3, r1
 8010de8:	80fb      	strh	r3, [r7, #6]
 8010dea:	4613      	mov	r3, r2
 8010dec:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010dee:	2300      	movs	r3, #0
 8010df0:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010df2:	2300      	movs	r3, #0
 8010df4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d108      	bne.n	8010e0e <pbuf_copy_partial+0x36>
 8010dfc:	4b2b      	ldr	r3, [pc, #172]	; (8010eac <pbuf_copy_partial+0xd4>)
 8010dfe:	f240 420a 	movw	r2, #1034	; 0x40a
 8010e02:	492b      	ldr	r1, [pc, #172]	; (8010eb0 <pbuf_copy_partial+0xd8>)
 8010e04:	482b      	ldr	r0, [pc, #172]	; (8010eb4 <pbuf_copy_partial+0xdc>)
 8010e06:	f009 fd95 	bl	801a934 <iprintf>
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	e04a      	b.n	8010ea4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010e0e:	68bb      	ldr	r3, [r7, #8]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d108      	bne.n	8010e26 <pbuf_copy_partial+0x4e>
 8010e14:	4b25      	ldr	r3, [pc, #148]	; (8010eac <pbuf_copy_partial+0xd4>)
 8010e16:	f240 420b 	movw	r2, #1035	; 0x40b
 8010e1a:	4927      	ldr	r1, [pc, #156]	; (8010eb8 <pbuf_copy_partial+0xe0>)
 8010e1c:	4825      	ldr	r0, [pc, #148]	; (8010eb4 <pbuf_copy_partial+0xdc>)
 8010e1e:	f009 fd89 	bl	801a934 <iprintf>
 8010e22:	2300      	movs	r3, #0
 8010e24:	e03e      	b.n	8010ea4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	61fb      	str	r3, [r7, #28]
 8010e2a:	e034      	b.n	8010e96 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010e2c:	88bb      	ldrh	r3, [r7, #4]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d00a      	beq.n	8010e48 <pbuf_copy_partial+0x70>
 8010e32:	69fb      	ldr	r3, [r7, #28]
 8010e34:	895b      	ldrh	r3, [r3, #10]
 8010e36:	88ba      	ldrh	r2, [r7, #4]
 8010e38:	429a      	cmp	r2, r3
 8010e3a:	d305      	bcc.n	8010e48 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010e3c:	69fb      	ldr	r3, [r7, #28]
 8010e3e:	895b      	ldrh	r3, [r3, #10]
 8010e40:	88ba      	ldrh	r2, [r7, #4]
 8010e42:	1ad3      	subs	r3, r2, r3
 8010e44:	80bb      	strh	r3, [r7, #4]
 8010e46:	e023      	b.n	8010e90 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010e48:	69fb      	ldr	r3, [r7, #28]
 8010e4a:	895a      	ldrh	r2, [r3, #10]
 8010e4c:	88bb      	ldrh	r3, [r7, #4]
 8010e4e:	1ad3      	subs	r3, r2, r3
 8010e50:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010e52:	8b3a      	ldrh	r2, [r7, #24]
 8010e54:	88fb      	ldrh	r3, [r7, #6]
 8010e56:	429a      	cmp	r2, r3
 8010e58:	d901      	bls.n	8010e5e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010e5a:	88fb      	ldrh	r3, [r7, #6]
 8010e5c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010e5e:	8b7b      	ldrh	r3, [r7, #26]
 8010e60:	68ba      	ldr	r2, [r7, #8]
 8010e62:	18d0      	adds	r0, r2, r3
 8010e64:	69fb      	ldr	r3, [r7, #28]
 8010e66:	685a      	ldr	r2, [r3, #4]
 8010e68:	88bb      	ldrh	r3, [r7, #4]
 8010e6a:	4413      	add	r3, r2
 8010e6c:	8b3a      	ldrh	r2, [r7, #24]
 8010e6e:	4619      	mov	r1, r3
 8010e70:	f009 fc50 	bl	801a714 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010e74:	8afa      	ldrh	r2, [r7, #22]
 8010e76:	8b3b      	ldrh	r3, [r7, #24]
 8010e78:	4413      	add	r3, r2
 8010e7a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010e7c:	8b7a      	ldrh	r2, [r7, #26]
 8010e7e:	8b3b      	ldrh	r3, [r7, #24]
 8010e80:	4413      	add	r3, r2
 8010e82:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010e84:	88fa      	ldrh	r2, [r7, #6]
 8010e86:	8b3b      	ldrh	r3, [r7, #24]
 8010e88:	1ad3      	subs	r3, r2, r3
 8010e8a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010e90:	69fb      	ldr	r3, [r7, #28]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	61fb      	str	r3, [r7, #28]
 8010e96:	88fb      	ldrh	r3, [r7, #6]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d002      	beq.n	8010ea2 <pbuf_copy_partial+0xca>
 8010e9c:	69fb      	ldr	r3, [r7, #28]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d1c4      	bne.n	8010e2c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010ea2:	8afb      	ldrh	r3, [r7, #22]
}
 8010ea4:	4618      	mov	r0, r3
 8010ea6:	3720      	adds	r7, #32
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	bd80      	pop	{r7, pc}
 8010eac:	0801cc6c 	.word	0x0801cc6c
 8010eb0:	0801cfb4 	.word	0x0801cfb4
 8010eb4:	0801cccc 	.word	0x0801cccc
 8010eb8:	0801cfd4 	.word	0x0801cfd4

08010ebc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b084      	sub	sp, #16
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	4603      	mov	r3, r0
 8010ec4:	603a      	str	r2, [r7, #0]
 8010ec6:	71fb      	strb	r3, [r7, #7]
 8010ec8:	460b      	mov	r3, r1
 8010eca:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010ecc:	683b      	ldr	r3, [r7, #0]
 8010ece:	8919      	ldrh	r1, [r3, #8]
 8010ed0:	88ba      	ldrh	r2, [r7, #4]
 8010ed2:	79fb      	ldrb	r3, [r7, #7]
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	f7ff fa95 	bl	8010404 <pbuf_alloc>
 8010eda:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d101      	bne.n	8010ee6 <pbuf_clone+0x2a>
    return NULL;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	e011      	b.n	8010f0a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010ee6:	6839      	ldr	r1, [r7, #0]
 8010ee8:	68f8      	ldr	r0, [r7, #12]
 8010eea:	f7ff fea3 	bl	8010c34 <pbuf_copy>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010ef2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d006      	beq.n	8010f08 <pbuf_clone+0x4c>
 8010efa:	4b06      	ldr	r3, [pc, #24]	; (8010f14 <pbuf_clone+0x58>)
 8010efc:	f240 5224 	movw	r2, #1316	; 0x524
 8010f00:	4905      	ldr	r1, [pc, #20]	; (8010f18 <pbuf_clone+0x5c>)
 8010f02:	4806      	ldr	r0, [pc, #24]	; (8010f1c <pbuf_clone+0x60>)
 8010f04:	f009 fd16 	bl	801a934 <iprintf>
  return q;
 8010f08:	68fb      	ldr	r3, [r7, #12]
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3710      	adds	r7, #16
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
 8010f12:	bf00      	nop
 8010f14:	0801cc6c 	.word	0x0801cc6c
 8010f18:	0801d0e0 	.word	0x0801d0e0
 8010f1c:	0801cccc 	.word	0x0801cccc

08010f20 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010f24:	f009 fd1e 	bl	801a964 <rand>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	b29b      	uxth	r3, r3
 8010f2c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010f30:	b29b      	uxth	r3, r3
 8010f32:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010f36:	b29a      	uxth	r2, r3
 8010f38:	4b01      	ldr	r3, [pc, #4]	; (8010f40 <tcp_init+0x20>)
 8010f3a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010f3c:	bf00      	nop
 8010f3e:	bd80      	pop	{r7, pc}
 8010f40:	200000a4 	.word	0x200000a4

08010f44 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b082      	sub	sp, #8
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	7d1b      	ldrb	r3, [r3, #20]
 8010f50:	2b01      	cmp	r3, #1
 8010f52:	d105      	bne.n	8010f60 <tcp_free+0x1c>
 8010f54:	4b06      	ldr	r3, [pc, #24]	; (8010f70 <tcp_free+0x2c>)
 8010f56:	22d4      	movs	r2, #212	; 0xd4
 8010f58:	4906      	ldr	r1, [pc, #24]	; (8010f74 <tcp_free+0x30>)
 8010f5a:	4807      	ldr	r0, [pc, #28]	; (8010f78 <tcp_free+0x34>)
 8010f5c:	f009 fcea 	bl	801a934 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010f60:	6879      	ldr	r1, [r7, #4]
 8010f62:	2001      	movs	r0, #1
 8010f64:	f7fe fef2 	bl	800fd4c <memp_free>
}
 8010f68:	bf00      	nop
 8010f6a:	3708      	adds	r7, #8
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bd80      	pop	{r7, pc}
 8010f70:	0801d16c 	.word	0x0801d16c
 8010f74:	0801d19c 	.word	0x0801d19c
 8010f78:	0801d1b0 	.word	0x0801d1b0

08010f7c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010f7c:	b580      	push	{r7, lr}
 8010f7e:	b082      	sub	sp, #8
 8010f80:	af00      	add	r7, sp, #0
 8010f82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	7d1b      	ldrb	r3, [r3, #20]
 8010f88:	2b01      	cmp	r3, #1
 8010f8a:	d105      	bne.n	8010f98 <tcp_free_listen+0x1c>
 8010f8c:	4b06      	ldr	r3, [pc, #24]	; (8010fa8 <tcp_free_listen+0x2c>)
 8010f8e:	22df      	movs	r2, #223	; 0xdf
 8010f90:	4906      	ldr	r1, [pc, #24]	; (8010fac <tcp_free_listen+0x30>)
 8010f92:	4807      	ldr	r0, [pc, #28]	; (8010fb0 <tcp_free_listen+0x34>)
 8010f94:	f009 fcce 	bl	801a934 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010f98:	6879      	ldr	r1, [r7, #4]
 8010f9a:	2002      	movs	r0, #2
 8010f9c:	f7fe fed6 	bl	800fd4c <memp_free>
}
 8010fa0:	bf00      	nop
 8010fa2:	3708      	adds	r7, #8
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}
 8010fa8:	0801d16c 	.word	0x0801d16c
 8010fac:	0801d1d8 	.word	0x0801d1d8
 8010fb0:	0801d1b0 	.word	0x0801d1b0

08010fb4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010fb8:	f000 ffdc 	bl	8011f74 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010fbc:	4b07      	ldr	r3, [pc, #28]	; (8010fdc <tcp_tmr+0x28>)
 8010fbe:	781b      	ldrb	r3, [r3, #0]
 8010fc0:	3301      	adds	r3, #1
 8010fc2:	b2da      	uxtb	r2, r3
 8010fc4:	4b05      	ldr	r3, [pc, #20]	; (8010fdc <tcp_tmr+0x28>)
 8010fc6:	701a      	strb	r2, [r3, #0]
 8010fc8:	4b04      	ldr	r3, [pc, #16]	; (8010fdc <tcp_tmr+0x28>)
 8010fca:	781b      	ldrb	r3, [r3, #0]
 8010fcc:	f003 0301 	and.w	r3, r3, #1
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d001      	beq.n	8010fd8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010fd4:	f000 fc8e 	bl	80118f4 <tcp_slowtmr>
  }
}
 8010fd8:	bf00      	nop
 8010fda:	bd80      	pop	{r7, pc}
 8010fdc:	2000dadd 	.word	0x2000dadd

08010fe0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b084      	sub	sp, #16
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	6078      	str	r0, [r7, #4]
 8010fe8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d105      	bne.n	8010ffc <tcp_remove_listener+0x1c>
 8010ff0:	4b0d      	ldr	r3, [pc, #52]	; (8011028 <tcp_remove_listener+0x48>)
 8010ff2:	22ff      	movs	r2, #255	; 0xff
 8010ff4:	490d      	ldr	r1, [pc, #52]	; (801102c <tcp_remove_listener+0x4c>)
 8010ff6:	480e      	ldr	r0, [pc, #56]	; (8011030 <tcp_remove_listener+0x50>)
 8010ff8:	f009 fc9c 	bl	801a934 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	60fb      	str	r3, [r7, #12]
 8011000:	e00a      	b.n	8011018 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011006:	683a      	ldr	r2, [r7, #0]
 8011008:	429a      	cmp	r2, r3
 801100a:	d102      	bne.n	8011012 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	2200      	movs	r2, #0
 8011010:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	68db      	ldr	r3, [r3, #12]
 8011016:	60fb      	str	r3, [r7, #12]
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d1f1      	bne.n	8011002 <tcp_remove_listener+0x22>
    }
  }
}
 801101e:	bf00      	nop
 8011020:	bf00      	nop
 8011022:	3710      	adds	r7, #16
 8011024:	46bd      	mov	sp, r7
 8011026:	bd80      	pop	{r7, pc}
 8011028:	0801d16c 	.word	0x0801d16c
 801102c:	0801d1f4 	.word	0x0801d1f4
 8011030:	0801d1b0 	.word	0x0801d1b0

08011034 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b084      	sub	sp, #16
 8011038:	af00      	add	r7, sp, #0
 801103a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d106      	bne.n	8011050 <tcp_listen_closed+0x1c>
 8011042:	4b14      	ldr	r3, [pc, #80]	; (8011094 <tcp_listen_closed+0x60>)
 8011044:	f240 1211 	movw	r2, #273	; 0x111
 8011048:	4913      	ldr	r1, [pc, #76]	; (8011098 <tcp_listen_closed+0x64>)
 801104a:	4814      	ldr	r0, [pc, #80]	; (801109c <tcp_listen_closed+0x68>)
 801104c:	f009 fc72 	bl	801a934 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	7d1b      	ldrb	r3, [r3, #20]
 8011054:	2b01      	cmp	r3, #1
 8011056:	d006      	beq.n	8011066 <tcp_listen_closed+0x32>
 8011058:	4b0e      	ldr	r3, [pc, #56]	; (8011094 <tcp_listen_closed+0x60>)
 801105a:	f44f 7289 	mov.w	r2, #274	; 0x112
 801105e:	4910      	ldr	r1, [pc, #64]	; (80110a0 <tcp_listen_closed+0x6c>)
 8011060:	480e      	ldr	r0, [pc, #56]	; (801109c <tcp_listen_closed+0x68>)
 8011062:	f009 fc67 	bl	801a934 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011066:	2301      	movs	r3, #1
 8011068:	60fb      	str	r3, [r7, #12]
 801106a:	e00b      	b.n	8011084 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801106c:	4a0d      	ldr	r2, [pc, #52]	; (80110a4 <tcp_listen_closed+0x70>)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	6879      	ldr	r1, [r7, #4]
 8011078:	4618      	mov	r0, r3
 801107a:	f7ff ffb1 	bl	8010fe0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	3301      	adds	r3, #1
 8011082:	60fb      	str	r3, [r7, #12]
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	2b03      	cmp	r3, #3
 8011088:	d9f0      	bls.n	801106c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801108a:	bf00      	nop
 801108c:	bf00      	nop
 801108e:	3710      	adds	r7, #16
 8011090:	46bd      	mov	sp, r7
 8011092:	bd80      	pop	{r7, pc}
 8011094:	0801d16c 	.word	0x0801d16c
 8011098:	0801d21c 	.word	0x0801d21c
 801109c:	0801d1b0 	.word	0x0801d1b0
 80110a0:	0801d228 	.word	0x0801d228
 80110a4:	0801f18c 	.word	0x0801f18c

080110a8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80110a8:	b5b0      	push	{r4, r5, r7, lr}
 80110aa:	b088      	sub	sp, #32
 80110ac:	af04      	add	r7, sp, #16
 80110ae:	6078      	str	r0, [r7, #4]
 80110b0:	460b      	mov	r3, r1
 80110b2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d106      	bne.n	80110c8 <tcp_close_shutdown+0x20>
 80110ba:	4b63      	ldr	r3, [pc, #396]	; (8011248 <tcp_close_shutdown+0x1a0>)
 80110bc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80110c0:	4962      	ldr	r1, [pc, #392]	; (801124c <tcp_close_shutdown+0x1a4>)
 80110c2:	4863      	ldr	r0, [pc, #396]	; (8011250 <tcp_close_shutdown+0x1a8>)
 80110c4:	f009 fc36 	bl	801a934 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80110c8:	78fb      	ldrb	r3, [r7, #3]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d066      	beq.n	801119c <tcp_close_shutdown+0xf4>
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	7d1b      	ldrb	r3, [r3, #20]
 80110d2:	2b04      	cmp	r3, #4
 80110d4:	d003      	beq.n	80110de <tcp_close_shutdown+0x36>
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	7d1b      	ldrb	r3, [r3, #20]
 80110da:	2b07      	cmp	r3, #7
 80110dc:	d15e      	bne.n	801119c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d104      	bne.n	80110f0 <tcp_close_shutdown+0x48>
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80110ea:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80110ee:	d055      	beq.n	801119c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	8b5b      	ldrh	r3, [r3, #26]
 80110f4:	f003 0310 	and.w	r3, r3, #16
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d106      	bne.n	801110a <tcp_close_shutdown+0x62>
 80110fc:	4b52      	ldr	r3, [pc, #328]	; (8011248 <tcp_close_shutdown+0x1a0>)
 80110fe:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8011102:	4954      	ldr	r1, [pc, #336]	; (8011254 <tcp_close_shutdown+0x1ac>)
 8011104:	4852      	ldr	r0, [pc, #328]	; (8011250 <tcp_close_shutdown+0x1a8>)
 8011106:	f009 fc15 	bl	801a934 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011112:	687d      	ldr	r5, [r7, #4]
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	3304      	adds	r3, #4
 8011118:	687a      	ldr	r2, [r7, #4]
 801111a:	8ad2      	ldrh	r2, [r2, #22]
 801111c:	6879      	ldr	r1, [r7, #4]
 801111e:	8b09      	ldrh	r1, [r1, #24]
 8011120:	9102      	str	r1, [sp, #8]
 8011122:	9201      	str	r2, [sp, #4]
 8011124:	9300      	str	r3, [sp, #0]
 8011126:	462b      	mov	r3, r5
 8011128:	4622      	mov	r2, r4
 801112a:	4601      	mov	r1, r0
 801112c:	6878      	ldr	r0, [r7, #4]
 801112e:	f005 fcf1 	bl	8016b14 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011132:	6878      	ldr	r0, [r7, #4]
 8011134:	f001 face 	bl	80126d4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011138:	4b47      	ldr	r3, [pc, #284]	; (8011258 <tcp_close_shutdown+0x1b0>)
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	687a      	ldr	r2, [r7, #4]
 801113e:	429a      	cmp	r2, r3
 8011140:	d105      	bne.n	801114e <tcp_close_shutdown+0xa6>
 8011142:	4b45      	ldr	r3, [pc, #276]	; (8011258 <tcp_close_shutdown+0x1b0>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	68db      	ldr	r3, [r3, #12]
 8011148:	4a43      	ldr	r2, [pc, #268]	; (8011258 <tcp_close_shutdown+0x1b0>)
 801114a:	6013      	str	r3, [r2, #0]
 801114c:	e013      	b.n	8011176 <tcp_close_shutdown+0xce>
 801114e:	4b42      	ldr	r3, [pc, #264]	; (8011258 <tcp_close_shutdown+0x1b0>)
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	60fb      	str	r3, [r7, #12]
 8011154:	e00c      	b.n	8011170 <tcp_close_shutdown+0xc8>
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	687a      	ldr	r2, [r7, #4]
 801115c:	429a      	cmp	r2, r3
 801115e:	d104      	bne.n	801116a <tcp_close_shutdown+0xc2>
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	68da      	ldr	r2, [r3, #12]
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	60da      	str	r2, [r3, #12]
 8011168:	e005      	b.n	8011176 <tcp_close_shutdown+0xce>
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	68db      	ldr	r3, [r3, #12]
 801116e:	60fb      	str	r3, [r7, #12]
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d1ef      	bne.n	8011156 <tcp_close_shutdown+0xae>
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	2200      	movs	r2, #0
 801117a:	60da      	str	r2, [r3, #12]
 801117c:	4b37      	ldr	r3, [pc, #220]	; (801125c <tcp_close_shutdown+0x1b4>)
 801117e:	2201      	movs	r2, #1
 8011180:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011182:	4b37      	ldr	r3, [pc, #220]	; (8011260 <tcp_close_shutdown+0x1b8>)
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	687a      	ldr	r2, [r7, #4]
 8011188:	429a      	cmp	r2, r3
 801118a:	d102      	bne.n	8011192 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801118c:	f003 ff66 	bl	801505c <tcp_trigger_input_pcb_close>
 8011190:	e002      	b.n	8011198 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8011192:	6878      	ldr	r0, [r7, #4]
 8011194:	f7ff fed6 	bl	8010f44 <tcp_free>
      }
      return ERR_OK;
 8011198:	2300      	movs	r3, #0
 801119a:	e050      	b.n	801123e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	7d1b      	ldrb	r3, [r3, #20]
 80111a0:	2b02      	cmp	r3, #2
 80111a2:	d03b      	beq.n	801121c <tcp_close_shutdown+0x174>
 80111a4:	2b02      	cmp	r3, #2
 80111a6:	dc44      	bgt.n	8011232 <tcp_close_shutdown+0x18a>
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d002      	beq.n	80111b2 <tcp_close_shutdown+0x10a>
 80111ac:	2b01      	cmp	r3, #1
 80111ae:	d02a      	beq.n	8011206 <tcp_close_shutdown+0x15e>
 80111b0:	e03f      	b.n	8011232 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	8adb      	ldrh	r3, [r3, #22]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d021      	beq.n	80111fe <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80111ba:	4b2a      	ldr	r3, [pc, #168]	; (8011264 <tcp_close_shutdown+0x1bc>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	687a      	ldr	r2, [r7, #4]
 80111c0:	429a      	cmp	r2, r3
 80111c2:	d105      	bne.n	80111d0 <tcp_close_shutdown+0x128>
 80111c4:	4b27      	ldr	r3, [pc, #156]	; (8011264 <tcp_close_shutdown+0x1bc>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	68db      	ldr	r3, [r3, #12]
 80111ca:	4a26      	ldr	r2, [pc, #152]	; (8011264 <tcp_close_shutdown+0x1bc>)
 80111cc:	6013      	str	r3, [r2, #0]
 80111ce:	e013      	b.n	80111f8 <tcp_close_shutdown+0x150>
 80111d0:	4b24      	ldr	r3, [pc, #144]	; (8011264 <tcp_close_shutdown+0x1bc>)
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	60bb      	str	r3, [r7, #8]
 80111d6:	e00c      	b.n	80111f2 <tcp_close_shutdown+0x14a>
 80111d8:	68bb      	ldr	r3, [r7, #8]
 80111da:	68db      	ldr	r3, [r3, #12]
 80111dc:	687a      	ldr	r2, [r7, #4]
 80111de:	429a      	cmp	r2, r3
 80111e0:	d104      	bne.n	80111ec <tcp_close_shutdown+0x144>
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	68da      	ldr	r2, [r3, #12]
 80111e6:	68bb      	ldr	r3, [r7, #8]
 80111e8:	60da      	str	r2, [r3, #12]
 80111ea:	e005      	b.n	80111f8 <tcp_close_shutdown+0x150>
 80111ec:	68bb      	ldr	r3, [r7, #8]
 80111ee:	68db      	ldr	r3, [r3, #12]
 80111f0:	60bb      	str	r3, [r7, #8]
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d1ef      	bne.n	80111d8 <tcp_close_shutdown+0x130>
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	2200      	movs	r2, #0
 80111fc:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80111fe:	6878      	ldr	r0, [r7, #4]
 8011200:	f7ff fea0 	bl	8010f44 <tcp_free>
      break;
 8011204:	e01a      	b.n	801123c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011206:	6878      	ldr	r0, [r7, #4]
 8011208:	f7ff ff14 	bl	8011034 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801120c:	6879      	ldr	r1, [r7, #4]
 801120e:	4816      	ldr	r0, [pc, #88]	; (8011268 <tcp_close_shutdown+0x1c0>)
 8011210:	f001 fab0 	bl	8012774 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011214:	6878      	ldr	r0, [r7, #4]
 8011216:	f7ff feb1 	bl	8010f7c <tcp_free_listen>
      break;
 801121a:	e00f      	b.n	801123c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801121c:	6879      	ldr	r1, [r7, #4]
 801121e:	480e      	ldr	r0, [pc, #56]	; (8011258 <tcp_close_shutdown+0x1b0>)
 8011220:	f001 faa8 	bl	8012774 <tcp_pcb_remove>
 8011224:	4b0d      	ldr	r3, [pc, #52]	; (801125c <tcp_close_shutdown+0x1b4>)
 8011226:	2201      	movs	r2, #1
 8011228:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801122a:	6878      	ldr	r0, [r7, #4]
 801122c:	f7ff fe8a 	bl	8010f44 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011230:	e004      	b.n	801123c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011232:	6878      	ldr	r0, [r7, #4]
 8011234:	f000 f81a 	bl	801126c <tcp_close_shutdown_fin>
 8011238:	4603      	mov	r3, r0
 801123a:	e000      	b.n	801123e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801123c:	2300      	movs	r3, #0
}
 801123e:	4618      	mov	r0, r3
 8011240:	3710      	adds	r7, #16
 8011242:	46bd      	mov	sp, r7
 8011244:	bdb0      	pop	{r4, r5, r7, pc}
 8011246:	bf00      	nop
 8011248:	0801d16c 	.word	0x0801d16c
 801124c:	0801d240 	.word	0x0801d240
 8011250:	0801d1b0 	.word	0x0801d1b0
 8011254:	0801d260 	.word	0x0801d260
 8011258:	2000dad4 	.word	0x2000dad4
 801125c:	2000dadc 	.word	0x2000dadc
 8011260:	2000db14 	.word	0x2000db14
 8011264:	2000dacc 	.word	0x2000dacc
 8011268:	2000dad0 	.word	0x2000dad0

0801126c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801126c:	b580      	push	{r7, lr}
 801126e:	b084      	sub	sp, #16
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d106      	bne.n	8011288 <tcp_close_shutdown_fin+0x1c>
 801127a:	4b2e      	ldr	r3, [pc, #184]	; (8011334 <tcp_close_shutdown_fin+0xc8>)
 801127c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011280:	492d      	ldr	r1, [pc, #180]	; (8011338 <tcp_close_shutdown_fin+0xcc>)
 8011282:	482e      	ldr	r0, [pc, #184]	; (801133c <tcp_close_shutdown_fin+0xd0>)
 8011284:	f009 fb56 	bl	801a934 <iprintf>

  switch (pcb->state) {
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	7d1b      	ldrb	r3, [r3, #20]
 801128c:	2b07      	cmp	r3, #7
 801128e:	d020      	beq.n	80112d2 <tcp_close_shutdown_fin+0x66>
 8011290:	2b07      	cmp	r3, #7
 8011292:	dc2b      	bgt.n	80112ec <tcp_close_shutdown_fin+0x80>
 8011294:	2b03      	cmp	r3, #3
 8011296:	d002      	beq.n	801129e <tcp_close_shutdown_fin+0x32>
 8011298:	2b04      	cmp	r3, #4
 801129a:	d00d      	beq.n	80112b8 <tcp_close_shutdown_fin+0x4c>
 801129c:	e026      	b.n	80112ec <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801129e:	6878      	ldr	r0, [r7, #4]
 80112a0:	f004 fd46 	bl	8015d30 <tcp_send_fin>
 80112a4:	4603      	mov	r3, r0
 80112a6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80112a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d11f      	bne.n	80112f0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2205      	movs	r2, #5
 80112b4:	751a      	strb	r2, [r3, #20]
      }
      break;
 80112b6:	e01b      	b.n	80112f0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80112b8:	6878      	ldr	r0, [r7, #4]
 80112ba:	f004 fd39 	bl	8015d30 <tcp_send_fin>
 80112be:	4603      	mov	r3, r0
 80112c0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80112c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d114      	bne.n	80112f4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	2205      	movs	r2, #5
 80112ce:	751a      	strb	r2, [r3, #20]
      }
      break;
 80112d0:	e010      	b.n	80112f4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80112d2:	6878      	ldr	r0, [r7, #4]
 80112d4:	f004 fd2c 	bl	8015d30 <tcp_send_fin>
 80112d8:	4603      	mov	r3, r0
 80112da:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80112dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d109      	bne.n	80112f8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	2209      	movs	r2, #9
 80112e8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80112ea:	e005      	b.n	80112f8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80112ec:	2300      	movs	r3, #0
 80112ee:	e01c      	b.n	801132a <tcp_close_shutdown_fin+0xbe>
      break;
 80112f0:	bf00      	nop
 80112f2:	e002      	b.n	80112fa <tcp_close_shutdown_fin+0x8e>
      break;
 80112f4:	bf00      	nop
 80112f6:	e000      	b.n	80112fa <tcp_close_shutdown_fin+0x8e>
      break;
 80112f8:	bf00      	nop
  }

  if (err == ERR_OK) {
 80112fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d103      	bne.n	801130a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011302:	6878      	ldr	r0, [r7, #4]
 8011304:	f004 fe52 	bl	8015fac <tcp_output>
 8011308:	e00d      	b.n	8011326 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801130a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801130e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011312:	d108      	bne.n	8011326 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	8b5b      	ldrh	r3, [r3, #26]
 8011318:	f043 0308 	orr.w	r3, r3, #8
 801131c:	b29a      	uxth	r2, r3
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011322:	2300      	movs	r3, #0
 8011324:	e001      	b.n	801132a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011326:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801132a:	4618      	mov	r0, r3
 801132c:	3710      	adds	r7, #16
 801132e:	46bd      	mov	sp, r7
 8011330:	bd80      	pop	{r7, pc}
 8011332:	bf00      	nop
 8011334:	0801d16c 	.word	0x0801d16c
 8011338:	0801d21c 	.word	0x0801d21c
 801133c:	0801d1b0 	.word	0x0801d1b0

08011340 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b082      	sub	sp, #8
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d109      	bne.n	8011362 <tcp_close+0x22>
 801134e:	4b0f      	ldr	r3, [pc, #60]	; (801138c <tcp_close+0x4c>)
 8011350:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011354:	490e      	ldr	r1, [pc, #56]	; (8011390 <tcp_close+0x50>)
 8011356:	480f      	ldr	r0, [pc, #60]	; (8011394 <tcp_close+0x54>)
 8011358:	f009 faec 	bl	801a934 <iprintf>
 801135c:	f06f 030f 	mvn.w	r3, #15
 8011360:	e00f      	b.n	8011382 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	7d1b      	ldrb	r3, [r3, #20]
 8011366:	2b01      	cmp	r3, #1
 8011368:	d006      	beq.n	8011378 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	8b5b      	ldrh	r3, [r3, #26]
 801136e:	f043 0310 	orr.w	r3, r3, #16
 8011372:	b29a      	uxth	r2, r3
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011378:	2101      	movs	r1, #1
 801137a:	6878      	ldr	r0, [r7, #4]
 801137c:	f7ff fe94 	bl	80110a8 <tcp_close_shutdown>
 8011380:	4603      	mov	r3, r0
}
 8011382:	4618      	mov	r0, r3
 8011384:	3708      	adds	r7, #8
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}
 801138a:	bf00      	nop
 801138c:	0801d16c 	.word	0x0801d16c
 8011390:	0801d27c 	.word	0x0801d27c
 8011394:	0801d1b0 	.word	0x0801d1b0

08011398 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b084      	sub	sp, #16
 801139c:	af00      	add	r7, sp, #0
 801139e:	60f8      	str	r0, [r7, #12]
 80113a0:	60b9      	str	r1, [r7, #8]
 80113a2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d109      	bne.n	80113be <tcp_shutdown+0x26>
 80113aa:	4b26      	ldr	r3, [pc, #152]	; (8011444 <tcp_shutdown+0xac>)
 80113ac:	f240 2207 	movw	r2, #519	; 0x207
 80113b0:	4925      	ldr	r1, [pc, #148]	; (8011448 <tcp_shutdown+0xb0>)
 80113b2:	4826      	ldr	r0, [pc, #152]	; (801144c <tcp_shutdown+0xb4>)
 80113b4:	f009 fabe 	bl	801a934 <iprintf>
 80113b8:	f06f 030f 	mvn.w	r3, #15
 80113bc:	e03d      	b.n	801143a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	7d1b      	ldrb	r3, [r3, #20]
 80113c2:	2b01      	cmp	r3, #1
 80113c4:	d102      	bne.n	80113cc <tcp_shutdown+0x34>
    return ERR_CONN;
 80113c6:	f06f 030a 	mvn.w	r3, #10
 80113ca:	e036      	b.n	801143a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d01b      	beq.n	801140a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80113d2:	68fb      	ldr	r3, [r7, #12]
 80113d4:	8b5b      	ldrh	r3, [r3, #26]
 80113d6:	f043 0310 	orr.w	r3, r3, #16
 80113da:	b29a      	uxth	r2, r3
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d005      	beq.n	80113f2 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80113e6:	2101      	movs	r1, #1
 80113e8:	68f8      	ldr	r0, [r7, #12]
 80113ea:	f7ff fe5d 	bl	80110a8 <tcp_close_shutdown>
 80113ee:	4603      	mov	r3, r0
 80113f0:	e023      	b.n	801143a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d007      	beq.n	801140a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80113fe:	4618      	mov	r0, r3
 8011400:	f7ff fae4 	bl	80109cc <pbuf_free>
      pcb->refused_data = NULL;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	2200      	movs	r2, #0
 8011408:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d013      	beq.n	8011438 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	7d1b      	ldrb	r3, [r3, #20]
 8011414:	2b04      	cmp	r3, #4
 8011416:	dc02      	bgt.n	801141e <tcp_shutdown+0x86>
 8011418:	2b03      	cmp	r3, #3
 801141a:	da02      	bge.n	8011422 <tcp_shutdown+0x8a>
 801141c:	e009      	b.n	8011432 <tcp_shutdown+0x9a>
 801141e:	2b07      	cmp	r3, #7
 8011420:	d107      	bne.n	8011432 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	b2db      	uxtb	r3, r3
 8011426:	4619      	mov	r1, r3
 8011428:	68f8      	ldr	r0, [r7, #12]
 801142a:	f7ff fe3d 	bl	80110a8 <tcp_close_shutdown>
 801142e:	4603      	mov	r3, r0
 8011430:	e003      	b.n	801143a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8011432:	f06f 030a 	mvn.w	r3, #10
 8011436:	e000      	b.n	801143a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8011438:	2300      	movs	r3, #0
}
 801143a:	4618      	mov	r0, r3
 801143c:	3710      	adds	r7, #16
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}
 8011442:	bf00      	nop
 8011444:	0801d16c 	.word	0x0801d16c
 8011448:	0801d294 	.word	0x0801d294
 801144c:	0801d1b0 	.word	0x0801d1b0

08011450 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b08e      	sub	sp, #56	; 0x38
 8011454:	af04      	add	r7, sp, #16
 8011456:	6078      	str	r0, [r7, #4]
 8011458:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d107      	bne.n	8011470 <tcp_abandon+0x20>
 8011460:	4b52      	ldr	r3, [pc, #328]	; (80115ac <tcp_abandon+0x15c>)
 8011462:	f240 223d 	movw	r2, #573	; 0x23d
 8011466:	4952      	ldr	r1, [pc, #328]	; (80115b0 <tcp_abandon+0x160>)
 8011468:	4852      	ldr	r0, [pc, #328]	; (80115b4 <tcp_abandon+0x164>)
 801146a:	f009 fa63 	bl	801a934 <iprintf>
 801146e:	e099      	b.n	80115a4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	7d1b      	ldrb	r3, [r3, #20]
 8011474:	2b01      	cmp	r3, #1
 8011476:	d106      	bne.n	8011486 <tcp_abandon+0x36>
 8011478:	4b4c      	ldr	r3, [pc, #304]	; (80115ac <tcp_abandon+0x15c>)
 801147a:	f44f 7210 	mov.w	r2, #576	; 0x240
 801147e:	494e      	ldr	r1, [pc, #312]	; (80115b8 <tcp_abandon+0x168>)
 8011480:	484c      	ldr	r0, [pc, #304]	; (80115b4 <tcp_abandon+0x164>)
 8011482:	f009 fa57 	bl	801a934 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	7d1b      	ldrb	r3, [r3, #20]
 801148a:	2b0a      	cmp	r3, #10
 801148c:	d107      	bne.n	801149e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801148e:	6879      	ldr	r1, [r7, #4]
 8011490:	484a      	ldr	r0, [pc, #296]	; (80115bc <tcp_abandon+0x16c>)
 8011492:	f001 f96f 	bl	8012774 <tcp_pcb_remove>
    tcp_free(pcb);
 8011496:	6878      	ldr	r0, [r7, #4]
 8011498:	f7ff fd54 	bl	8010f44 <tcp_free>
 801149c:	e082      	b.n	80115a4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801149e:	2300      	movs	r3, #0
 80114a0:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80114a2:	2300      	movs	r3, #0
 80114a4:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80114aa:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114b0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80114b8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	691b      	ldr	r3, [r3, #16]
 80114be:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	7d1b      	ldrb	r3, [r3, #20]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d126      	bne.n	8011516 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	8adb      	ldrh	r3, [r3, #22]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d02e      	beq.n	801152e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80114d0:	4b3b      	ldr	r3, [pc, #236]	; (80115c0 <tcp_abandon+0x170>)
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	687a      	ldr	r2, [r7, #4]
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d105      	bne.n	80114e6 <tcp_abandon+0x96>
 80114da:	4b39      	ldr	r3, [pc, #228]	; (80115c0 <tcp_abandon+0x170>)
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	68db      	ldr	r3, [r3, #12]
 80114e0:	4a37      	ldr	r2, [pc, #220]	; (80115c0 <tcp_abandon+0x170>)
 80114e2:	6013      	str	r3, [r2, #0]
 80114e4:	e013      	b.n	801150e <tcp_abandon+0xbe>
 80114e6:	4b36      	ldr	r3, [pc, #216]	; (80115c0 <tcp_abandon+0x170>)
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	61fb      	str	r3, [r7, #28]
 80114ec:	e00c      	b.n	8011508 <tcp_abandon+0xb8>
 80114ee:	69fb      	ldr	r3, [r7, #28]
 80114f0:	68db      	ldr	r3, [r3, #12]
 80114f2:	687a      	ldr	r2, [r7, #4]
 80114f4:	429a      	cmp	r2, r3
 80114f6:	d104      	bne.n	8011502 <tcp_abandon+0xb2>
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	68da      	ldr	r2, [r3, #12]
 80114fc:	69fb      	ldr	r3, [r7, #28]
 80114fe:	60da      	str	r2, [r3, #12]
 8011500:	e005      	b.n	801150e <tcp_abandon+0xbe>
 8011502:	69fb      	ldr	r3, [r7, #28]
 8011504:	68db      	ldr	r3, [r3, #12]
 8011506:	61fb      	str	r3, [r7, #28]
 8011508:	69fb      	ldr	r3, [r7, #28]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d1ef      	bne.n	80114ee <tcp_abandon+0x9e>
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	2200      	movs	r2, #0
 8011512:	60da      	str	r2, [r3, #12]
 8011514:	e00b      	b.n	801152e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011516:	683b      	ldr	r3, [r7, #0]
 8011518:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	8adb      	ldrh	r3, [r3, #22]
 801151e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011520:	6879      	ldr	r1, [r7, #4]
 8011522:	4828      	ldr	r0, [pc, #160]	; (80115c4 <tcp_abandon+0x174>)
 8011524:	f001 f926 	bl	8012774 <tcp_pcb_remove>
 8011528:	4b27      	ldr	r3, [pc, #156]	; (80115c8 <tcp_abandon+0x178>)
 801152a:	2201      	movs	r2, #1
 801152c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011532:	2b00      	cmp	r3, #0
 8011534:	d004      	beq.n	8011540 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801153a:	4618      	mov	r0, r3
 801153c:	f000 fdfa 	bl	8012134 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011544:	2b00      	cmp	r3, #0
 8011546:	d004      	beq.n	8011552 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801154c:	4618      	mov	r0, r3
 801154e:	f000 fdf1 	bl	8012134 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011556:	2b00      	cmp	r3, #0
 8011558:	d004      	beq.n	8011564 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801155e:	4618      	mov	r0, r3
 8011560:	f000 fde8 	bl	8012134 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011566:	2b00      	cmp	r3, #0
 8011568:	d00e      	beq.n	8011588 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801156a:	6879      	ldr	r1, [r7, #4]
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	3304      	adds	r3, #4
 8011570:	687a      	ldr	r2, [r7, #4]
 8011572:	8b12      	ldrh	r2, [r2, #24]
 8011574:	9202      	str	r2, [sp, #8]
 8011576:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011578:	9201      	str	r2, [sp, #4]
 801157a:	9300      	str	r3, [sp, #0]
 801157c:	460b      	mov	r3, r1
 801157e:	697a      	ldr	r2, [r7, #20]
 8011580:	69b9      	ldr	r1, [r7, #24]
 8011582:	6878      	ldr	r0, [r7, #4]
 8011584:	f005 fac6 	bl	8016b14 <tcp_rst>
    }
    last_state = pcb->state;
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	7d1b      	ldrb	r3, [r3, #20]
 801158c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801158e:	6878      	ldr	r0, [r7, #4]
 8011590:	f7ff fcd8 	bl	8010f44 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011594:	693b      	ldr	r3, [r7, #16]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d004      	beq.n	80115a4 <tcp_abandon+0x154>
 801159a:	693b      	ldr	r3, [r7, #16]
 801159c:	f06f 010c 	mvn.w	r1, #12
 80115a0:	68f8      	ldr	r0, [r7, #12]
 80115a2:	4798      	blx	r3
  }
}
 80115a4:	3728      	adds	r7, #40	; 0x28
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
 80115aa:	bf00      	nop
 80115ac:	0801d16c 	.word	0x0801d16c
 80115b0:	0801d2b0 	.word	0x0801d2b0
 80115b4:	0801d1b0 	.word	0x0801d1b0
 80115b8:	0801d2cc 	.word	0x0801d2cc
 80115bc:	2000dad8 	.word	0x2000dad8
 80115c0:	2000dacc 	.word	0x2000dacc
 80115c4:	2000dad4 	.word	0x2000dad4
 80115c8:	2000dadc 	.word	0x2000dadc

080115cc <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b082      	sub	sp, #8
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80115d4:	2101      	movs	r1, #1
 80115d6:	6878      	ldr	r0, [r7, #4]
 80115d8:	f7ff ff3a 	bl	8011450 <tcp_abandon>
}
 80115dc:	bf00      	nop
 80115de:	3708      	adds	r7, #8
 80115e0:	46bd      	mov	sp, r7
 80115e2:	bd80      	pop	{r7, pc}

080115e4 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b088      	sub	sp, #32
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	4613      	mov	r3, r2
 80115f0:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80115f2:	2304      	movs	r3, #4
 80115f4:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80115f6:	68bb      	ldr	r3, [r7, #8]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d101      	bne.n	8011600 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80115fc:	4b3e      	ldr	r3, [pc, #248]	; (80116f8 <tcp_bind+0x114>)
 80115fe:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d109      	bne.n	801161a <tcp_bind+0x36>
 8011606:	4b3d      	ldr	r3, [pc, #244]	; (80116fc <tcp_bind+0x118>)
 8011608:	f240 22a9 	movw	r2, #681	; 0x2a9
 801160c:	493c      	ldr	r1, [pc, #240]	; (8011700 <tcp_bind+0x11c>)
 801160e:	483d      	ldr	r0, [pc, #244]	; (8011704 <tcp_bind+0x120>)
 8011610:	f009 f990 	bl	801a934 <iprintf>
 8011614:	f06f 030f 	mvn.w	r3, #15
 8011618:	e06a      	b.n	80116f0 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	7d1b      	ldrb	r3, [r3, #20]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d009      	beq.n	8011636 <tcp_bind+0x52>
 8011622:	4b36      	ldr	r3, [pc, #216]	; (80116fc <tcp_bind+0x118>)
 8011624:	f240 22ab 	movw	r2, #683	; 0x2ab
 8011628:	4937      	ldr	r1, [pc, #220]	; (8011708 <tcp_bind+0x124>)
 801162a:	4836      	ldr	r0, [pc, #216]	; (8011704 <tcp_bind+0x120>)
 801162c:	f009 f982 	bl	801a934 <iprintf>
 8011630:	f06f 0305 	mvn.w	r3, #5
 8011634:	e05c      	b.n	80116f0 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8011636:	88fb      	ldrh	r3, [r7, #6]
 8011638:	2b00      	cmp	r3, #0
 801163a:	d109      	bne.n	8011650 <tcp_bind+0x6c>
    port = tcp_new_port();
 801163c:	f000 f914 	bl	8011868 <tcp_new_port>
 8011640:	4603      	mov	r3, r0
 8011642:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011644:	88fb      	ldrh	r3, [r7, #6]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d135      	bne.n	80116b6 <tcp_bind+0xd2>
      return ERR_BUF;
 801164a:	f06f 0301 	mvn.w	r3, #1
 801164e:	e04f      	b.n	80116f0 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8011650:	2300      	movs	r3, #0
 8011652:	61fb      	str	r3, [r7, #28]
 8011654:	e02b      	b.n	80116ae <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011656:	4a2d      	ldr	r2, [pc, #180]	; (801170c <tcp_bind+0x128>)
 8011658:	69fb      	ldr	r3, [r7, #28]
 801165a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	61bb      	str	r3, [r7, #24]
 8011662:	e01e      	b.n	80116a2 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8011664:	69bb      	ldr	r3, [r7, #24]
 8011666:	8adb      	ldrh	r3, [r3, #22]
 8011668:	88fa      	ldrh	r2, [r7, #6]
 801166a:	429a      	cmp	r2, r3
 801166c:	d116      	bne.n	801169c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801166e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011670:	2b00      	cmp	r3, #0
 8011672:	d010      	beq.n	8011696 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8011674:	69bb      	ldr	r3, [r7, #24]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d00c      	beq.n	8011696 <tcp_bind+0xb2>
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d009      	beq.n	8011696 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	2b00      	cmp	r3, #0
 8011688:	d005      	beq.n	8011696 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801168a:	69bb      	ldr	r3, [r7, #24]
 801168c:	681a      	ldr	r2, [r3, #0]
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011692:	429a      	cmp	r2, r3
 8011694:	d102      	bne.n	801169c <tcp_bind+0xb8>
              return ERR_USE;
 8011696:	f06f 0307 	mvn.w	r3, #7
 801169a:	e029      	b.n	80116f0 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801169c:	69bb      	ldr	r3, [r7, #24]
 801169e:	68db      	ldr	r3, [r3, #12]
 80116a0:	61bb      	str	r3, [r7, #24]
 80116a2:	69bb      	ldr	r3, [r7, #24]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d1dd      	bne.n	8011664 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80116a8:	69fb      	ldr	r3, [r7, #28]
 80116aa:	3301      	adds	r3, #1
 80116ac:	61fb      	str	r3, [r7, #28]
 80116ae:	69fa      	ldr	r2, [r7, #28]
 80116b0:	697b      	ldr	r3, [r7, #20]
 80116b2:	429a      	cmp	r2, r3
 80116b4:	dbcf      	blt.n	8011656 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d00c      	beq.n	80116d6 <tcp_bind+0xf2>
 80116bc:	68bb      	ldr	r3, [r7, #8]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d008      	beq.n	80116d6 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d002      	beq.n	80116d0 <tcp_bind+0xec>
 80116ca:	68bb      	ldr	r3, [r7, #8]
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	e000      	b.n	80116d2 <tcp_bind+0xee>
 80116d0:	2300      	movs	r3, #0
 80116d2:	68fa      	ldr	r2, [r7, #12]
 80116d4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	88fa      	ldrh	r2, [r7, #6]
 80116da:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80116dc:	4b0c      	ldr	r3, [pc, #48]	; (8011710 <tcp_bind+0x12c>)
 80116de:	681a      	ldr	r2, [r3, #0]
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	60da      	str	r2, [r3, #12]
 80116e4:	4a0a      	ldr	r2, [pc, #40]	; (8011710 <tcp_bind+0x12c>)
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	6013      	str	r3, [r2, #0]
 80116ea:	f005 fbd5 	bl	8016e98 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80116ee:	2300      	movs	r3, #0
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3720      	adds	r7, #32
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	0801f1b4 	.word	0x0801f1b4
 80116fc:	0801d16c 	.word	0x0801d16c
 8011700:	0801d300 	.word	0x0801d300
 8011704:	0801d1b0 	.word	0x0801d1b0
 8011708:	0801d318 	.word	0x0801d318
 801170c:	0801f18c 	.word	0x0801f18c
 8011710:	2000dacc 	.word	0x2000dacc

08011714 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b084      	sub	sp, #16
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d106      	bne.n	8011730 <tcp_update_rcv_ann_wnd+0x1c>
 8011722:	4b25      	ldr	r3, [pc, #148]	; (80117b8 <tcp_update_rcv_ann_wnd+0xa4>)
 8011724:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011728:	4924      	ldr	r1, [pc, #144]	; (80117bc <tcp_update_rcv_ann_wnd+0xa8>)
 801172a:	4825      	ldr	r0, [pc, #148]	; (80117c0 <tcp_update_rcv_ann_wnd+0xac>)
 801172c:	f009 f902 	bl	801a934 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011734:	687a      	ldr	r2, [r7, #4]
 8011736:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011738:	4413      	add	r3, r2
 801173a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011740:	687a      	ldr	r2, [r7, #4]
 8011742:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8011744:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8011748:	bf28      	it	cs
 801174a:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801174e:	b292      	uxth	r2, r2
 8011750:	4413      	add	r3, r2
 8011752:	68fa      	ldr	r2, [r7, #12]
 8011754:	1ad3      	subs	r3, r2, r3
 8011756:	2b00      	cmp	r3, #0
 8011758:	db08      	blt.n	801176c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011766:	68fa      	ldr	r2, [r7, #12]
 8011768:	1ad3      	subs	r3, r2, r3
 801176a:	e020      	b.n	80117ae <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011774:	1ad3      	subs	r3, r2, r3
 8011776:	2b00      	cmp	r3, #0
 8011778:	dd03      	ble.n	8011782 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	2200      	movs	r2, #0
 801177e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011780:	e014      	b.n	80117ac <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801178a:	1ad3      	subs	r3, r2, r3
 801178c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801178e:	68bb      	ldr	r3, [r7, #8]
 8011790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011794:	d306      	bcc.n	80117a4 <tcp_update_rcv_ann_wnd+0x90>
 8011796:	4b08      	ldr	r3, [pc, #32]	; (80117b8 <tcp_update_rcv_ann_wnd+0xa4>)
 8011798:	f240 32b6 	movw	r2, #950	; 0x3b6
 801179c:	4909      	ldr	r1, [pc, #36]	; (80117c4 <tcp_update_rcv_ann_wnd+0xb0>)
 801179e:	4808      	ldr	r0, [pc, #32]	; (80117c0 <tcp_update_rcv_ann_wnd+0xac>)
 80117a0:	f009 f8c8 	bl	801a934 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80117a4:	68bb      	ldr	r3, [r7, #8]
 80117a6:	b29a      	uxth	r2, r3
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80117ac:	2300      	movs	r3, #0
  }
}
 80117ae:	4618      	mov	r0, r3
 80117b0:	3710      	adds	r7, #16
 80117b2:	46bd      	mov	sp, r7
 80117b4:	bd80      	pop	{r7, pc}
 80117b6:	bf00      	nop
 80117b8:	0801d16c 	.word	0x0801d16c
 80117bc:	0801d3c8 	.word	0x0801d3c8
 80117c0:	0801d1b0 	.word	0x0801d1b0
 80117c4:	0801d3ec 	.word	0x0801d3ec

080117c8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	b084      	sub	sp, #16
 80117cc:	af00      	add	r7, sp, #0
 80117ce:	6078      	str	r0, [r7, #4]
 80117d0:	460b      	mov	r3, r1
 80117d2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d107      	bne.n	80117ea <tcp_recved+0x22>
 80117da:	4b1f      	ldr	r3, [pc, #124]	; (8011858 <tcp_recved+0x90>)
 80117dc:	f240 32cf 	movw	r2, #975	; 0x3cf
 80117e0:	491e      	ldr	r1, [pc, #120]	; (801185c <tcp_recved+0x94>)
 80117e2:	481f      	ldr	r0, [pc, #124]	; (8011860 <tcp_recved+0x98>)
 80117e4:	f009 f8a6 	bl	801a934 <iprintf>
 80117e8:	e032      	b.n	8011850 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	7d1b      	ldrb	r3, [r3, #20]
 80117ee:	2b01      	cmp	r3, #1
 80117f0:	d106      	bne.n	8011800 <tcp_recved+0x38>
 80117f2:	4b19      	ldr	r3, [pc, #100]	; (8011858 <tcp_recved+0x90>)
 80117f4:	f240 32d2 	movw	r2, #978	; 0x3d2
 80117f8:	491a      	ldr	r1, [pc, #104]	; (8011864 <tcp_recved+0x9c>)
 80117fa:	4819      	ldr	r0, [pc, #100]	; (8011860 <tcp_recved+0x98>)
 80117fc:	f009 f89a 	bl	801a934 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011804:	887b      	ldrh	r3, [r7, #2]
 8011806:	4413      	add	r3, r2
 8011808:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801180a:	89fb      	ldrh	r3, [r7, #14]
 801180c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011810:	d804      	bhi.n	801181c <tcp_recved+0x54>
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011816:	89fa      	ldrh	r2, [r7, #14]
 8011818:	429a      	cmp	r2, r3
 801181a:	d204      	bcs.n	8011826 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011822:	851a      	strh	r2, [r3, #40]	; 0x28
 8011824:	e002      	b.n	801182c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	89fa      	ldrh	r2, [r7, #14]
 801182a:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	f7ff ff71 	bl	8011714 <tcp_update_rcv_ann_wnd>
 8011832:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011834:	68bb      	ldr	r3, [r7, #8]
 8011836:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801183a:	d309      	bcc.n	8011850 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	8b5b      	ldrh	r3, [r3, #26]
 8011840:	f043 0302 	orr.w	r3, r3, #2
 8011844:	b29a      	uxth	r2, r3
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801184a:	6878      	ldr	r0, [r7, #4]
 801184c:	f004 fbae 	bl	8015fac <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011850:	3710      	adds	r7, #16
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}
 8011856:	bf00      	nop
 8011858:	0801d16c 	.word	0x0801d16c
 801185c:	0801d408 	.word	0x0801d408
 8011860:	0801d1b0 	.word	0x0801d1b0
 8011864:	0801d420 	.word	0x0801d420

08011868 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8011868:	b480      	push	{r7}
 801186a:	b083      	sub	sp, #12
 801186c:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801186e:	2300      	movs	r3, #0
 8011870:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8011872:	4b1e      	ldr	r3, [pc, #120]	; (80118ec <tcp_new_port+0x84>)
 8011874:	881b      	ldrh	r3, [r3, #0]
 8011876:	3301      	adds	r3, #1
 8011878:	b29a      	uxth	r2, r3
 801187a:	4b1c      	ldr	r3, [pc, #112]	; (80118ec <tcp_new_port+0x84>)
 801187c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801187e:	4b1b      	ldr	r3, [pc, #108]	; (80118ec <tcp_new_port+0x84>)
 8011880:	881b      	ldrh	r3, [r3, #0]
 8011882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011886:	4293      	cmp	r3, r2
 8011888:	d103      	bne.n	8011892 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801188a:	4b18      	ldr	r3, [pc, #96]	; (80118ec <tcp_new_port+0x84>)
 801188c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8011890:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8011892:	2300      	movs	r3, #0
 8011894:	71fb      	strb	r3, [r7, #7]
 8011896:	e01e      	b.n	80118d6 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8011898:	79fb      	ldrb	r3, [r7, #7]
 801189a:	4a15      	ldr	r2, [pc, #84]	; (80118f0 <tcp_new_port+0x88>)
 801189c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	603b      	str	r3, [r7, #0]
 80118a4:	e011      	b.n	80118ca <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	8ada      	ldrh	r2, [r3, #22]
 80118aa:	4b10      	ldr	r3, [pc, #64]	; (80118ec <tcp_new_port+0x84>)
 80118ac:	881b      	ldrh	r3, [r3, #0]
 80118ae:	429a      	cmp	r2, r3
 80118b0:	d108      	bne.n	80118c4 <tcp_new_port+0x5c>
        n++;
 80118b2:	88bb      	ldrh	r3, [r7, #4]
 80118b4:	3301      	adds	r3, #1
 80118b6:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80118b8:	88bb      	ldrh	r3, [r7, #4]
 80118ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80118be:	d3d8      	bcc.n	8011872 <tcp_new_port+0xa>
          return 0;
 80118c0:	2300      	movs	r3, #0
 80118c2:	e00d      	b.n	80118e0 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	68db      	ldr	r3, [r3, #12]
 80118c8:	603b      	str	r3, [r7, #0]
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d1ea      	bne.n	80118a6 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80118d0:	79fb      	ldrb	r3, [r7, #7]
 80118d2:	3301      	adds	r3, #1
 80118d4:	71fb      	strb	r3, [r7, #7]
 80118d6:	79fb      	ldrb	r3, [r7, #7]
 80118d8:	2b03      	cmp	r3, #3
 80118da:	d9dd      	bls.n	8011898 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80118dc:	4b03      	ldr	r3, [pc, #12]	; (80118ec <tcp_new_port+0x84>)
 80118de:	881b      	ldrh	r3, [r3, #0]
}
 80118e0:	4618      	mov	r0, r3
 80118e2:	370c      	adds	r7, #12
 80118e4:	46bd      	mov	sp, r7
 80118e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ea:	4770      	bx	lr
 80118ec:	200000a4 	.word	0x200000a4
 80118f0:	0801f18c 	.word	0x0801f18c

080118f4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80118f4:	b5b0      	push	{r4, r5, r7, lr}
 80118f6:	b090      	sub	sp, #64	; 0x40
 80118f8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80118fa:	2300      	movs	r3, #0
 80118fc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8011900:	4b94      	ldr	r3, [pc, #592]	; (8011b54 <tcp_slowtmr+0x260>)
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	3301      	adds	r3, #1
 8011906:	4a93      	ldr	r2, [pc, #588]	; (8011b54 <tcp_slowtmr+0x260>)
 8011908:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801190a:	4b93      	ldr	r3, [pc, #588]	; (8011b58 <tcp_slowtmr+0x264>)
 801190c:	781b      	ldrb	r3, [r3, #0]
 801190e:	3301      	adds	r3, #1
 8011910:	b2da      	uxtb	r2, r3
 8011912:	4b91      	ldr	r3, [pc, #580]	; (8011b58 <tcp_slowtmr+0x264>)
 8011914:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011916:	2300      	movs	r3, #0
 8011918:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801191a:	4b90      	ldr	r3, [pc, #576]	; (8011b5c <tcp_slowtmr+0x268>)
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8011920:	e29f      	b.n	8011e62 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8011922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011924:	7d1b      	ldrb	r3, [r3, #20]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d106      	bne.n	8011938 <tcp_slowtmr+0x44>
 801192a:	4b8d      	ldr	r3, [pc, #564]	; (8011b60 <tcp_slowtmr+0x26c>)
 801192c:	f240 42be 	movw	r2, #1214	; 0x4be
 8011930:	498c      	ldr	r1, [pc, #560]	; (8011b64 <tcp_slowtmr+0x270>)
 8011932:	488d      	ldr	r0, [pc, #564]	; (8011b68 <tcp_slowtmr+0x274>)
 8011934:	f008 fffe 	bl	801a934 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801193a:	7d1b      	ldrb	r3, [r3, #20]
 801193c:	2b01      	cmp	r3, #1
 801193e:	d106      	bne.n	801194e <tcp_slowtmr+0x5a>
 8011940:	4b87      	ldr	r3, [pc, #540]	; (8011b60 <tcp_slowtmr+0x26c>)
 8011942:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011946:	4989      	ldr	r1, [pc, #548]	; (8011b6c <tcp_slowtmr+0x278>)
 8011948:	4887      	ldr	r0, [pc, #540]	; (8011b68 <tcp_slowtmr+0x274>)
 801194a:	f008 fff3 	bl	801a934 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801194e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011950:	7d1b      	ldrb	r3, [r3, #20]
 8011952:	2b0a      	cmp	r3, #10
 8011954:	d106      	bne.n	8011964 <tcp_slowtmr+0x70>
 8011956:	4b82      	ldr	r3, [pc, #520]	; (8011b60 <tcp_slowtmr+0x26c>)
 8011958:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801195c:	4984      	ldr	r1, [pc, #528]	; (8011b70 <tcp_slowtmr+0x27c>)
 801195e:	4882      	ldr	r0, [pc, #520]	; (8011b68 <tcp_slowtmr+0x274>)
 8011960:	f008 ffe8 	bl	801a934 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011966:	7f9a      	ldrb	r2, [r3, #30]
 8011968:	4b7b      	ldr	r3, [pc, #492]	; (8011b58 <tcp_slowtmr+0x264>)
 801196a:	781b      	ldrb	r3, [r3, #0]
 801196c:	429a      	cmp	r2, r3
 801196e:	d105      	bne.n	801197c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8011970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011972:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011976:	68db      	ldr	r3, [r3, #12]
 8011978:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801197a:	e272      	b.n	8011e62 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 801197c:	4b76      	ldr	r3, [pc, #472]	; (8011b58 <tcp_slowtmr+0x264>)
 801197e:	781a      	ldrb	r2, [r3, #0]
 8011980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011982:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011984:	2300      	movs	r3, #0
 8011986:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801198a:	2300      	movs	r3, #0
 801198c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011992:	7d1b      	ldrb	r3, [r3, #20]
 8011994:	2b02      	cmp	r3, #2
 8011996:	d10a      	bne.n	80119ae <tcp_slowtmr+0xba>
 8011998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801199a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801199e:	2b05      	cmp	r3, #5
 80119a0:	d905      	bls.n	80119ae <tcp_slowtmr+0xba>
      ++pcb_remove;
 80119a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119a6:	3301      	adds	r3, #1
 80119a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80119ac:	e11e      	b.n	8011bec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80119ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80119b4:	2b0b      	cmp	r3, #11
 80119b6:	d905      	bls.n	80119c4 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80119b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119bc:	3301      	adds	r3, #1
 80119be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80119c2:	e113      	b.n	8011bec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80119c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d075      	beq.n	8011aba <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80119ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d006      	beq.n	80119e4 <tcp_slowtmr+0xf0>
 80119d6:	4b62      	ldr	r3, [pc, #392]	; (8011b60 <tcp_slowtmr+0x26c>)
 80119d8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80119dc:	4965      	ldr	r1, [pc, #404]	; (8011b74 <tcp_slowtmr+0x280>)
 80119de:	4862      	ldr	r0, [pc, #392]	; (8011b68 <tcp_slowtmr+0x274>)
 80119e0:	f008 ffa8 	bl	801a934 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80119e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d106      	bne.n	80119fa <tcp_slowtmr+0x106>
 80119ec:	4b5c      	ldr	r3, [pc, #368]	; (8011b60 <tcp_slowtmr+0x26c>)
 80119ee:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80119f2:	4961      	ldr	r1, [pc, #388]	; (8011b78 <tcp_slowtmr+0x284>)
 80119f4:	485c      	ldr	r0, [pc, #368]	; (8011b68 <tcp_slowtmr+0x274>)
 80119f6:	f008 ff9d 	bl	801a934 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80119fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119fc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011a00:	2b0b      	cmp	r3, #11
 8011a02:	d905      	bls.n	8011a10 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011a04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a08:	3301      	adds	r3, #1
 8011a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011a0e:	e0ed      	b.n	8011bec <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8011a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a12:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011a16:	3b01      	subs	r3, #1
 8011a18:	4a58      	ldr	r2, [pc, #352]	; (8011b7c <tcp_slowtmr+0x288>)
 8011a1a:	5cd3      	ldrb	r3, [r2, r3]
 8011a1c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8011a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a20:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a24:	7c7a      	ldrb	r2, [r7, #17]
 8011a26:	429a      	cmp	r2, r3
 8011a28:	d907      	bls.n	8011a3a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8011a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a2c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a30:	3301      	adds	r3, #1
 8011a32:	b2da      	uxtb	r2, r3
 8011a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a36:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a3c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a40:	7c7a      	ldrb	r2, [r7, #17]
 8011a42:	429a      	cmp	r2, r3
 8011a44:	f200 80d2 	bhi.w	8011bec <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011a48:	2301      	movs	r3, #1
 8011a4a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d108      	bne.n	8011a68 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011a56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a58:	f005 f950 	bl	8016cfc <tcp_zero_window_probe>
 8011a5c:	4603      	mov	r3, r0
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d014      	beq.n	8011a8c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8011a62:	2300      	movs	r3, #0
 8011a64:	623b      	str	r3, [r7, #32]
 8011a66:	e011      	b.n	8011a8c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011a6e:	4619      	mov	r1, r3
 8011a70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a72:	f004 f815 	bl	8015aa0 <tcp_split_unsent_seg>
 8011a76:	4603      	mov	r3, r0
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d107      	bne.n	8011a8c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011a7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a7e:	f004 fa95 	bl	8015fac <tcp_output>
 8011a82:	4603      	mov	r3, r0
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d101      	bne.n	8011a8c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011a88:	2300      	movs	r3, #0
 8011a8a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011a8c:	6a3b      	ldr	r3, [r7, #32]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	f000 80ac 	beq.w	8011bec <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a96:	2200      	movs	r2, #0
 8011a98:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a9e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011aa2:	2b06      	cmp	r3, #6
 8011aa4:	f200 80a2 	bhi.w	8011bec <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aaa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011aae:	3301      	adds	r3, #1
 8011ab0:	b2da      	uxtb	r2, r3
 8011ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ab4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011ab8:	e098      	b.n	8011bec <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011abc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	db0f      	blt.n	8011ae4 <tcp_slowtmr+0x1f0>
 8011ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011aca:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011ace:	4293      	cmp	r3, r2
 8011ad0:	d008      	beq.n	8011ae4 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011ad8:	b29b      	uxth	r3, r3
 8011ada:	3301      	adds	r3, #1
 8011adc:	b29b      	uxth	r3, r3
 8011ade:	b21a      	sxth	r2, r3
 8011ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae2:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aec:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011af0:	429a      	cmp	r2, r3
 8011af2:	db7b      	blt.n	8011bec <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011af4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011af6:	f004 fd4b 	bl	8016590 <tcp_rexmit_rto_prepare>
 8011afa:	4603      	mov	r3, r0
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d007      	beq.n	8011b10 <tcp_slowtmr+0x21c>
 8011b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d171      	bne.n	8011bec <tcp_slowtmr+0x2f8>
 8011b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d06d      	beq.n	8011bec <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8011b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b12:	7d1b      	ldrb	r3, [r3, #20]
 8011b14:	2b02      	cmp	r3, #2
 8011b16:	d03a      	beq.n	8011b8e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011b1e:	2b0c      	cmp	r3, #12
 8011b20:	bf28      	it	cs
 8011b22:	230c      	movcs	r3, #12
 8011b24:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b28:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011b2c:	10db      	asrs	r3, r3, #3
 8011b2e:	b21b      	sxth	r3, r3
 8011b30:	461a      	mov	r2, r3
 8011b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b34:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011b38:	4413      	add	r3, r2
 8011b3a:	7efa      	ldrb	r2, [r7, #27]
 8011b3c:	4910      	ldr	r1, [pc, #64]	; (8011b80 <tcp_slowtmr+0x28c>)
 8011b3e:	5c8a      	ldrb	r2, [r1, r2]
 8011b40:	4093      	lsls	r3, r2
 8011b42:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011b44:	697b      	ldr	r3, [r7, #20]
 8011b46:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8011b4a:	4293      	cmp	r3, r2
 8011b4c:	dc1a      	bgt.n	8011b84 <tcp_slowtmr+0x290>
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	b21a      	sxth	r2, r3
 8011b52:	e019      	b.n	8011b88 <tcp_slowtmr+0x294>
 8011b54:	2000dac8 	.word	0x2000dac8
 8011b58:	2000dade 	.word	0x2000dade
 8011b5c:	2000dad4 	.word	0x2000dad4
 8011b60:	0801d16c 	.word	0x0801d16c
 8011b64:	0801d4b0 	.word	0x0801d4b0
 8011b68:	0801d1b0 	.word	0x0801d1b0
 8011b6c:	0801d4dc 	.word	0x0801d4dc
 8011b70:	0801d508 	.word	0x0801d508
 8011b74:	0801d538 	.word	0x0801d538
 8011b78:	0801d56c 	.word	0x0801d56c
 8011b7c:	0801f184 	.word	0x0801f184
 8011b80:	0801f174 	.word	0x0801f174
 8011b84:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8011b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b90:	2200      	movs	r2, #0
 8011b92:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b96:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b9c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011ba0:	4293      	cmp	r3, r2
 8011ba2:	bf28      	it	cs
 8011ba4:	4613      	movcs	r3, r2
 8011ba6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011ba8:	8a7b      	ldrh	r3, [r7, #18]
 8011baa:	085b      	lsrs	r3, r3, #1
 8011bac:	b29a      	uxth	r2, r3
 8011bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bbc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011bbe:	005b      	lsls	r3, r3, #1
 8011bc0:	b29b      	uxth	r3, r3
 8011bc2:	429a      	cmp	r2, r3
 8011bc4:	d206      	bcs.n	8011bd4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011bca:	005b      	lsls	r3, r3, #1
 8011bcc:	b29a      	uxth	r2, r3
 8011bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bd0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bd6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bda:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8011bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011be0:	2200      	movs	r2, #0
 8011be2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011be6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011be8:	f004 fd42 	bl	8016670 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bee:	7d1b      	ldrb	r3, [r3, #20]
 8011bf0:	2b06      	cmp	r3, #6
 8011bf2:	d111      	bne.n	8011c18 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bf6:	8b5b      	ldrh	r3, [r3, #26]
 8011bf8:	f003 0310 	and.w	r3, r3, #16
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d00b      	beq.n	8011c18 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c00:	4b9d      	ldr	r3, [pc, #628]	; (8011e78 <tcp_slowtmr+0x584>)
 8011c02:	681a      	ldr	r2, [r3, #0]
 8011c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c06:	6a1b      	ldr	r3, [r3, #32]
 8011c08:	1ad3      	subs	r3, r2, r3
 8011c0a:	2b28      	cmp	r3, #40	; 0x28
 8011c0c:	d904      	bls.n	8011c18 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011c0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c12:	3301      	adds	r3, #1
 8011c14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c1a:	7a5b      	ldrb	r3, [r3, #9]
 8011c1c:	f003 0308 	and.w	r3, r3, #8
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d04c      	beq.n	8011cbe <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8011c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c26:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011c28:	2b04      	cmp	r3, #4
 8011c2a:	d003      	beq.n	8011c34 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8011c30:	2b07      	cmp	r3, #7
 8011c32:	d144      	bne.n	8011cbe <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c34:	4b90      	ldr	r3, [pc, #576]	; (8011e78 <tcp_slowtmr+0x584>)
 8011c36:	681a      	ldr	r2, [r3, #0]
 8011c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c3a:	6a1b      	ldr	r3, [r3, #32]
 8011c3c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8011c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011c44:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8011c48:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8011c4c:	498b      	ldr	r1, [pc, #556]	; (8011e7c <tcp_slowtmr+0x588>)
 8011c4e:	fba1 1303 	umull	r1, r3, r1, r3
 8011c52:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c54:	429a      	cmp	r2, r3
 8011c56:	d90a      	bls.n	8011c6e <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011c58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c5c:	3301      	adds	r3, #1
 8011c5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011c62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c66:	3301      	adds	r3, #1
 8011c68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011c6c:	e027      	b.n	8011cbe <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c6e:	4b82      	ldr	r3, [pc, #520]	; (8011e78 <tcp_slowtmr+0x584>)
 8011c70:	681a      	ldr	r2, [r3, #0]
 8011c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c74:	6a1b      	ldr	r3, [r3, #32]
 8011c76:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c7a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c80:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011c84:	4618      	mov	r0, r3
 8011c86:	4b7e      	ldr	r3, [pc, #504]	; (8011e80 <tcp_slowtmr+0x58c>)
 8011c88:	fb00 f303 	mul.w	r3, r0, r3
 8011c8c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011c8e:	497b      	ldr	r1, [pc, #492]	; (8011e7c <tcp_slowtmr+0x588>)
 8011c90:	fba1 1303 	umull	r1, r3, r1, r3
 8011c94:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c96:	429a      	cmp	r2, r3
 8011c98:	d911      	bls.n	8011cbe <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8011c9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c9c:	f004 ffee 	bl	8016c7c <tcp_keepalive>
 8011ca0:	4603      	mov	r3, r0
 8011ca2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011ca6:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d107      	bne.n	8011cbe <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cb0:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011cb4:	3301      	adds	r3, #1
 8011cb6:	b2da      	uxtb	r2, r3
 8011cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cba:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d011      	beq.n	8011cea <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011cc6:	4b6c      	ldr	r3, [pc, #432]	; (8011e78 <tcp_slowtmr+0x584>)
 8011cc8:	681a      	ldr	r2, [r3, #0]
 8011cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ccc:	6a1b      	ldr	r3, [r3, #32]
 8011cce:	1ad2      	subs	r2, r2, r3
 8011cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cd2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011cd6:	4619      	mov	r1, r3
 8011cd8:	460b      	mov	r3, r1
 8011cda:	005b      	lsls	r3, r3, #1
 8011cdc:	440b      	add	r3, r1
 8011cde:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	d302      	bcc.n	8011cea <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011ce4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ce6:	f000 fea9 	bl	8012a3c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cec:	7d1b      	ldrb	r3, [r3, #20]
 8011cee:	2b03      	cmp	r3, #3
 8011cf0:	d10b      	bne.n	8011d0a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011cf2:	4b61      	ldr	r3, [pc, #388]	; (8011e78 <tcp_slowtmr+0x584>)
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cf8:	6a1b      	ldr	r3, [r3, #32]
 8011cfa:	1ad3      	subs	r3, r2, r3
 8011cfc:	2b28      	cmp	r3, #40	; 0x28
 8011cfe:	d904      	bls.n	8011d0a <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011d00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d04:	3301      	adds	r3, #1
 8011d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d0c:	7d1b      	ldrb	r3, [r3, #20]
 8011d0e:	2b09      	cmp	r3, #9
 8011d10:	d10b      	bne.n	8011d2a <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011d12:	4b59      	ldr	r3, [pc, #356]	; (8011e78 <tcp_slowtmr+0x584>)
 8011d14:	681a      	ldr	r2, [r3, #0]
 8011d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d18:	6a1b      	ldr	r3, [r3, #32]
 8011d1a:	1ad3      	subs	r3, r2, r3
 8011d1c:	2bf0      	cmp	r3, #240	; 0xf0
 8011d1e:	d904      	bls.n	8011d2a <tcp_slowtmr+0x436>
        ++pcb_remove;
 8011d20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d24:	3301      	adds	r3, #1
 8011d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d060      	beq.n	8011df4 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011d38:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011d3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011d3c:	f000 fcca 	bl	80126d4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d010      	beq.n	8011d68 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011d46:	4b4f      	ldr	r3, [pc, #316]	; (8011e84 <tcp_slowtmr+0x590>)
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d4c:	429a      	cmp	r2, r3
 8011d4e:	d106      	bne.n	8011d5e <tcp_slowtmr+0x46a>
 8011d50:	4b4d      	ldr	r3, [pc, #308]	; (8011e88 <tcp_slowtmr+0x594>)
 8011d52:	f240 526d 	movw	r2, #1389	; 0x56d
 8011d56:	494d      	ldr	r1, [pc, #308]	; (8011e8c <tcp_slowtmr+0x598>)
 8011d58:	484d      	ldr	r0, [pc, #308]	; (8011e90 <tcp_slowtmr+0x59c>)
 8011d5a:	f008 fdeb 	bl	801a934 <iprintf>
        prev->next = pcb->next;
 8011d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d60:	68da      	ldr	r2, [r3, #12]
 8011d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d64:	60da      	str	r2, [r3, #12]
 8011d66:	e00f      	b.n	8011d88 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011d68:	4b46      	ldr	r3, [pc, #280]	; (8011e84 <tcp_slowtmr+0x590>)
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d6e:	429a      	cmp	r2, r3
 8011d70:	d006      	beq.n	8011d80 <tcp_slowtmr+0x48c>
 8011d72:	4b45      	ldr	r3, [pc, #276]	; (8011e88 <tcp_slowtmr+0x594>)
 8011d74:	f240 5271 	movw	r2, #1393	; 0x571
 8011d78:	4946      	ldr	r1, [pc, #280]	; (8011e94 <tcp_slowtmr+0x5a0>)
 8011d7a:	4845      	ldr	r0, [pc, #276]	; (8011e90 <tcp_slowtmr+0x59c>)
 8011d7c:	f008 fdda 	bl	801a934 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d82:	68db      	ldr	r3, [r3, #12]
 8011d84:	4a3f      	ldr	r2, [pc, #252]	; (8011e84 <tcp_slowtmr+0x590>)
 8011d86:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011d88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d013      	beq.n	8011db8 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d92:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d96:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011d98:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8011d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d9c:	3304      	adds	r3, #4
 8011d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011da0:	8ad2      	ldrh	r2, [r2, #22]
 8011da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011da4:	8b09      	ldrh	r1, [r1, #24]
 8011da6:	9102      	str	r1, [sp, #8]
 8011da8:	9201      	str	r2, [sp, #4]
 8011daa:	9300      	str	r3, [sp, #0]
 8011dac:	462b      	mov	r3, r5
 8011dae:	4622      	mov	r2, r4
 8011db0:	4601      	mov	r1, r0
 8011db2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011db4:	f004 feae 	bl	8016b14 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dba:	691b      	ldr	r3, [r3, #16]
 8011dbc:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dc0:	7d1b      	ldrb	r3, [r3, #20]
 8011dc2:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dc6:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dca:	68db      	ldr	r3, [r3, #12]
 8011dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011dce:	6838      	ldr	r0, [r7, #0]
 8011dd0:	f7ff f8b8 	bl	8010f44 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011dd4:	4b30      	ldr	r3, [pc, #192]	; (8011e98 <tcp_slowtmr+0x5a4>)
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d004      	beq.n	8011dea <tcp_slowtmr+0x4f6>
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	f06f 010c 	mvn.w	r1, #12
 8011de6:	68b8      	ldr	r0, [r7, #8]
 8011de8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011dea:	4b2b      	ldr	r3, [pc, #172]	; (8011e98 <tcp_slowtmr+0x5a4>)
 8011dec:	781b      	ldrb	r3, [r3, #0]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d037      	beq.n	8011e62 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8011df2:	e590      	b.n	8011916 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011df6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dfa:	68db      	ldr	r3, [r3, #12]
 8011dfc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e00:	7f1b      	ldrb	r3, [r3, #28]
 8011e02:	3301      	adds	r3, #1
 8011e04:	b2da      	uxtb	r2, r3
 8011e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e08:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e0c:	7f1a      	ldrb	r2, [r3, #28]
 8011e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e10:	7f5b      	ldrb	r3, [r3, #29]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d325      	bcc.n	8011e62 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8011e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e18:	2200      	movs	r2, #0
 8011e1a:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011e1c:	4b1e      	ldr	r3, [pc, #120]	; (8011e98 <tcp_slowtmr+0x5a4>)
 8011e1e:	2200      	movs	r2, #0
 8011e20:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d00b      	beq.n	8011e44 <tcp_slowtmr+0x550>
 8011e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011e32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011e34:	6912      	ldr	r2, [r2, #16]
 8011e36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011e38:	4610      	mov	r0, r2
 8011e3a:	4798      	blx	r3
 8011e3c:	4603      	mov	r3, r0
 8011e3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011e42:	e002      	b.n	8011e4a <tcp_slowtmr+0x556>
 8011e44:	2300      	movs	r3, #0
 8011e46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011e4a:	4b13      	ldr	r3, [pc, #76]	; (8011e98 <tcp_slowtmr+0x5a4>)
 8011e4c:	781b      	ldrb	r3, [r3, #0]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d000      	beq.n	8011e54 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8011e52:	e560      	b.n	8011916 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011e54:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d102      	bne.n	8011e62 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8011e5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e5e:	f004 f8a5 	bl	8015fac <tcp_output>
  while (pcb != NULL) {
 8011e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	f47f ad5c 	bne.w	8011922 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011e6e:	4b0b      	ldr	r3, [pc, #44]	; (8011e9c <tcp_slowtmr+0x5a8>)
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011e74:	e067      	b.n	8011f46 <tcp_slowtmr+0x652>
 8011e76:	bf00      	nop
 8011e78:	2000dac8 	.word	0x2000dac8
 8011e7c:	10624dd3 	.word	0x10624dd3
 8011e80:	000124f8 	.word	0x000124f8
 8011e84:	2000dad4 	.word	0x2000dad4
 8011e88:	0801d16c 	.word	0x0801d16c
 8011e8c:	0801d5a4 	.word	0x0801d5a4
 8011e90:	0801d1b0 	.word	0x0801d1b0
 8011e94:	0801d5d0 	.word	0x0801d5d0
 8011e98:	2000dadc 	.word	0x2000dadc
 8011e9c:	2000dad8 	.word	0x2000dad8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ea2:	7d1b      	ldrb	r3, [r3, #20]
 8011ea4:	2b0a      	cmp	r3, #10
 8011ea6:	d006      	beq.n	8011eb6 <tcp_slowtmr+0x5c2>
 8011ea8:	4b2b      	ldr	r3, [pc, #172]	; (8011f58 <tcp_slowtmr+0x664>)
 8011eaa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011eae:	492b      	ldr	r1, [pc, #172]	; (8011f5c <tcp_slowtmr+0x668>)
 8011eb0:	482b      	ldr	r0, [pc, #172]	; (8011f60 <tcp_slowtmr+0x66c>)
 8011eb2:	f008 fd3f 	bl	801a934 <iprintf>
    pcb_remove = 0;
 8011eb6:	2300      	movs	r3, #0
 8011eb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011ebc:	4b29      	ldr	r3, [pc, #164]	; (8011f64 <tcp_slowtmr+0x670>)
 8011ebe:	681a      	ldr	r2, [r3, #0]
 8011ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ec2:	6a1b      	ldr	r3, [r3, #32]
 8011ec4:	1ad3      	subs	r3, r2, r3
 8011ec6:	2bf0      	cmp	r3, #240	; 0xf0
 8011ec8:	d904      	bls.n	8011ed4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011eca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ece:	3301      	adds	r3, #1
 8011ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d02f      	beq.n	8011f3c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011edc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ede:	f000 fbf9 	bl	80126d4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d010      	beq.n	8011f0a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011ee8:	4b1f      	ldr	r3, [pc, #124]	; (8011f68 <tcp_slowtmr+0x674>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011eee:	429a      	cmp	r2, r3
 8011ef0:	d106      	bne.n	8011f00 <tcp_slowtmr+0x60c>
 8011ef2:	4b19      	ldr	r3, [pc, #100]	; (8011f58 <tcp_slowtmr+0x664>)
 8011ef4:	f240 52af 	movw	r2, #1455	; 0x5af
 8011ef8:	491c      	ldr	r1, [pc, #112]	; (8011f6c <tcp_slowtmr+0x678>)
 8011efa:	4819      	ldr	r0, [pc, #100]	; (8011f60 <tcp_slowtmr+0x66c>)
 8011efc:	f008 fd1a 	bl	801a934 <iprintf>
        prev->next = pcb->next;
 8011f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f02:	68da      	ldr	r2, [r3, #12]
 8011f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f06:	60da      	str	r2, [r3, #12]
 8011f08:	e00f      	b.n	8011f2a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011f0a:	4b17      	ldr	r3, [pc, #92]	; (8011f68 <tcp_slowtmr+0x674>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f10:	429a      	cmp	r2, r3
 8011f12:	d006      	beq.n	8011f22 <tcp_slowtmr+0x62e>
 8011f14:	4b10      	ldr	r3, [pc, #64]	; (8011f58 <tcp_slowtmr+0x664>)
 8011f16:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011f1a:	4915      	ldr	r1, [pc, #84]	; (8011f70 <tcp_slowtmr+0x67c>)
 8011f1c:	4810      	ldr	r0, [pc, #64]	; (8011f60 <tcp_slowtmr+0x66c>)
 8011f1e:	f008 fd09 	bl	801a934 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f24:	68db      	ldr	r3, [r3, #12]
 8011f26:	4a10      	ldr	r2, [pc, #64]	; (8011f68 <tcp_slowtmr+0x674>)
 8011f28:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f2c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f30:	68db      	ldr	r3, [r3, #12]
 8011f32:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011f34:	69f8      	ldr	r0, [r7, #28]
 8011f36:	f7ff f805 	bl	8010f44 <tcp_free>
 8011f3a:	e004      	b.n	8011f46 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f3e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f42:	68db      	ldr	r3, [r3, #12]
 8011f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d1a9      	bne.n	8011ea0 <tcp_slowtmr+0x5ac>
    }
  }
}
 8011f4c:	bf00      	nop
 8011f4e:	bf00      	nop
 8011f50:	3730      	adds	r7, #48	; 0x30
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bdb0      	pop	{r4, r5, r7, pc}
 8011f56:	bf00      	nop
 8011f58:	0801d16c 	.word	0x0801d16c
 8011f5c:	0801d5fc 	.word	0x0801d5fc
 8011f60:	0801d1b0 	.word	0x0801d1b0
 8011f64:	2000dac8 	.word	0x2000dac8
 8011f68:	2000dad8 	.word	0x2000dad8
 8011f6c:	0801d62c 	.word	0x0801d62c
 8011f70:	0801d654 	.word	0x0801d654

08011f74 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011f74:	b580      	push	{r7, lr}
 8011f76:	b082      	sub	sp, #8
 8011f78:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011f7a:	4b2d      	ldr	r3, [pc, #180]	; (8012030 <tcp_fasttmr+0xbc>)
 8011f7c:	781b      	ldrb	r3, [r3, #0]
 8011f7e:	3301      	adds	r3, #1
 8011f80:	b2da      	uxtb	r2, r3
 8011f82:	4b2b      	ldr	r3, [pc, #172]	; (8012030 <tcp_fasttmr+0xbc>)
 8011f84:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011f86:	4b2b      	ldr	r3, [pc, #172]	; (8012034 <tcp_fasttmr+0xc0>)
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011f8c:	e048      	b.n	8012020 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	7f9a      	ldrb	r2, [r3, #30]
 8011f92:	4b27      	ldr	r3, [pc, #156]	; (8012030 <tcp_fasttmr+0xbc>)
 8011f94:	781b      	ldrb	r3, [r3, #0]
 8011f96:	429a      	cmp	r2, r3
 8011f98:	d03f      	beq.n	801201a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011f9a:	4b25      	ldr	r3, [pc, #148]	; (8012030 <tcp_fasttmr+0xbc>)
 8011f9c:	781a      	ldrb	r2, [r3, #0]
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	8b5b      	ldrh	r3, [r3, #26]
 8011fa6:	f003 0301 	and.w	r3, r3, #1
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d010      	beq.n	8011fd0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	8b5b      	ldrh	r3, [r3, #26]
 8011fb2:	f043 0302 	orr.w	r3, r3, #2
 8011fb6:	b29a      	uxth	r2, r3
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011fbc:	6878      	ldr	r0, [r7, #4]
 8011fbe:	f003 fff5 	bl	8015fac <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	8b5b      	ldrh	r3, [r3, #26]
 8011fc6:	f023 0303 	bic.w	r3, r3, #3
 8011fca:	b29a      	uxth	r2, r3
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	8b5b      	ldrh	r3, [r3, #26]
 8011fd4:	f003 0308 	and.w	r3, r3, #8
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d009      	beq.n	8011ff0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	8b5b      	ldrh	r3, [r3, #26]
 8011fe0:	f023 0308 	bic.w	r3, r3, #8
 8011fe4:	b29a      	uxth	r2, r3
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011fea:	6878      	ldr	r0, [r7, #4]
 8011fec:	f7ff f93e 	bl	801126c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	68db      	ldr	r3, [r3, #12]
 8011ff4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d00a      	beq.n	8012014 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011ffe:	4b0e      	ldr	r3, [pc, #56]	; (8012038 <tcp_fasttmr+0xc4>)
 8012000:	2200      	movs	r2, #0
 8012002:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012004:	6878      	ldr	r0, [r7, #4]
 8012006:	f000 f819 	bl	801203c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801200a:	4b0b      	ldr	r3, [pc, #44]	; (8012038 <tcp_fasttmr+0xc4>)
 801200c:	781b      	ldrb	r3, [r3, #0]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d000      	beq.n	8012014 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012012:	e7b8      	b.n	8011f86 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012014:	683b      	ldr	r3, [r7, #0]
 8012016:	607b      	str	r3, [r7, #4]
 8012018:	e002      	b.n	8012020 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	68db      	ldr	r3, [r3, #12]
 801201e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d1b3      	bne.n	8011f8e <tcp_fasttmr+0x1a>
    }
  }
}
 8012026:	bf00      	nop
 8012028:	bf00      	nop
 801202a:	3708      	adds	r7, #8
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}
 8012030:	2000dade 	.word	0x2000dade
 8012034:	2000dad4 	.word	0x2000dad4
 8012038:	2000dadc 	.word	0x2000dadc

0801203c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 801203c:	b590      	push	{r4, r7, lr}
 801203e:	b085      	sub	sp, #20
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d109      	bne.n	801205e <tcp_process_refused_data+0x22>
 801204a:	4b37      	ldr	r3, [pc, #220]	; (8012128 <tcp_process_refused_data+0xec>)
 801204c:	f240 6209 	movw	r2, #1545	; 0x609
 8012050:	4936      	ldr	r1, [pc, #216]	; (801212c <tcp_process_refused_data+0xf0>)
 8012052:	4837      	ldr	r0, [pc, #220]	; (8012130 <tcp_process_refused_data+0xf4>)
 8012054:	f008 fc6e 	bl	801a934 <iprintf>
 8012058:	f06f 030f 	mvn.w	r3, #15
 801205c:	e060      	b.n	8012120 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012062:	7b5b      	ldrb	r3, [r3, #13]
 8012064:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801206a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	2200      	movs	r2, #0
 8012070:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012078:	2b00      	cmp	r3, #0
 801207a:	d00b      	beq.n	8012094 <tcp_process_refused_data+0x58>
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	6918      	ldr	r0, [r3, #16]
 8012086:	2300      	movs	r3, #0
 8012088:	68ba      	ldr	r2, [r7, #8]
 801208a:	6879      	ldr	r1, [r7, #4]
 801208c:	47a0      	blx	r4
 801208e:	4603      	mov	r3, r0
 8012090:	73fb      	strb	r3, [r7, #15]
 8012092:	e007      	b.n	80120a4 <tcp_process_refused_data+0x68>
 8012094:	2300      	movs	r3, #0
 8012096:	68ba      	ldr	r2, [r7, #8]
 8012098:	6879      	ldr	r1, [r7, #4]
 801209a:	2000      	movs	r0, #0
 801209c:	f000 f8a4 	bl	80121e8 <tcp_recv_null>
 80120a0:	4603      	mov	r3, r0
 80120a2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80120a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d12a      	bne.n	8012102 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80120ac:	7bbb      	ldrb	r3, [r7, #14]
 80120ae:	f003 0320 	and.w	r3, r3, #32
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d033      	beq.n	801211e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80120ba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80120be:	d005      	beq.n	80120cc <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80120c4:	3301      	adds	r3, #1
 80120c6:	b29a      	uxth	r2, r3
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d00b      	beq.n	80120ee <tcp_process_refused_data+0xb2>
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	6918      	ldr	r0, [r3, #16]
 80120e0:	2300      	movs	r3, #0
 80120e2:	2200      	movs	r2, #0
 80120e4:	6879      	ldr	r1, [r7, #4]
 80120e6:	47a0      	blx	r4
 80120e8:	4603      	mov	r3, r0
 80120ea:	73fb      	strb	r3, [r7, #15]
 80120ec:	e001      	b.n	80120f2 <tcp_process_refused_data+0xb6>
 80120ee:	2300      	movs	r3, #0
 80120f0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80120f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80120f6:	f113 0f0d 	cmn.w	r3, #13
 80120fa:	d110      	bne.n	801211e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80120fc:	f06f 030c 	mvn.w	r3, #12
 8012100:	e00e      	b.n	8012120 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8012102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012106:	f113 0f0d 	cmn.w	r3, #13
 801210a:	d102      	bne.n	8012112 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 801210c:	f06f 030c 	mvn.w	r3, #12
 8012110:	e006      	b.n	8012120 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	68ba      	ldr	r2, [r7, #8]
 8012116:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8012118:	f06f 0304 	mvn.w	r3, #4
 801211c:	e000      	b.n	8012120 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 801211e:	2300      	movs	r3, #0
}
 8012120:	4618      	mov	r0, r3
 8012122:	3714      	adds	r7, #20
 8012124:	46bd      	mov	sp, r7
 8012126:	bd90      	pop	{r4, r7, pc}
 8012128:	0801d16c 	.word	0x0801d16c
 801212c:	0801d67c 	.word	0x0801d67c
 8012130:	0801d1b0 	.word	0x0801d1b0

08012134 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012134:	b580      	push	{r7, lr}
 8012136:	b084      	sub	sp, #16
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801213c:	e007      	b.n	801214e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012144:	6878      	ldr	r0, [r7, #4]
 8012146:	f000 f80a 	bl	801215e <tcp_seg_free>
    seg = next;
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d1f4      	bne.n	801213e <tcp_segs_free+0xa>
  }
}
 8012154:	bf00      	nop
 8012156:	bf00      	nop
 8012158:	3710      	adds	r7, #16
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}

0801215e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801215e:	b580      	push	{r7, lr}
 8012160:	b082      	sub	sp, #8
 8012162:	af00      	add	r7, sp, #0
 8012164:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d00c      	beq.n	8012186 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	685b      	ldr	r3, [r3, #4]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d004      	beq.n	801217e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	685b      	ldr	r3, [r3, #4]
 8012178:	4618      	mov	r0, r3
 801217a:	f7fe fc27 	bl	80109cc <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801217e:	6879      	ldr	r1, [r7, #4]
 8012180:	2003      	movs	r0, #3
 8012182:	f7fd fde3 	bl	800fd4c <memp_free>
  }
}
 8012186:	bf00      	nop
 8012188:	3708      	adds	r7, #8
 801218a:	46bd      	mov	sp, r7
 801218c:	bd80      	pop	{r7, pc}
	...

08012190 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	2b00      	cmp	r3, #0
 801219c:	d106      	bne.n	80121ac <tcp_seg_copy+0x1c>
 801219e:	4b0f      	ldr	r3, [pc, #60]	; (80121dc <tcp_seg_copy+0x4c>)
 80121a0:	f240 6282 	movw	r2, #1666	; 0x682
 80121a4:	490e      	ldr	r1, [pc, #56]	; (80121e0 <tcp_seg_copy+0x50>)
 80121a6:	480f      	ldr	r0, [pc, #60]	; (80121e4 <tcp_seg_copy+0x54>)
 80121a8:	f008 fbc4 	bl	801a934 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80121ac:	2003      	movs	r0, #3
 80121ae:	f7fd fd7b 	bl	800fca8 <memp_malloc>
 80121b2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d101      	bne.n	80121be <tcp_seg_copy+0x2e>
    return NULL;
 80121ba:	2300      	movs	r3, #0
 80121bc:	e00a      	b.n	80121d4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80121be:	2210      	movs	r2, #16
 80121c0:	6879      	ldr	r1, [r7, #4]
 80121c2:	68f8      	ldr	r0, [r7, #12]
 80121c4:	f008 faa6 	bl	801a714 <memcpy>
  pbuf_ref(cseg->p);
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	685b      	ldr	r3, [r3, #4]
 80121cc:	4618      	mov	r0, r3
 80121ce:	f7fe fca3 	bl	8010b18 <pbuf_ref>
  return cseg;
 80121d2:	68fb      	ldr	r3, [r7, #12]
}
 80121d4:	4618      	mov	r0, r3
 80121d6:	3710      	adds	r7, #16
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}
 80121dc:	0801d16c 	.word	0x0801d16c
 80121e0:	0801d6c0 	.word	0x0801d6c0
 80121e4:	0801d1b0 	.word	0x0801d1b0

080121e8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80121e8:	b580      	push	{r7, lr}
 80121ea:	b084      	sub	sp, #16
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	60f8      	str	r0, [r7, #12]
 80121f0:	60b9      	str	r1, [r7, #8]
 80121f2:	607a      	str	r2, [r7, #4]
 80121f4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80121f6:	68bb      	ldr	r3, [r7, #8]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d109      	bne.n	8012210 <tcp_recv_null+0x28>
 80121fc:	4b12      	ldr	r3, [pc, #72]	; (8012248 <tcp_recv_null+0x60>)
 80121fe:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012202:	4912      	ldr	r1, [pc, #72]	; (801224c <tcp_recv_null+0x64>)
 8012204:	4812      	ldr	r0, [pc, #72]	; (8012250 <tcp_recv_null+0x68>)
 8012206:	f008 fb95 	bl	801a934 <iprintf>
 801220a:	f06f 030f 	mvn.w	r3, #15
 801220e:	e016      	b.n	801223e <tcp_recv_null+0x56>

  if (p != NULL) {
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d009      	beq.n	801222a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	891b      	ldrh	r3, [r3, #8]
 801221a:	4619      	mov	r1, r3
 801221c:	68b8      	ldr	r0, [r7, #8]
 801221e:	f7ff fad3 	bl	80117c8 <tcp_recved>
    pbuf_free(p);
 8012222:	6878      	ldr	r0, [r7, #4]
 8012224:	f7fe fbd2 	bl	80109cc <pbuf_free>
 8012228:	e008      	b.n	801223c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 801222a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d104      	bne.n	801223c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012232:	68b8      	ldr	r0, [r7, #8]
 8012234:	f7ff f884 	bl	8011340 <tcp_close>
 8012238:	4603      	mov	r3, r0
 801223a:	e000      	b.n	801223e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 801223c:	2300      	movs	r3, #0
}
 801223e:	4618      	mov	r0, r3
 8012240:	3710      	adds	r7, #16
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}
 8012246:	bf00      	nop
 8012248:	0801d16c 	.word	0x0801d16c
 801224c:	0801d6dc 	.word	0x0801d6dc
 8012250:	0801d1b0 	.word	0x0801d1b0

08012254 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b086      	sub	sp, #24
 8012258:	af00      	add	r7, sp, #0
 801225a:	4603      	mov	r3, r0
 801225c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012262:	2b00      	cmp	r3, #0
 8012264:	db01      	blt.n	801226a <tcp_kill_prio+0x16>
 8012266:	79fb      	ldrb	r3, [r7, #7]
 8012268:	e000      	b.n	801226c <tcp_kill_prio+0x18>
 801226a:	237f      	movs	r3, #127	; 0x7f
 801226c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801226e:	7afb      	ldrb	r3, [r7, #11]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d034      	beq.n	80122de <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012274:	7afb      	ldrb	r3, [r7, #11]
 8012276:	3b01      	subs	r3, #1
 8012278:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801227a:	2300      	movs	r3, #0
 801227c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801227e:	2300      	movs	r3, #0
 8012280:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012282:	4b19      	ldr	r3, [pc, #100]	; (80122e8 <tcp_kill_prio+0x94>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	617b      	str	r3, [r7, #20]
 8012288:	e01f      	b.n	80122ca <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	7d5b      	ldrb	r3, [r3, #21]
 801228e:	7afa      	ldrb	r2, [r7, #11]
 8012290:	429a      	cmp	r2, r3
 8012292:	d80c      	bhi.n	80122ae <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012294:	697b      	ldr	r3, [r7, #20]
 8012296:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012298:	7afa      	ldrb	r2, [r7, #11]
 801229a:	429a      	cmp	r2, r3
 801229c:	d112      	bne.n	80122c4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801229e:	4b13      	ldr	r3, [pc, #76]	; (80122ec <tcp_kill_prio+0x98>)
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	697b      	ldr	r3, [r7, #20]
 80122a4:	6a1b      	ldr	r3, [r3, #32]
 80122a6:	1ad3      	subs	r3, r2, r3
 80122a8:	68fa      	ldr	r2, [r7, #12]
 80122aa:	429a      	cmp	r2, r3
 80122ac:	d80a      	bhi.n	80122c4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80122ae:	4b0f      	ldr	r3, [pc, #60]	; (80122ec <tcp_kill_prio+0x98>)
 80122b0:	681a      	ldr	r2, [r3, #0]
 80122b2:	697b      	ldr	r3, [r7, #20]
 80122b4:	6a1b      	ldr	r3, [r3, #32]
 80122b6:	1ad3      	subs	r3, r2, r3
 80122b8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80122be:	697b      	ldr	r3, [r7, #20]
 80122c0:	7d5b      	ldrb	r3, [r3, #21]
 80122c2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80122c4:	697b      	ldr	r3, [r7, #20]
 80122c6:	68db      	ldr	r3, [r3, #12]
 80122c8:	617b      	str	r3, [r7, #20]
 80122ca:	697b      	ldr	r3, [r7, #20]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d1dc      	bne.n	801228a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80122d0:	693b      	ldr	r3, [r7, #16]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d004      	beq.n	80122e0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80122d6:	6938      	ldr	r0, [r7, #16]
 80122d8:	f7ff f978 	bl	80115cc <tcp_abort>
 80122dc:	e000      	b.n	80122e0 <tcp_kill_prio+0x8c>
    return;
 80122de:	bf00      	nop
  }
}
 80122e0:	3718      	adds	r7, #24
 80122e2:	46bd      	mov	sp, r7
 80122e4:	bd80      	pop	{r7, pc}
 80122e6:	bf00      	nop
 80122e8:	2000dad4 	.word	0x2000dad4
 80122ec:	2000dac8 	.word	0x2000dac8

080122f0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b086      	sub	sp, #24
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	4603      	mov	r3, r0
 80122f8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80122fa:	79fb      	ldrb	r3, [r7, #7]
 80122fc:	2b08      	cmp	r3, #8
 80122fe:	d009      	beq.n	8012314 <tcp_kill_state+0x24>
 8012300:	79fb      	ldrb	r3, [r7, #7]
 8012302:	2b09      	cmp	r3, #9
 8012304:	d006      	beq.n	8012314 <tcp_kill_state+0x24>
 8012306:	4b1a      	ldr	r3, [pc, #104]	; (8012370 <tcp_kill_state+0x80>)
 8012308:	f240 62dd 	movw	r2, #1757	; 0x6dd
 801230c:	4919      	ldr	r1, [pc, #100]	; (8012374 <tcp_kill_state+0x84>)
 801230e:	481a      	ldr	r0, [pc, #104]	; (8012378 <tcp_kill_state+0x88>)
 8012310:	f008 fb10 	bl	801a934 <iprintf>

  inactivity = 0;
 8012314:	2300      	movs	r3, #0
 8012316:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012318:	2300      	movs	r3, #0
 801231a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801231c:	4b17      	ldr	r3, [pc, #92]	; (801237c <tcp_kill_state+0x8c>)
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	617b      	str	r3, [r7, #20]
 8012322:	e017      	b.n	8012354 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	7d1b      	ldrb	r3, [r3, #20]
 8012328:	79fa      	ldrb	r2, [r7, #7]
 801232a:	429a      	cmp	r2, r3
 801232c:	d10f      	bne.n	801234e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801232e:	4b14      	ldr	r3, [pc, #80]	; (8012380 <tcp_kill_state+0x90>)
 8012330:	681a      	ldr	r2, [r3, #0]
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	6a1b      	ldr	r3, [r3, #32]
 8012336:	1ad3      	subs	r3, r2, r3
 8012338:	68fa      	ldr	r2, [r7, #12]
 801233a:	429a      	cmp	r2, r3
 801233c:	d807      	bhi.n	801234e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801233e:	4b10      	ldr	r3, [pc, #64]	; (8012380 <tcp_kill_state+0x90>)
 8012340:	681a      	ldr	r2, [r3, #0]
 8012342:	697b      	ldr	r3, [r7, #20]
 8012344:	6a1b      	ldr	r3, [r3, #32]
 8012346:	1ad3      	subs	r3, r2, r3
 8012348:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801234a:	697b      	ldr	r3, [r7, #20]
 801234c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801234e:	697b      	ldr	r3, [r7, #20]
 8012350:	68db      	ldr	r3, [r3, #12]
 8012352:	617b      	str	r3, [r7, #20]
 8012354:	697b      	ldr	r3, [r7, #20]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d1e4      	bne.n	8012324 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801235a:	693b      	ldr	r3, [r7, #16]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d003      	beq.n	8012368 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012360:	2100      	movs	r1, #0
 8012362:	6938      	ldr	r0, [r7, #16]
 8012364:	f7ff f874 	bl	8011450 <tcp_abandon>
  }
}
 8012368:	bf00      	nop
 801236a:	3718      	adds	r7, #24
 801236c:	46bd      	mov	sp, r7
 801236e:	bd80      	pop	{r7, pc}
 8012370:	0801d16c 	.word	0x0801d16c
 8012374:	0801d6f8 	.word	0x0801d6f8
 8012378:	0801d1b0 	.word	0x0801d1b0
 801237c:	2000dad4 	.word	0x2000dad4
 8012380:	2000dac8 	.word	0x2000dac8

08012384 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012384:	b580      	push	{r7, lr}
 8012386:	b084      	sub	sp, #16
 8012388:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801238a:	2300      	movs	r3, #0
 801238c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801238e:	2300      	movs	r3, #0
 8012390:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012392:	4b12      	ldr	r3, [pc, #72]	; (80123dc <tcp_kill_timewait+0x58>)
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	60fb      	str	r3, [r7, #12]
 8012398:	e012      	b.n	80123c0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801239a:	4b11      	ldr	r3, [pc, #68]	; (80123e0 <tcp_kill_timewait+0x5c>)
 801239c:	681a      	ldr	r2, [r3, #0]
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	6a1b      	ldr	r3, [r3, #32]
 80123a2:	1ad3      	subs	r3, r2, r3
 80123a4:	687a      	ldr	r2, [r7, #4]
 80123a6:	429a      	cmp	r2, r3
 80123a8:	d807      	bhi.n	80123ba <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80123aa:	4b0d      	ldr	r3, [pc, #52]	; (80123e0 <tcp_kill_timewait+0x5c>)
 80123ac:	681a      	ldr	r2, [r3, #0]
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	6a1b      	ldr	r3, [r3, #32]
 80123b2:	1ad3      	subs	r3, r2, r3
 80123b4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	68db      	ldr	r3, [r3, #12]
 80123be:	60fb      	str	r3, [r7, #12]
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d1e9      	bne.n	801239a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d002      	beq.n	80123d2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80123cc:	68b8      	ldr	r0, [r7, #8]
 80123ce:	f7ff f8fd 	bl	80115cc <tcp_abort>
  }
}
 80123d2:	bf00      	nop
 80123d4:	3710      	adds	r7, #16
 80123d6:	46bd      	mov	sp, r7
 80123d8:	bd80      	pop	{r7, pc}
 80123da:	bf00      	nop
 80123dc:	2000dad8 	.word	0x2000dad8
 80123e0:	2000dac8 	.word	0x2000dac8

080123e4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80123e4:	b580      	push	{r7, lr}
 80123e6:	b082      	sub	sp, #8
 80123e8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80123ea:	4b10      	ldr	r3, [pc, #64]	; (801242c <tcp_handle_closepend+0x48>)
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80123f0:	e014      	b.n	801241c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	68db      	ldr	r3, [r3, #12]
 80123f6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	8b5b      	ldrh	r3, [r3, #26]
 80123fc:	f003 0308 	and.w	r3, r3, #8
 8012400:	2b00      	cmp	r3, #0
 8012402:	d009      	beq.n	8012418 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	8b5b      	ldrh	r3, [r3, #26]
 8012408:	f023 0308 	bic.w	r3, r3, #8
 801240c:	b29a      	uxth	r2, r3
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8012412:	6878      	ldr	r0, [r7, #4]
 8012414:	f7fe ff2a 	bl	801126c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	2b00      	cmp	r3, #0
 8012420:	d1e7      	bne.n	80123f2 <tcp_handle_closepend+0xe>
  }
}
 8012422:	bf00      	nop
 8012424:	bf00      	nop
 8012426:	3708      	adds	r7, #8
 8012428:	46bd      	mov	sp, r7
 801242a:	bd80      	pop	{r7, pc}
 801242c:	2000dad4 	.word	0x2000dad4

08012430 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b084      	sub	sp, #16
 8012434:	af00      	add	r7, sp, #0
 8012436:	4603      	mov	r3, r0
 8012438:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801243a:	2001      	movs	r0, #1
 801243c:	f7fd fc34 	bl	800fca8 <memp_malloc>
 8012440:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d126      	bne.n	8012496 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012448:	f7ff ffcc 	bl	80123e4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801244c:	f7ff ff9a 	bl	8012384 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012450:	2001      	movs	r0, #1
 8012452:	f7fd fc29 	bl	800fca8 <memp_malloc>
 8012456:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d11b      	bne.n	8012496 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801245e:	2009      	movs	r0, #9
 8012460:	f7ff ff46 	bl	80122f0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012464:	2001      	movs	r0, #1
 8012466:	f7fd fc1f 	bl	800fca8 <memp_malloc>
 801246a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d111      	bne.n	8012496 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012472:	2008      	movs	r0, #8
 8012474:	f7ff ff3c 	bl	80122f0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012478:	2001      	movs	r0, #1
 801247a:	f7fd fc15 	bl	800fca8 <memp_malloc>
 801247e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d107      	bne.n	8012496 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012486:	79fb      	ldrb	r3, [r7, #7]
 8012488:	4618      	mov	r0, r3
 801248a:	f7ff fee3 	bl	8012254 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801248e:	2001      	movs	r0, #1
 8012490:	f7fd fc0a 	bl	800fca8 <memp_malloc>
 8012494:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2b00      	cmp	r3, #0
 801249a:	d03f      	beq.n	801251c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801249c:	229c      	movs	r2, #156	; 0x9c
 801249e:	2100      	movs	r1, #0
 80124a0:	68f8      	ldr	r0, [r7, #12]
 80124a2:	f008 f95f 	bl	801a764 <memset>
    pcb->prio = prio;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	79fa      	ldrb	r2, [r7, #7]
 80124aa:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80124b2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80124bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	22ff      	movs	r2, #255	; 0xff
 80124ca:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	f44f 7206 	mov.w	r2, #536	; 0x218
 80124d2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80124d4:	68fb      	ldr	r3, [r7, #12]
 80124d6:	2206      	movs	r2, #6
 80124d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	2206      	movs	r2, #6
 80124e0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80124e8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	2201      	movs	r2, #1
 80124ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80124f2:	4b0d      	ldr	r3, [pc, #52]	; (8012528 <tcp_alloc+0xf8>)
 80124f4:	681a      	ldr	r2, [r3, #0]
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80124fa:	4b0c      	ldr	r3, [pc, #48]	; (801252c <tcp_alloc+0xfc>)
 80124fc:	781a      	ldrb	r2, [r3, #0]
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8012508:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	4a08      	ldr	r2, [pc, #32]	; (8012530 <tcp_alloc+0x100>)
 8012510:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	4a07      	ldr	r2, [pc, #28]	; (8012534 <tcp_alloc+0x104>)
 8012518:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801251c:	68fb      	ldr	r3, [r7, #12]
}
 801251e:	4618      	mov	r0, r3
 8012520:	3710      	adds	r7, #16
 8012522:	46bd      	mov	sp, r7
 8012524:	bd80      	pop	{r7, pc}
 8012526:	bf00      	nop
 8012528:	2000dac8 	.word	0x2000dac8
 801252c:	2000dade 	.word	0x2000dade
 8012530:	080121e9 	.word	0x080121e9
 8012534:	006ddd00 	.word	0x006ddd00

08012538 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b084      	sub	sp, #16
 801253c:	af00      	add	r7, sp, #0
 801253e:	4603      	mov	r3, r0
 8012540:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8012542:	2040      	movs	r0, #64	; 0x40
 8012544:	f7ff ff74 	bl	8012430 <tcp_alloc>
 8012548:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801254a:	68fb      	ldr	r3, [r7, #12]
}
 801254c:	4618      	mov	r0, r3
 801254e:	3710      	adds	r7, #16
 8012550:	46bd      	mov	sp, r7
 8012552:	bd80      	pop	{r7, pc}

08012554 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8012554:	b480      	push	{r7}
 8012556:	b083      	sub	sp, #12
 8012558:	af00      	add	r7, sp, #0
 801255a:	6078      	str	r0, [r7, #4]
 801255c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d002      	beq.n	801256a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	683a      	ldr	r2, [r7, #0]
 8012568:	611a      	str	r2, [r3, #16]
  }
}
 801256a:	bf00      	nop
 801256c:	370c      	adds	r7, #12
 801256e:	46bd      	mov	sp, r7
 8012570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012574:	4770      	bx	lr
	...

08012578 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8012578:	b580      	push	{r7, lr}
 801257a:	b082      	sub	sp, #8
 801257c:	af00      	add	r7, sp, #0
 801257e:	6078      	str	r0, [r7, #4]
 8012580:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d00e      	beq.n	80125a6 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	7d1b      	ldrb	r3, [r3, #20]
 801258c:	2b01      	cmp	r3, #1
 801258e:	d106      	bne.n	801259e <tcp_recv+0x26>
 8012590:	4b07      	ldr	r3, [pc, #28]	; (80125b0 <tcp_recv+0x38>)
 8012592:	f240 72df 	movw	r2, #2015	; 0x7df
 8012596:	4907      	ldr	r1, [pc, #28]	; (80125b4 <tcp_recv+0x3c>)
 8012598:	4807      	ldr	r0, [pc, #28]	; (80125b8 <tcp_recv+0x40>)
 801259a:	f008 f9cb 	bl	801a934 <iprintf>
    pcb->recv = recv;
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	683a      	ldr	r2, [r7, #0]
 80125a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 80125a6:	bf00      	nop
 80125a8:	3708      	adds	r7, #8
 80125aa:	46bd      	mov	sp, r7
 80125ac:	bd80      	pop	{r7, pc}
 80125ae:	bf00      	nop
 80125b0:	0801d16c 	.word	0x0801d16c
 80125b4:	0801d708 	.word	0x0801d708
 80125b8:	0801d1b0 	.word	0x0801d1b0

080125bc <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
 80125c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d00e      	beq.n	80125ea <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	7d1b      	ldrb	r3, [r3, #20]
 80125d0:	2b01      	cmp	r3, #1
 80125d2:	d106      	bne.n	80125e2 <tcp_sent+0x26>
 80125d4:	4b07      	ldr	r3, [pc, #28]	; (80125f4 <tcp_sent+0x38>)
 80125d6:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80125da:	4907      	ldr	r1, [pc, #28]	; (80125f8 <tcp_sent+0x3c>)
 80125dc:	4807      	ldr	r0, [pc, #28]	; (80125fc <tcp_sent+0x40>)
 80125de:	f008 f9a9 	bl	801a934 <iprintf>
    pcb->sent = sent;
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	683a      	ldr	r2, [r7, #0]
 80125e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80125ea:	bf00      	nop
 80125ec:	3708      	adds	r7, #8
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd80      	pop	{r7, pc}
 80125f2:	bf00      	nop
 80125f4:	0801d16c 	.word	0x0801d16c
 80125f8:	0801d730 	.word	0x0801d730
 80125fc:	0801d1b0 	.word	0x0801d1b0

08012600 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b082      	sub	sp, #8
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
 8012608:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d00e      	beq.n	801262e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	7d1b      	ldrb	r3, [r3, #20]
 8012614:	2b01      	cmp	r3, #1
 8012616:	d106      	bne.n	8012626 <tcp_err+0x26>
 8012618:	4b07      	ldr	r3, [pc, #28]	; (8012638 <tcp_err+0x38>)
 801261a:	f640 020d 	movw	r2, #2061	; 0x80d
 801261e:	4907      	ldr	r1, [pc, #28]	; (801263c <tcp_err+0x3c>)
 8012620:	4807      	ldr	r0, [pc, #28]	; (8012640 <tcp_err+0x40>)
 8012622:	f008 f987 	bl	801a934 <iprintf>
    pcb->errf = err;
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	683a      	ldr	r2, [r7, #0]
 801262a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 801262e:	bf00      	nop
 8012630:	3708      	adds	r7, #8
 8012632:	46bd      	mov	sp, r7
 8012634:	bd80      	pop	{r7, pc}
 8012636:	bf00      	nop
 8012638:	0801d16c 	.word	0x0801d16c
 801263c:	0801d758 	.word	0x0801d758
 8012640:	0801d1b0 	.word	0x0801d1b0

08012644 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8012644:	b480      	push	{r7}
 8012646:	b085      	sub	sp, #20
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]
 801264c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d008      	beq.n	8012666 <tcp_accept+0x22>
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	7d1b      	ldrb	r3, [r3, #20]
 8012658:	2b01      	cmp	r3, #1
 801265a:	d104      	bne.n	8012666 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	683a      	ldr	r2, [r7, #0]
 8012664:	619a      	str	r2, [r3, #24]
  }
}
 8012666:	bf00      	nop
 8012668:	3714      	adds	r7, #20
 801266a:	46bd      	mov	sp, r7
 801266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012670:	4770      	bx	lr
	...

08012674 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b084      	sub	sp, #16
 8012678:	af00      	add	r7, sp, #0
 801267a:	60f8      	str	r0, [r7, #12]
 801267c:	60b9      	str	r1, [r7, #8]
 801267e:	4613      	mov	r3, r2
 8012680:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	2b00      	cmp	r3, #0
 8012686:	d107      	bne.n	8012698 <tcp_poll+0x24>
 8012688:	4b0e      	ldr	r3, [pc, #56]	; (80126c4 <tcp_poll+0x50>)
 801268a:	f640 023d 	movw	r2, #2109	; 0x83d
 801268e:	490e      	ldr	r1, [pc, #56]	; (80126c8 <tcp_poll+0x54>)
 8012690:	480e      	ldr	r0, [pc, #56]	; (80126cc <tcp_poll+0x58>)
 8012692:	f008 f94f 	bl	801a934 <iprintf>
 8012696:	e011      	b.n	80126bc <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	7d1b      	ldrb	r3, [r3, #20]
 801269c:	2b01      	cmp	r3, #1
 801269e:	d106      	bne.n	80126ae <tcp_poll+0x3a>
 80126a0:	4b08      	ldr	r3, [pc, #32]	; (80126c4 <tcp_poll+0x50>)
 80126a2:	f640 023e 	movw	r2, #2110	; 0x83e
 80126a6:	490a      	ldr	r1, [pc, #40]	; (80126d0 <tcp_poll+0x5c>)
 80126a8:	4808      	ldr	r0, [pc, #32]	; (80126cc <tcp_poll+0x58>)
 80126aa:	f008 f943 	bl	801a934 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	68ba      	ldr	r2, [r7, #8]
 80126b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	79fa      	ldrb	r2, [r7, #7]
 80126ba:	775a      	strb	r2, [r3, #29]
}
 80126bc:	3710      	adds	r7, #16
 80126be:	46bd      	mov	sp, r7
 80126c0:	bd80      	pop	{r7, pc}
 80126c2:	bf00      	nop
 80126c4:	0801d16c 	.word	0x0801d16c
 80126c8:	0801d780 	.word	0x0801d780
 80126cc:	0801d1b0 	.word	0x0801d1b0
 80126d0:	0801d798 	.word	0x0801d798

080126d4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b082      	sub	sp, #8
 80126d8:	af00      	add	r7, sp, #0
 80126da:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d107      	bne.n	80126f2 <tcp_pcb_purge+0x1e>
 80126e2:	4b21      	ldr	r3, [pc, #132]	; (8012768 <tcp_pcb_purge+0x94>)
 80126e4:	f640 0251 	movw	r2, #2129	; 0x851
 80126e8:	4920      	ldr	r1, [pc, #128]	; (801276c <tcp_pcb_purge+0x98>)
 80126ea:	4821      	ldr	r0, [pc, #132]	; (8012770 <tcp_pcb_purge+0x9c>)
 80126ec:	f008 f922 	bl	801a934 <iprintf>
 80126f0:	e037      	b.n	8012762 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	7d1b      	ldrb	r3, [r3, #20]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d033      	beq.n	8012762 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80126fe:	2b0a      	cmp	r3, #10
 8012700:	d02f      	beq.n	8012762 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012706:	2b01      	cmp	r3, #1
 8012708:	d02b      	beq.n	8012762 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801270e:	2b00      	cmp	r3, #0
 8012710:	d007      	beq.n	8012722 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012716:	4618      	mov	r0, r3
 8012718:	f7fe f958 	bl	80109cc <pbuf_free>
      pcb->refused_data = NULL;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	2200      	movs	r2, #0
 8012720:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012726:	2b00      	cmp	r3, #0
 8012728:	d002      	beq.n	8012730 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801272a:	6878      	ldr	r0, [r7, #4]
 801272c:	f000 f986 	bl	8012a3c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012736:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801273c:	4618      	mov	r0, r3
 801273e:	f7ff fcf9 	bl	8012134 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012746:	4618      	mov	r0, r3
 8012748:	f7ff fcf4 	bl	8012134 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	2200      	movs	r2, #0
 8012750:	66da      	str	r2, [r3, #108]	; 0x6c
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	2200      	movs	r2, #0
 801275e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8012762:	3708      	adds	r7, #8
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}
 8012768:	0801d16c 	.word	0x0801d16c
 801276c:	0801d7b8 	.word	0x0801d7b8
 8012770:	0801d1b0 	.word	0x0801d1b0

08012774 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b084      	sub	sp, #16
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d106      	bne.n	8012792 <tcp_pcb_remove+0x1e>
 8012784:	4b3e      	ldr	r3, [pc, #248]	; (8012880 <tcp_pcb_remove+0x10c>)
 8012786:	f640 0283 	movw	r2, #2179	; 0x883
 801278a:	493e      	ldr	r1, [pc, #248]	; (8012884 <tcp_pcb_remove+0x110>)
 801278c:	483e      	ldr	r0, [pc, #248]	; (8012888 <tcp_pcb_remove+0x114>)
 801278e:	f008 f8d1 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d106      	bne.n	80127a6 <tcp_pcb_remove+0x32>
 8012798:	4b39      	ldr	r3, [pc, #228]	; (8012880 <tcp_pcb_remove+0x10c>)
 801279a:	f640 0284 	movw	r2, #2180	; 0x884
 801279e:	493b      	ldr	r1, [pc, #236]	; (801288c <tcp_pcb_remove+0x118>)
 80127a0:	4839      	ldr	r0, [pc, #228]	; (8012888 <tcp_pcb_remove+0x114>)
 80127a2:	f008 f8c7 	bl	801a934 <iprintf>

  TCP_RMV(pcblist, pcb);
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	683a      	ldr	r2, [r7, #0]
 80127ac:	429a      	cmp	r2, r3
 80127ae:	d105      	bne.n	80127bc <tcp_pcb_remove+0x48>
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	68da      	ldr	r2, [r3, #12]
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	601a      	str	r2, [r3, #0]
 80127ba:	e013      	b.n	80127e4 <tcp_pcb_remove+0x70>
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	60fb      	str	r3, [r7, #12]
 80127c2:	e00c      	b.n	80127de <tcp_pcb_remove+0x6a>
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	68db      	ldr	r3, [r3, #12]
 80127c8:	683a      	ldr	r2, [r7, #0]
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d104      	bne.n	80127d8 <tcp_pcb_remove+0x64>
 80127ce:	683b      	ldr	r3, [r7, #0]
 80127d0:	68da      	ldr	r2, [r3, #12]
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	60da      	str	r2, [r3, #12]
 80127d6:	e005      	b.n	80127e4 <tcp_pcb_remove+0x70>
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	68db      	ldr	r3, [r3, #12]
 80127dc:	60fb      	str	r3, [r7, #12]
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d1ef      	bne.n	80127c4 <tcp_pcb_remove+0x50>
 80127e4:	683b      	ldr	r3, [r7, #0]
 80127e6:	2200      	movs	r2, #0
 80127e8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80127ea:	6838      	ldr	r0, [r7, #0]
 80127ec:	f7ff ff72 	bl	80126d4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80127f0:	683b      	ldr	r3, [r7, #0]
 80127f2:	7d1b      	ldrb	r3, [r3, #20]
 80127f4:	2b0a      	cmp	r3, #10
 80127f6:	d013      	beq.n	8012820 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80127fc:	2b01      	cmp	r3, #1
 80127fe:	d00f      	beq.n	8012820 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012800:	683b      	ldr	r3, [r7, #0]
 8012802:	8b5b      	ldrh	r3, [r3, #26]
 8012804:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012808:	2b00      	cmp	r3, #0
 801280a:	d009      	beq.n	8012820 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	8b5b      	ldrh	r3, [r3, #26]
 8012810:	f043 0302 	orr.w	r3, r3, #2
 8012814:	b29a      	uxth	r2, r3
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801281a:	6838      	ldr	r0, [r7, #0]
 801281c:	f003 fbc6 	bl	8015fac <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	7d1b      	ldrb	r3, [r3, #20]
 8012824:	2b01      	cmp	r3, #1
 8012826:	d020      	beq.n	801286a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801282c:	2b00      	cmp	r3, #0
 801282e:	d006      	beq.n	801283e <tcp_pcb_remove+0xca>
 8012830:	4b13      	ldr	r3, [pc, #76]	; (8012880 <tcp_pcb_remove+0x10c>)
 8012832:	f640 0293 	movw	r2, #2195	; 0x893
 8012836:	4916      	ldr	r1, [pc, #88]	; (8012890 <tcp_pcb_remove+0x11c>)
 8012838:	4813      	ldr	r0, [pc, #76]	; (8012888 <tcp_pcb_remove+0x114>)
 801283a:	f008 f87b 	bl	801a934 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801283e:	683b      	ldr	r3, [r7, #0]
 8012840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012842:	2b00      	cmp	r3, #0
 8012844:	d006      	beq.n	8012854 <tcp_pcb_remove+0xe0>
 8012846:	4b0e      	ldr	r3, [pc, #56]	; (8012880 <tcp_pcb_remove+0x10c>)
 8012848:	f640 0294 	movw	r2, #2196	; 0x894
 801284c:	4911      	ldr	r1, [pc, #68]	; (8012894 <tcp_pcb_remove+0x120>)
 801284e:	480e      	ldr	r0, [pc, #56]	; (8012888 <tcp_pcb_remove+0x114>)
 8012850:	f008 f870 	bl	801a934 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012854:	683b      	ldr	r3, [r7, #0]
 8012856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012858:	2b00      	cmp	r3, #0
 801285a:	d006      	beq.n	801286a <tcp_pcb_remove+0xf6>
 801285c:	4b08      	ldr	r3, [pc, #32]	; (8012880 <tcp_pcb_remove+0x10c>)
 801285e:	f640 0296 	movw	r2, #2198	; 0x896
 8012862:	490d      	ldr	r1, [pc, #52]	; (8012898 <tcp_pcb_remove+0x124>)
 8012864:	4808      	ldr	r0, [pc, #32]	; (8012888 <tcp_pcb_remove+0x114>)
 8012866:	f008 f865 	bl	801a934 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801286a:	683b      	ldr	r3, [r7, #0]
 801286c:	2200      	movs	r2, #0
 801286e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012870:	683b      	ldr	r3, [r7, #0]
 8012872:	2200      	movs	r2, #0
 8012874:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012876:	bf00      	nop
 8012878:	3710      	adds	r7, #16
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}
 801287e:	bf00      	nop
 8012880:	0801d16c 	.word	0x0801d16c
 8012884:	0801d7d4 	.word	0x0801d7d4
 8012888:	0801d1b0 	.word	0x0801d1b0
 801288c:	0801d7f0 	.word	0x0801d7f0
 8012890:	0801d810 	.word	0x0801d810
 8012894:	0801d828 	.word	0x0801d828
 8012898:	0801d844 	.word	0x0801d844

0801289c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b082      	sub	sp, #8
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d106      	bne.n	80128b8 <tcp_next_iss+0x1c>
 80128aa:	4b0a      	ldr	r3, [pc, #40]	; (80128d4 <tcp_next_iss+0x38>)
 80128ac:	f640 02af 	movw	r2, #2223	; 0x8af
 80128b0:	4909      	ldr	r1, [pc, #36]	; (80128d8 <tcp_next_iss+0x3c>)
 80128b2:	480a      	ldr	r0, [pc, #40]	; (80128dc <tcp_next_iss+0x40>)
 80128b4:	f008 f83e 	bl	801a934 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80128b8:	4b09      	ldr	r3, [pc, #36]	; (80128e0 <tcp_next_iss+0x44>)
 80128ba:	681a      	ldr	r2, [r3, #0]
 80128bc:	4b09      	ldr	r3, [pc, #36]	; (80128e4 <tcp_next_iss+0x48>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	4413      	add	r3, r2
 80128c2:	4a07      	ldr	r2, [pc, #28]	; (80128e0 <tcp_next_iss+0x44>)
 80128c4:	6013      	str	r3, [r2, #0]
  return iss;
 80128c6:	4b06      	ldr	r3, [pc, #24]	; (80128e0 <tcp_next_iss+0x44>)
 80128c8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3708      	adds	r7, #8
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}
 80128d2:	bf00      	nop
 80128d4:	0801d16c 	.word	0x0801d16c
 80128d8:	0801d85c 	.word	0x0801d85c
 80128dc:	0801d1b0 	.word	0x0801d1b0
 80128e0:	200000a8 	.word	0x200000a8
 80128e4:	2000dac8 	.word	0x2000dac8

080128e8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b086      	sub	sp, #24
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	4603      	mov	r3, r0
 80128f0:	60b9      	str	r1, [r7, #8]
 80128f2:	607a      	str	r2, [r7, #4]
 80128f4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d106      	bne.n	801290a <tcp_eff_send_mss_netif+0x22>
 80128fc:	4b14      	ldr	r3, [pc, #80]	; (8012950 <tcp_eff_send_mss_netif+0x68>)
 80128fe:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012902:	4914      	ldr	r1, [pc, #80]	; (8012954 <tcp_eff_send_mss_netif+0x6c>)
 8012904:	4814      	ldr	r0, [pc, #80]	; (8012958 <tcp_eff_send_mss_netif+0x70>)
 8012906:	f008 f815 	bl	801a934 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801290a:	68bb      	ldr	r3, [r7, #8]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d101      	bne.n	8012914 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012910:	89fb      	ldrh	r3, [r7, #14]
 8012912:	e019      	b.n	8012948 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012914:	68bb      	ldr	r3, [r7, #8]
 8012916:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012918:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801291a:	8afb      	ldrh	r3, [r7, #22]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d012      	beq.n	8012946 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012920:	2328      	movs	r3, #40	; 0x28
 8012922:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012924:	8afa      	ldrh	r2, [r7, #22]
 8012926:	8abb      	ldrh	r3, [r7, #20]
 8012928:	429a      	cmp	r2, r3
 801292a:	d904      	bls.n	8012936 <tcp_eff_send_mss_netif+0x4e>
 801292c:	8afa      	ldrh	r2, [r7, #22]
 801292e:	8abb      	ldrh	r3, [r7, #20]
 8012930:	1ad3      	subs	r3, r2, r3
 8012932:	b29b      	uxth	r3, r3
 8012934:	e000      	b.n	8012938 <tcp_eff_send_mss_netif+0x50>
 8012936:	2300      	movs	r3, #0
 8012938:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801293a:	8a7a      	ldrh	r2, [r7, #18]
 801293c:	89fb      	ldrh	r3, [r7, #14]
 801293e:	4293      	cmp	r3, r2
 8012940:	bf28      	it	cs
 8012942:	4613      	movcs	r3, r2
 8012944:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8012946:	89fb      	ldrh	r3, [r7, #14]
}
 8012948:	4618      	mov	r0, r3
 801294a:	3718      	adds	r7, #24
 801294c:	46bd      	mov	sp, r7
 801294e:	bd80      	pop	{r7, pc}
 8012950:	0801d16c 	.word	0x0801d16c
 8012954:	0801d878 	.word	0x0801d878
 8012958:	0801d1b0 	.word	0x0801d1b0

0801295c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 801295c:	b580      	push	{r7, lr}
 801295e:	b084      	sub	sp, #16
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
 8012964:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d119      	bne.n	80129a4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012970:	4b10      	ldr	r3, [pc, #64]	; (80129b4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8012972:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8012976:	4910      	ldr	r1, [pc, #64]	; (80129b8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8012978:	4810      	ldr	r0, [pc, #64]	; (80129bc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801297a:	f007 ffdb 	bl	801a934 <iprintf>

  while (pcb != NULL) {
 801297e:	e011      	b.n	80129a4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	681a      	ldr	r2, [r3, #0]
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	681b      	ldr	r3, [r3, #0]
 8012988:	429a      	cmp	r2, r3
 801298a:	d108      	bne.n	801299e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	68db      	ldr	r3, [r3, #12]
 8012990:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8012992:	68f8      	ldr	r0, [r7, #12]
 8012994:	f7fe fe1a 	bl	80115cc <tcp_abort>
      pcb = next;
 8012998:	68bb      	ldr	r3, [r7, #8]
 801299a:	60fb      	str	r3, [r7, #12]
 801299c:	e002      	b.n	80129a4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	68db      	ldr	r3, [r3, #12]
 80129a2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d1ea      	bne.n	8012980 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80129aa:	bf00      	nop
 80129ac:	bf00      	nop
 80129ae:	3710      	adds	r7, #16
 80129b0:	46bd      	mov	sp, r7
 80129b2:	bd80      	pop	{r7, pc}
 80129b4:	0801d16c 	.word	0x0801d16c
 80129b8:	0801d8a0 	.word	0x0801d8a0
 80129bc:	0801d1b0 	.word	0x0801d1b0

080129c0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80129c0:	b580      	push	{r7, lr}
 80129c2:	b084      	sub	sp, #16
 80129c4:	af00      	add	r7, sp, #0
 80129c6:	6078      	str	r0, [r7, #4]
 80129c8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d02a      	beq.n	8012a26 <tcp_netif_ip_addr_changed+0x66>
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d026      	beq.n	8012a26 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80129d8:	4b15      	ldr	r3, [pc, #84]	; (8012a30 <tcp_netif_ip_addr_changed+0x70>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	4619      	mov	r1, r3
 80129de:	6878      	ldr	r0, [r7, #4]
 80129e0:	f7ff ffbc 	bl	801295c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80129e4:	4b13      	ldr	r3, [pc, #76]	; (8012a34 <tcp_netif_ip_addr_changed+0x74>)
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	4619      	mov	r1, r3
 80129ea:	6878      	ldr	r0, [r7, #4]
 80129ec:	f7ff ffb6 	bl	801295c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d017      	beq.n	8012a26 <tcp_netif_ip_addr_changed+0x66>
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d013      	beq.n	8012a26 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80129fe:	4b0e      	ldr	r3, [pc, #56]	; (8012a38 <tcp_netif_ip_addr_changed+0x78>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	60fb      	str	r3, [r7, #12]
 8012a04:	e00c      	b.n	8012a20 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	681a      	ldr	r2, [r3, #0]
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	429a      	cmp	r2, r3
 8012a10:	d103      	bne.n	8012a1a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012a12:	683b      	ldr	r3, [r7, #0]
 8012a14:	681a      	ldr	r2, [r3, #0]
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	68db      	ldr	r3, [r3, #12]
 8012a1e:	60fb      	str	r3, [r7, #12]
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d1ef      	bne.n	8012a06 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8012a26:	bf00      	nop
 8012a28:	3710      	adds	r7, #16
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}
 8012a2e:	bf00      	nop
 8012a30:	2000dad4 	.word	0x2000dad4
 8012a34:	2000dacc 	.word	0x2000dacc
 8012a38:	2000dad0 	.word	0x2000dad0

08012a3c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	b082      	sub	sp, #8
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d007      	beq.n	8012a5c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012a50:	4618      	mov	r0, r3
 8012a52:	f7ff fb6f 	bl	8012134 <tcp_segs_free>
    pcb->ooseq = NULL;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	2200      	movs	r2, #0
 8012a5a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012a5c:	bf00      	nop
 8012a5e:	3708      	adds	r7, #8
 8012a60:	46bd      	mov	sp, r7
 8012a62:	bd80      	pop	{r7, pc}

08012a64 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8012a64:	b590      	push	{r4, r7, lr}
 8012a66:	b08d      	sub	sp, #52	; 0x34
 8012a68:	af04      	add	r7, sp, #16
 8012a6a:	6078      	str	r0, [r7, #4]
 8012a6c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d105      	bne.n	8012a80 <tcp_input+0x1c>
 8012a74:	4b9b      	ldr	r3, [pc, #620]	; (8012ce4 <tcp_input+0x280>)
 8012a76:	2283      	movs	r2, #131	; 0x83
 8012a78:	499b      	ldr	r1, [pc, #620]	; (8012ce8 <tcp_input+0x284>)
 8012a7a:	489c      	ldr	r0, [pc, #624]	; (8012cec <tcp_input+0x288>)
 8012a7c:	f007 ff5a 	bl	801a934 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	685b      	ldr	r3, [r3, #4]
 8012a84:	4a9a      	ldr	r2, [pc, #616]	; (8012cf0 <tcp_input+0x28c>)
 8012a86:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	895b      	ldrh	r3, [r3, #10]
 8012a8c:	2b13      	cmp	r3, #19
 8012a8e:	f240 83d1 	bls.w	8013234 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012a92:	4b98      	ldr	r3, [pc, #608]	; (8012cf4 <tcp_input+0x290>)
 8012a94:	695b      	ldr	r3, [r3, #20]
 8012a96:	4a97      	ldr	r2, [pc, #604]	; (8012cf4 <tcp_input+0x290>)
 8012a98:	6812      	ldr	r2, [r2, #0]
 8012a9a:	4611      	mov	r1, r2
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	f006 fbcf 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	f040 83c7 	bne.w	8013238 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8012aaa:	4b92      	ldr	r3, [pc, #584]	; (8012cf4 <tcp_input+0x290>)
 8012aac:	695b      	ldr	r3, [r3, #20]
 8012aae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8012ab2:	2be0      	cmp	r3, #224	; 0xe0
 8012ab4:	f000 83c0 	beq.w	8013238 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8012ab8:	4b8d      	ldr	r3, [pc, #564]	; (8012cf0 <tcp_input+0x28c>)
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	899b      	ldrh	r3, [r3, #12]
 8012abe:	b29b      	uxth	r3, r3
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f7fc fc3b 	bl	800f33c <lwip_htons>
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	0b1b      	lsrs	r3, r3, #12
 8012aca:	b29b      	uxth	r3, r3
 8012acc:	b2db      	uxtb	r3, r3
 8012ace:	009b      	lsls	r3, r3, #2
 8012ad0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012ad2:	7cbb      	ldrb	r3, [r7, #18]
 8012ad4:	2b13      	cmp	r3, #19
 8012ad6:	f240 83b1 	bls.w	801323c <tcp_input+0x7d8>
 8012ada:	7cbb      	ldrb	r3, [r7, #18]
 8012adc:	b29a      	uxth	r2, r3
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	891b      	ldrh	r3, [r3, #8]
 8012ae2:	429a      	cmp	r2, r3
 8012ae4:	f200 83aa 	bhi.w	801323c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012ae8:	7cbb      	ldrb	r3, [r7, #18]
 8012aea:	b29b      	uxth	r3, r3
 8012aec:	3b14      	subs	r3, #20
 8012aee:	b29a      	uxth	r2, r3
 8012af0:	4b81      	ldr	r3, [pc, #516]	; (8012cf8 <tcp_input+0x294>)
 8012af2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012af4:	4b81      	ldr	r3, [pc, #516]	; (8012cfc <tcp_input+0x298>)
 8012af6:	2200      	movs	r2, #0
 8012af8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	895a      	ldrh	r2, [r3, #10]
 8012afe:	7cbb      	ldrb	r3, [r7, #18]
 8012b00:	b29b      	uxth	r3, r3
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d309      	bcc.n	8012b1a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8012b06:	4b7c      	ldr	r3, [pc, #496]	; (8012cf8 <tcp_input+0x294>)
 8012b08:	881a      	ldrh	r2, [r3, #0]
 8012b0a:	4b7d      	ldr	r3, [pc, #500]	; (8012d00 <tcp_input+0x29c>)
 8012b0c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012b0e:	7cbb      	ldrb	r3, [r7, #18]
 8012b10:	4619      	mov	r1, r3
 8012b12:	6878      	ldr	r0, [r7, #4]
 8012b14:	f7fd fed4 	bl	80108c0 <pbuf_remove_header>
 8012b18:	e04e      	b.n	8012bb8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d105      	bne.n	8012b2e <tcp_input+0xca>
 8012b22:	4b70      	ldr	r3, [pc, #448]	; (8012ce4 <tcp_input+0x280>)
 8012b24:	22c2      	movs	r2, #194	; 0xc2
 8012b26:	4977      	ldr	r1, [pc, #476]	; (8012d04 <tcp_input+0x2a0>)
 8012b28:	4870      	ldr	r0, [pc, #448]	; (8012cec <tcp_input+0x288>)
 8012b2a:	f007 ff03 	bl	801a934 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012b2e:	2114      	movs	r1, #20
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f7fd fec5 	bl	80108c0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	895a      	ldrh	r2, [r3, #10]
 8012b3a:	4b71      	ldr	r3, [pc, #452]	; (8012d00 <tcp_input+0x29c>)
 8012b3c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012b3e:	4b6e      	ldr	r3, [pc, #440]	; (8012cf8 <tcp_input+0x294>)
 8012b40:	881a      	ldrh	r2, [r3, #0]
 8012b42:	4b6f      	ldr	r3, [pc, #444]	; (8012d00 <tcp_input+0x29c>)
 8012b44:	881b      	ldrh	r3, [r3, #0]
 8012b46:	1ad3      	subs	r3, r2, r3
 8012b48:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012b4a:	4b6d      	ldr	r3, [pc, #436]	; (8012d00 <tcp_input+0x29c>)
 8012b4c:	881b      	ldrh	r3, [r3, #0]
 8012b4e:	4619      	mov	r1, r3
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f7fd feb5 	bl	80108c0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	895b      	ldrh	r3, [r3, #10]
 8012b5c:	8a3a      	ldrh	r2, [r7, #16]
 8012b5e:	429a      	cmp	r2, r3
 8012b60:	f200 836e 	bhi.w	8013240 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	685b      	ldr	r3, [r3, #4]
 8012b6a:	4a64      	ldr	r2, [pc, #400]	; (8012cfc <tcp_input+0x298>)
 8012b6c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	8a3a      	ldrh	r2, [r7, #16]
 8012b74:	4611      	mov	r1, r2
 8012b76:	4618      	mov	r0, r3
 8012b78:	f7fd fea2 	bl	80108c0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	891a      	ldrh	r2, [r3, #8]
 8012b80:	8a3b      	ldrh	r3, [r7, #16]
 8012b82:	1ad3      	subs	r3, r2, r3
 8012b84:	b29a      	uxth	r2, r3
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	895b      	ldrh	r3, [r3, #10]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d005      	beq.n	8012b9e <tcp_input+0x13a>
 8012b92:	4b54      	ldr	r3, [pc, #336]	; (8012ce4 <tcp_input+0x280>)
 8012b94:	22df      	movs	r2, #223	; 0xdf
 8012b96:	495c      	ldr	r1, [pc, #368]	; (8012d08 <tcp_input+0x2a4>)
 8012b98:	4854      	ldr	r0, [pc, #336]	; (8012cec <tcp_input+0x288>)
 8012b9a:	f007 fecb 	bl	801a934 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	891a      	ldrh	r2, [r3, #8]
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	891b      	ldrh	r3, [r3, #8]
 8012ba8:	429a      	cmp	r2, r3
 8012baa:	d005      	beq.n	8012bb8 <tcp_input+0x154>
 8012bac:	4b4d      	ldr	r3, [pc, #308]	; (8012ce4 <tcp_input+0x280>)
 8012bae:	22e0      	movs	r2, #224	; 0xe0
 8012bb0:	4956      	ldr	r1, [pc, #344]	; (8012d0c <tcp_input+0x2a8>)
 8012bb2:	484e      	ldr	r0, [pc, #312]	; (8012cec <tcp_input+0x288>)
 8012bb4:	f007 febe 	bl	801a934 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8012bb8:	4b4d      	ldr	r3, [pc, #308]	; (8012cf0 <tcp_input+0x28c>)
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	881b      	ldrh	r3, [r3, #0]
 8012bbe:	b29b      	uxth	r3, r3
 8012bc0:	4a4b      	ldr	r2, [pc, #300]	; (8012cf0 <tcp_input+0x28c>)
 8012bc2:	6814      	ldr	r4, [r2, #0]
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	f7fc fbb9 	bl	800f33c <lwip_htons>
 8012bca:	4603      	mov	r3, r0
 8012bcc:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012bce:	4b48      	ldr	r3, [pc, #288]	; (8012cf0 <tcp_input+0x28c>)
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	885b      	ldrh	r3, [r3, #2]
 8012bd4:	b29b      	uxth	r3, r3
 8012bd6:	4a46      	ldr	r2, [pc, #280]	; (8012cf0 <tcp_input+0x28c>)
 8012bd8:	6814      	ldr	r4, [r2, #0]
 8012bda:	4618      	mov	r0, r3
 8012bdc:	f7fc fbae 	bl	800f33c <lwip_htons>
 8012be0:	4603      	mov	r3, r0
 8012be2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012be4:	4b42      	ldr	r3, [pc, #264]	; (8012cf0 <tcp_input+0x28c>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	685b      	ldr	r3, [r3, #4]
 8012bea:	4a41      	ldr	r2, [pc, #260]	; (8012cf0 <tcp_input+0x28c>)
 8012bec:	6814      	ldr	r4, [r2, #0]
 8012bee:	4618      	mov	r0, r3
 8012bf0:	f7fc fbb9 	bl	800f366 <lwip_htonl>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	6063      	str	r3, [r4, #4]
 8012bf8:	6863      	ldr	r3, [r4, #4]
 8012bfa:	4a45      	ldr	r2, [pc, #276]	; (8012d10 <tcp_input+0x2ac>)
 8012bfc:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012bfe:	4b3c      	ldr	r3, [pc, #240]	; (8012cf0 <tcp_input+0x28c>)
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	689b      	ldr	r3, [r3, #8]
 8012c04:	4a3a      	ldr	r2, [pc, #232]	; (8012cf0 <tcp_input+0x28c>)
 8012c06:	6814      	ldr	r4, [r2, #0]
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f7fc fbac 	bl	800f366 <lwip_htonl>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	60a3      	str	r3, [r4, #8]
 8012c12:	68a3      	ldr	r3, [r4, #8]
 8012c14:	4a3f      	ldr	r2, [pc, #252]	; (8012d14 <tcp_input+0x2b0>)
 8012c16:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012c18:	4b35      	ldr	r3, [pc, #212]	; (8012cf0 <tcp_input+0x28c>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	89db      	ldrh	r3, [r3, #14]
 8012c1e:	b29b      	uxth	r3, r3
 8012c20:	4a33      	ldr	r2, [pc, #204]	; (8012cf0 <tcp_input+0x28c>)
 8012c22:	6814      	ldr	r4, [r2, #0]
 8012c24:	4618      	mov	r0, r3
 8012c26:	f7fc fb89 	bl	800f33c <lwip_htons>
 8012c2a:	4603      	mov	r3, r0
 8012c2c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012c2e:	4b30      	ldr	r3, [pc, #192]	; (8012cf0 <tcp_input+0x28c>)
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	899b      	ldrh	r3, [r3, #12]
 8012c34:	b29b      	uxth	r3, r3
 8012c36:	4618      	mov	r0, r3
 8012c38:	f7fc fb80 	bl	800f33c <lwip_htons>
 8012c3c:	4603      	mov	r3, r0
 8012c3e:	b2db      	uxtb	r3, r3
 8012c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012c44:	b2da      	uxtb	r2, r3
 8012c46:	4b34      	ldr	r3, [pc, #208]	; (8012d18 <tcp_input+0x2b4>)
 8012c48:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	891a      	ldrh	r2, [r3, #8]
 8012c4e:	4b33      	ldr	r3, [pc, #204]	; (8012d1c <tcp_input+0x2b8>)
 8012c50:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012c52:	4b31      	ldr	r3, [pc, #196]	; (8012d18 <tcp_input+0x2b4>)
 8012c54:	781b      	ldrb	r3, [r3, #0]
 8012c56:	f003 0303 	and.w	r3, r3, #3
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d00c      	beq.n	8012c78 <tcp_input+0x214>
    tcplen++;
 8012c5e:	4b2f      	ldr	r3, [pc, #188]	; (8012d1c <tcp_input+0x2b8>)
 8012c60:	881b      	ldrh	r3, [r3, #0]
 8012c62:	3301      	adds	r3, #1
 8012c64:	b29a      	uxth	r2, r3
 8012c66:	4b2d      	ldr	r3, [pc, #180]	; (8012d1c <tcp_input+0x2b8>)
 8012c68:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	891a      	ldrh	r2, [r3, #8]
 8012c6e:	4b2b      	ldr	r3, [pc, #172]	; (8012d1c <tcp_input+0x2b8>)
 8012c70:	881b      	ldrh	r3, [r3, #0]
 8012c72:	429a      	cmp	r2, r3
 8012c74:	f200 82e6 	bhi.w	8013244 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012c78:	2300      	movs	r3, #0
 8012c7a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c7c:	4b28      	ldr	r3, [pc, #160]	; (8012d20 <tcp_input+0x2bc>)
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	61fb      	str	r3, [r7, #28]
 8012c82:	e09d      	b.n	8012dc0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012c84:	69fb      	ldr	r3, [r7, #28]
 8012c86:	7d1b      	ldrb	r3, [r3, #20]
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d105      	bne.n	8012c98 <tcp_input+0x234>
 8012c8c:	4b15      	ldr	r3, [pc, #84]	; (8012ce4 <tcp_input+0x280>)
 8012c8e:	22fb      	movs	r2, #251	; 0xfb
 8012c90:	4924      	ldr	r1, [pc, #144]	; (8012d24 <tcp_input+0x2c0>)
 8012c92:	4816      	ldr	r0, [pc, #88]	; (8012cec <tcp_input+0x288>)
 8012c94:	f007 fe4e 	bl	801a934 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	7d1b      	ldrb	r3, [r3, #20]
 8012c9c:	2b0a      	cmp	r3, #10
 8012c9e:	d105      	bne.n	8012cac <tcp_input+0x248>
 8012ca0:	4b10      	ldr	r3, [pc, #64]	; (8012ce4 <tcp_input+0x280>)
 8012ca2:	22fc      	movs	r2, #252	; 0xfc
 8012ca4:	4920      	ldr	r1, [pc, #128]	; (8012d28 <tcp_input+0x2c4>)
 8012ca6:	4811      	ldr	r0, [pc, #68]	; (8012cec <tcp_input+0x288>)
 8012ca8:	f007 fe44 	bl	801a934 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012cac:	69fb      	ldr	r3, [r7, #28]
 8012cae:	7d1b      	ldrb	r3, [r3, #20]
 8012cb0:	2b01      	cmp	r3, #1
 8012cb2:	d105      	bne.n	8012cc0 <tcp_input+0x25c>
 8012cb4:	4b0b      	ldr	r3, [pc, #44]	; (8012ce4 <tcp_input+0x280>)
 8012cb6:	22fd      	movs	r2, #253	; 0xfd
 8012cb8:	491c      	ldr	r1, [pc, #112]	; (8012d2c <tcp_input+0x2c8>)
 8012cba:	480c      	ldr	r0, [pc, #48]	; (8012cec <tcp_input+0x288>)
 8012cbc:	f007 fe3a 	bl	801a934 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012cc0:	69fb      	ldr	r3, [r7, #28]
 8012cc2:	7a1b      	ldrb	r3, [r3, #8]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d033      	beq.n	8012d30 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012cc8:	69fb      	ldr	r3, [r7, #28]
 8012cca:	7a1a      	ldrb	r2, [r3, #8]
 8012ccc:	4b09      	ldr	r3, [pc, #36]	; (8012cf4 <tcp_input+0x290>)
 8012cce:	685b      	ldr	r3, [r3, #4]
 8012cd0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012cd4:	3301      	adds	r3, #1
 8012cd6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012cd8:	429a      	cmp	r2, r3
 8012cda:	d029      	beq.n	8012d30 <tcp_input+0x2cc>
      prev = pcb;
 8012cdc:	69fb      	ldr	r3, [r7, #28]
 8012cde:	61bb      	str	r3, [r7, #24]
      continue;
 8012ce0:	e06b      	b.n	8012dba <tcp_input+0x356>
 8012ce2:	bf00      	nop
 8012ce4:	0801d8d4 	.word	0x0801d8d4
 8012ce8:	0801d908 	.word	0x0801d908
 8012cec:	0801d920 	.word	0x0801d920
 8012cf0:	2000daf0 	.word	0x2000daf0
 8012cf4:	2000a374 	.word	0x2000a374
 8012cf8:	2000daf4 	.word	0x2000daf4
 8012cfc:	2000daf8 	.word	0x2000daf8
 8012d00:	2000daf6 	.word	0x2000daf6
 8012d04:	0801d948 	.word	0x0801d948
 8012d08:	0801d958 	.word	0x0801d958
 8012d0c:	0801d964 	.word	0x0801d964
 8012d10:	2000db00 	.word	0x2000db00
 8012d14:	2000db04 	.word	0x2000db04
 8012d18:	2000db0c 	.word	0x2000db0c
 8012d1c:	2000db0a 	.word	0x2000db0a
 8012d20:	2000dad4 	.word	0x2000dad4
 8012d24:	0801d984 	.word	0x0801d984
 8012d28:	0801d9ac 	.word	0x0801d9ac
 8012d2c:	0801d9d8 	.word	0x0801d9d8
    }

    if (pcb->remote_port == tcphdr->src &&
 8012d30:	69fb      	ldr	r3, [r7, #28]
 8012d32:	8b1a      	ldrh	r2, [r3, #24]
 8012d34:	4b72      	ldr	r3, [pc, #456]	; (8012f00 <tcp_input+0x49c>)
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	881b      	ldrh	r3, [r3, #0]
 8012d3a:	b29b      	uxth	r3, r3
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	d13a      	bne.n	8012db6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012d40:	69fb      	ldr	r3, [r7, #28]
 8012d42:	8ada      	ldrh	r2, [r3, #22]
 8012d44:	4b6e      	ldr	r3, [pc, #440]	; (8012f00 <tcp_input+0x49c>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	885b      	ldrh	r3, [r3, #2]
 8012d4a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012d4c:	429a      	cmp	r2, r3
 8012d4e:	d132      	bne.n	8012db6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012d50:	69fb      	ldr	r3, [r7, #28]
 8012d52:	685a      	ldr	r2, [r3, #4]
 8012d54:	4b6b      	ldr	r3, [pc, #428]	; (8012f04 <tcp_input+0x4a0>)
 8012d56:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012d58:	429a      	cmp	r2, r3
 8012d5a:	d12c      	bne.n	8012db6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012d5c:	69fb      	ldr	r3, [r7, #28]
 8012d5e:	681a      	ldr	r2, [r3, #0]
 8012d60:	4b68      	ldr	r3, [pc, #416]	; (8012f04 <tcp_input+0x4a0>)
 8012d62:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d126      	bne.n	8012db6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012d68:	69fb      	ldr	r3, [r7, #28]
 8012d6a:	68db      	ldr	r3, [r3, #12]
 8012d6c:	69fa      	ldr	r2, [r7, #28]
 8012d6e:	429a      	cmp	r2, r3
 8012d70:	d106      	bne.n	8012d80 <tcp_input+0x31c>
 8012d72:	4b65      	ldr	r3, [pc, #404]	; (8012f08 <tcp_input+0x4a4>)
 8012d74:	f240 120d 	movw	r2, #269	; 0x10d
 8012d78:	4964      	ldr	r1, [pc, #400]	; (8012f0c <tcp_input+0x4a8>)
 8012d7a:	4865      	ldr	r0, [pc, #404]	; (8012f10 <tcp_input+0x4ac>)
 8012d7c:	f007 fdda 	bl	801a934 <iprintf>
      if (prev != NULL) {
 8012d80:	69bb      	ldr	r3, [r7, #24]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d00a      	beq.n	8012d9c <tcp_input+0x338>
        prev->next = pcb->next;
 8012d86:	69fb      	ldr	r3, [r7, #28]
 8012d88:	68da      	ldr	r2, [r3, #12]
 8012d8a:	69bb      	ldr	r3, [r7, #24]
 8012d8c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012d8e:	4b61      	ldr	r3, [pc, #388]	; (8012f14 <tcp_input+0x4b0>)
 8012d90:	681a      	ldr	r2, [r3, #0]
 8012d92:	69fb      	ldr	r3, [r7, #28]
 8012d94:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012d96:	4a5f      	ldr	r2, [pc, #380]	; (8012f14 <tcp_input+0x4b0>)
 8012d98:	69fb      	ldr	r3, [r7, #28]
 8012d9a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012d9c:	69fb      	ldr	r3, [r7, #28]
 8012d9e:	68db      	ldr	r3, [r3, #12]
 8012da0:	69fa      	ldr	r2, [r7, #28]
 8012da2:	429a      	cmp	r2, r3
 8012da4:	d111      	bne.n	8012dca <tcp_input+0x366>
 8012da6:	4b58      	ldr	r3, [pc, #352]	; (8012f08 <tcp_input+0x4a4>)
 8012da8:	f240 1215 	movw	r2, #277	; 0x115
 8012dac:	495a      	ldr	r1, [pc, #360]	; (8012f18 <tcp_input+0x4b4>)
 8012dae:	4858      	ldr	r0, [pc, #352]	; (8012f10 <tcp_input+0x4ac>)
 8012db0:	f007 fdc0 	bl	801a934 <iprintf>
      break;
 8012db4:	e009      	b.n	8012dca <tcp_input+0x366>
    }
    prev = pcb;
 8012db6:	69fb      	ldr	r3, [r7, #28]
 8012db8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012dba:	69fb      	ldr	r3, [r7, #28]
 8012dbc:	68db      	ldr	r3, [r3, #12]
 8012dbe:	61fb      	str	r3, [r7, #28]
 8012dc0:	69fb      	ldr	r3, [r7, #28]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	f47f af5e 	bne.w	8012c84 <tcp_input+0x220>
 8012dc8:	e000      	b.n	8012dcc <tcp_input+0x368>
      break;
 8012dca:	bf00      	nop
  }

  if (pcb == NULL) {
 8012dcc:	69fb      	ldr	r3, [r7, #28]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	f040 80aa 	bne.w	8012f28 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012dd4:	4b51      	ldr	r3, [pc, #324]	; (8012f1c <tcp_input+0x4b8>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	61fb      	str	r3, [r7, #28]
 8012dda:	e03f      	b.n	8012e5c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012ddc:	69fb      	ldr	r3, [r7, #28]
 8012dde:	7d1b      	ldrb	r3, [r3, #20]
 8012de0:	2b0a      	cmp	r3, #10
 8012de2:	d006      	beq.n	8012df2 <tcp_input+0x38e>
 8012de4:	4b48      	ldr	r3, [pc, #288]	; (8012f08 <tcp_input+0x4a4>)
 8012de6:	f240 121f 	movw	r2, #287	; 0x11f
 8012dea:	494d      	ldr	r1, [pc, #308]	; (8012f20 <tcp_input+0x4bc>)
 8012dec:	4848      	ldr	r0, [pc, #288]	; (8012f10 <tcp_input+0x4ac>)
 8012dee:	f007 fda1 	bl	801a934 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012df2:	69fb      	ldr	r3, [r7, #28]
 8012df4:	7a1b      	ldrb	r3, [r3, #8]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d009      	beq.n	8012e0e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012dfa:	69fb      	ldr	r3, [r7, #28]
 8012dfc:	7a1a      	ldrb	r2, [r3, #8]
 8012dfe:	4b41      	ldr	r3, [pc, #260]	; (8012f04 <tcp_input+0x4a0>)
 8012e00:	685b      	ldr	r3, [r3, #4]
 8012e02:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e06:	3301      	adds	r3, #1
 8012e08:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012e0a:	429a      	cmp	r2, r3
 8012e0c:	d122      	bne.n	8012e54 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012e0e:	69fb      	ldr	r3, [r7, #28]
 8012e10:	8b1a      	ldrh	r2, [r3, #24]
 8012e12:	4b3b      	ldr	r3, [pc, #236]	; (8012f00 <tcp_input+0x49c>)
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	881b      	ldrh	r3, [r3, #0]
 8012e18:	b29b      	uxth	r3, r3
 8012e1a:	429a      	cmp	r2, r3
 8012e1c:	d11b      	bne.n	8012e56 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012e1e:	69fb      	ldr	r3, [r7, #28]
 8012e20:	8ada      	ldrh	r2, [r3, #22]
 8012e22:	4b37      	ldr	r3, [pc, #220]	; (8012f00 <tcp_input+0x49c>)
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	885b      	ldrh	r3, [r3, #2]
 8012e28:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012e2a:	429a      	cmp	r2, r3
 8012e2c:	d113      	bne.n	8012e56 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012e2e:	69fb      	ldr	r3, [r7, #28]
 8012e30:	685a      	ldr	r2, [r3, #4]
 8012e32:	4b34      	ldr	r3, [pc, #208]	; (8012f04 <tcp_input+0x4a0>)
 8012e34:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012e36:	429a      	cmp	r2, r3
 8012e38:	d10d      	bne.n	8012e56 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012e3a:	69fb      	ldr	r3, [r7, #28]
 8012e3c:	681a      	ldr	r2, [r3, #0]
 8012e3e:	4b31      	ldr	r3, [pc, #196]	; (8012f04 <tcp_input+0x4a0>)
 8012e40:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d107      	bne.n	8012e56 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8012e46:	69f8      	ldr	r0, [r7, #28]
 8012e48:	f000 fb56 	bl	80134f8 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012e4c:	6878      	ldr	r0, [r7, #4]
 8012e4e:	f7fd fdbd 	bl	80109cc <pbuf_free>
        return;
 8012e52:	e1fd      	b.n	8013250 <tcp_input+0x7ec>
        continue;
 8012e54:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012e56:	69fb      	ldr	r3, [r7, #28]
 8012e58:	68db      	ldr	r3, [r3, #12]
 8012e5a:	61fb      	str	r3, [r7, #28]
 8012e5c:	69fb      	ldr	r3, [r7, #28]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d1bc      	bne.n	8012ddc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012e62:	2300      	movs	r3, #0
 8012e64:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012e66:	4b2f      	ldr	r3, [pc, #188]	; (8012f24 <tcp_input+0x4c0>)
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	617b      	str	r3, [r7, #20]
 8012e6c:	e02a      	b.n	8012ec4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012e6e:	697b      	ldr	r3, [r7, #20]
 8012e70:	7a1b      	ldrb	r3, [r3, #8]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d00c      	beq.n	8012e90 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012e76:	697b      	ldr	r3, [r7, #20]
 8012e78:	7a1a      	ldrb	r2, [r3, #8]
 8012e7a:	4b22      	ldr	r3, [pc, #136]	; (8012f04 <tcp_input+0x4a0>)
 8012e7c:	685b      	ldr	r3, [r3, #4]
 8012e7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012e82:	3301      	adds	r3, #1
 8012e84:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012e86:	429a      	cmp	r2, r3
 8012e88:	d002      	beq.n	8012e90 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012e8a:	697b      	ldr	r3, [r7, #20]
 8012e8c:	61bb      	str	r3, [r7, #24]
        continue;
 8012e8e:	e016      	b.n	8012ebe <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012e90:	697b      	ldr	r3, [r7, #20]
 8012e92:	8ada      	ldrh	r2, [r3, #22]
 8012e94:	4b1a      	ldr	r3, [pc, #104]	; (8012f00 <tcp_input+0x49c>)
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	885b      	ldrh	r3, [r3, #2]
 8012e9a:	b29b      	uxth	r3, r3
 8012e9c:	429a      	cmp	r2, r3
 8012e9e:	d10c      	bne.n	8012eba <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012ea0:	697b      	ldr	r3, [r7, #20]
 8012ea2:	681a      	ldr	r2, [r3, #0]
 8012ea4:	4b17      	ldr	r3, [pc, #92]	; (8012f04 <tcp_input+0x4a0>)
 8012ea6:	695b      	ldr	r3, [r3, #20]
 8012ea8:	429a      	cmp	r2, r3
 8012eaa:	d00f      	beq.n	8012ecc <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012eac:	697b      	ldr	r3, [r7, #20]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d00d      	beq.n	8012ece <tcp_input+0x46a>
 8012eb2:	697b      	ldr	r3, [r7, #20]
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d009      	beq.n	8012ece <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012eba:	697b      	ldr	r3, [r7, #20]
 8012ebc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012ebe:	697b      	ldr	r3, [r7, #20]
 8012ec0:	68db      	ldr	r3, [r3, #12]
 8012ec2:	617b      	str	r3, [r7, #20]
 8012ec4:	697b      	ldr	r3, [r7, #20]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d1d1      	bne.n	8012e6e <tcp_input+0x40a>
 8012eca:	e000      	b.n	8012ece <tcp_input+0x46a>
            break;
 8012ecc:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012ece:	697b      	ldr	r3, [r7, #20]
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d029      	beq.n	8012f28 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012ed4:	69bb      	ldr	r3, [r7, #24]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d00a      	beq.n	8012ef0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012eda:	697b      	ldr	r3, [r7, #20]
 8012edc:	68da      	ldr	r2, [r3, #12]
 8012ede:	69bb      	ldr	r3, [r7, #24]
 8012ee0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012ee2:	4b10      	ldr	r3, [pc, #64]	; (8012f24 <tcp_input+0x4c0>)
 8012ee4:	681a      	ldr	r2, [r3, #0]
 8012ee6:	697b      	ldr	r3, [r7, #20]
 8012ee8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012eea:	4a0e      	ldr	r2, [pc, #56]	; (8012f24 <tcp_input+0x4c0>)
 8012eec:	697b      	ldr	r3, [r7, #20]
 8012eee:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012ef0:	6978      	ldr	r0, [r7, #20]
 8012ef2:	f000 fa03 	bl	80132fc <tcp_listen_input>
      }
      pbuf_free(p);
 8012ef6:	6878      	ldr	r0, [r7, #4]
 8012ef8:	f7fd fd68 	bl	80109cc <pbuf_free>
      return;
 8012efc:	e1a8      	b.n	8013250 <tcp_input+0x7ec>
 8012efe:	bf00      	nop
 8012f00:	2000daf0 	.word	0x2000daf0
 8012f04:	2000a374 	.word	0x2000a374
 8012f08:	0801d8d4 	.word	0x0801d8d4
 8012f0c:	0801da00 	.word	0x0801da00
 8012f10:	0801d920 	.word	0x0801d920
 8012f14:	2000dad4 	.word	0x2000dad4
 8012f18:	0801da2c 	.word	0x0801da2c
 8012f1c:	2000dad8 	.word	0x2000dad8
 8012f20:	0801da58 	.word	0x0801da58
 8012f24:	2000dad0 	.word	0x2000dad0
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012f28:	69fb      	ldr	r3, [r7, #28]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	f000 8158 	beq.w	80131e0 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012f30:	4b95      	ldr	r3, [pc, #596]	; (8013188 <tcp_input+0x724>)
 8012f32:	2200      	movs	r2, #0
 8012f34:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	891a      	ldrh	r2, [r3, #8]
 8012f3a:	4b93      	ldr	r3, [pc, #588]	; (8013188 <tcp_input+0x724>)
 8012f3c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012f3e:	4a92      	ldr	r2, [pc, #584]	; (8013188 <tcp_input+0x724>)
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012f44:	4b91      	ldr	r3, [pc, #580]	; (801318c <tcp_input+0x728>)
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	4a8f      	ldr	r2, [pc, #572]	; (8013188 <tcp_input+0x724>)
 8012f4a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012f4c:	4b90      	ldr	r3, [pc, #576]	; (8013190 <tcp_input+0x72c>)
 8012f4e:	2200      	movs	r2, #0
 8012f50:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012f52:	4b90      	ldr	r3, [pc, #576]	; (8013194 <tcp_input+0x730>)
 8012f54:	2200      	movs	r2, #0
 8012f56:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012f58:	4b8f      	ldr	r3, [pc, #572]	; (8013198 <tcp_input+0x734>)
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012f5e:	4b8f      	ldr	r3, [pc, #572]	; (801319c <tcp_input+0x738>)
 8012f60:	781b      	ldrb	r3, [r3, #0]
 8012f62:	f003 0308 	and.w	r3, r3, #8
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d006      	beq.n	8012f78 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	7b5b      	ldrb	r3, [r3, #13]
 8012f6e:	f043 0301 	orr.w	r3, r3, #1
 8012f72:	b2da      	uxtb	r2, r3
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012f78:	69fb      	ldr	r3, [r7, #28]
 8012f7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d017      	beq.n	8012fb0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012f80:	69f8      	ldr	r0, [r7, #28]
 8012f82:	f7ff f85b 	bl	801203c <tcp_process_refused_data>
 8012f86:	4603      	mov	r3, r0
 8012f88:	f113 0f0d 	cmn.w	r3, #13
 8012f8c:	d007      	beq.n	8012f9e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012f8e:	69fb      	ldr	r3, [r7, #28]
 8012f90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012f92:	2b00      	cmp	r3, #0
 8012f94:	d00c      	beq.n	8012fb0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012f96:	4b82      	ldr	r3, [pc, #520]	; (80131a0 <tcp_input+0x73c>)
 8012f98:	881b      	ldrh	r3, [r3, #0]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d008      	beq.n	8012fb0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012f9e:	69fb      	ldr	r3, [r7, #28]
 8012fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	f040 80e3 	bne.w	801316e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012fa8:	69f8      	ldr	r0, [r7, #28]
 8012faa:	f003 fe05 	bl	8016bb8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012fae:	e0de      	b.n	801316e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8012fb0:	4a7c      	ldr	r2, [pc, #496]	; (80131a4 <tcp_input+0x740>)
 8012fb2:	69fb      	ldr	r3, [r7, #28]
 8012fb4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012fb6:	69f8      	ldr	r0, [r7, #28]
 8012fb8:	f000 fb18 	bl	80135ec <tcp_process>
 8012fbc:	4603      	mov	r3, r0
 8012fbe:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012fc0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012fc4:	f113 0f0d 	cmn.w	r3, #13
 8012fc8:	f000 80d3 	beq.w	8013172 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8012fcc:	4b71      	ldr	r3, [pc, #452]	; (8013194 <tcp_input+0x730>)
 8012fce:	781b      	ldrb	r3, [r3, #0]
 8012fd0:	f003 0308 	and.w	r3, r3, #8
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d015      	beq.n	8013004 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012fd8:	69fb      	ldr	r3, [r7, #28]
 8012fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d008      	beq.n	8012ff4 <tcp_input+0x590>
 8012fe2:	69fb      	ldr	r3, [r7, #28]
 8012fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012fe8:	69fa      	ldr	r2, [r7, #28]
 8012fea:	6912      	ldr	r2, [r2, #16]
 8012fec:	f06f 010d 	mvn.w	r1, #13
 8012ff0:	4610      	mov	r0, r2
 8012ff2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012ff4:	69f9      	ldr	r1, [r7, #28]
 8012ff6:	486c      	ldr	r0, [pc, #432]	; (80131a8 <tcp_input+0x744>)
 8012ff8:	f7ff fbbc 	bl	8012774 <tcp_pcb_remove>
        tcp_free(pcb);
 8012ffc:	69f8      	ldr	r0, [r7, #28]
 8012ffe:	f7fd ffa1 	bl	8010f44 <tcp_free>
 8013002:	e0da      	b.n	80131ba <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8013004:	2300      	movs	r3, #0
 8013006:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013008:	4b63      	ldr	r3, [pc, #396]	; (8013198 <tcp_input+0x734>)
 801300a:	881b      	ldrh	r3, [r3, #0]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d01d      	beq.n	801304c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013010:	4b61      	ldr	r3, [pc, #388]	; (8013198 <tcp_input+0x734>)
 8013012:	881b      	ldrh	r3, [r3, #0]
 8013014:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013016:	69fb      	ldr	r3, [r7, #28]
 8013018:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801301c:	2b00      	cmp	r3, #0
 801301e:	d00a      	beq.n	8013036 <tcp_input+0x5d2>
 8013020:	69fb      	ldr	r3, [r7, #28]
 8013022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013026:	69fa      	ldr	r2, [r7, #28]
 8013028:	6910      	ldr	r0, [r2, #16]
 801302a:	89fa      	ldrh	r2, [r7, #14]
 801302c:	69f9      	ldr	r1, [r7, #28]
 801302e:	4798      	blx	r3
 8013030:	4603      	mov	r3, r0
 8013032:	74fb      	strb	r3, [r7, #19]
 8013034:	e001      	b.n	801303a <tcp_input+0x5d6>
 8013036:	2300      	movs	r3, #0
 8013038:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801303a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801303e:	f113 0f0d 	cmn.w	r3, #13
 8013042:	f000 8098 	beq.w	8013176 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013046:	4b54      	ldr	r3, [pc, #336]	; (8013198 <tcp_input+0x734>)
 8013048:	2200      	movs	r2, #0
 801304a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801304c:	69f8      	ldr	r0, [r7, #28]
 801304e:	f000 f915 	bl	801327c <tcp_input_delayed_close>
 8013052:	4603      	mov	r3, r0
 8013054:	2b00      	cmp	r3, #0
 8013056:	f040 8090 	bne.w	801317a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801305a:	4b4d      	ldr	r3, [pc, #308]	; (8013190 <tcp_input+0x72c>)
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d041      	beq.n	80130e6 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013062:	69fb      	ldr	r3, [r7, #28]
 8013064:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013066:	2b00      	cmp	r3, #0
 8013068:	d006      	beq.n	8013078 <tcp_input+0x614>
 801306a:	4b50      	ldr	r3, [pc, #320]	; (80131ac <tcp_input+0x748>)
 801306c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013070:	494f      	ldr	r1, [pc, #316]	; (80131b0 <tcp_input+0x74c>)
 8013072:	4850      	ldr	r0, [pc, #320]	; (80131b4 <tcp_input+0x750>)
 8013074:	f007 fc5e 	bl	801a934 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013078:	69fb      	ldr	r3, [r7, #28]
 801307a:	8b5b      	ldrh	r3, [r3, #26]
 801307c:	f003 0310 	and.w	r3, r3, #16
 8013080:	2b00      	cmp	r3, #0
 8013082:	d008      	beq.n	8013096 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013084:	4b42      	ldr	r3, [pc, #264]	; (8013190 <tcp_input+0x72c>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	4618      	mov	r0, r3
 801308a:	f7fd fc9f 	bl	80109cc <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801308e:	69f8      	ldr	r0, [r7, #28]
 8013090:	f7fe fa9c 	bl	80115cc <tcp_abort>
            goto aborted;
 8013094:	e091      	b.n	80131ba <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013096:	69fb      	ldr	r3, [r7, #28]
 8013098:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801309c:	2b00      	cmp	r3, #0
 801309e:	d00c      	beq.n	80130ba <tcp_input+0x656>
 80130a0:	69fb      	ldr	r3, [r7, #28]
 80130a2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80130a6:	69fb      	ldr	r3, [r7, #28]
 80130a8:	6918      	ldr	r0, [r3, #16]
 80130aa:	4b39      	ldr	r3, [pc, #228]	; (8013190 <tcp_input+0x72c>)
 80130ac:	681a      	ldr	r2, [r3, #0]
 80130ae:	2300      	movs	r3, #0
 80130b0:	69f9      	ldr	r1, [r7, #28]
 80130b2:	47a0      	blx	r4
 80130b4:	4603      	mov	r3, r0
 80130b6:	74fb      	strb	r3, [r7, #19]
 80130b8:	e008      	b.n	80130cc <tcp_input+0x668>
 80130ba:	4b35      	ldr	r3, [pc, #212]	; (8013190 <tcp_input+0x72c>)
 80130bc:	681a      	ldr	r2, [r3, #0]
 80130be:	2300      	movs	r3, #0
 80130c0:	69f9      	ldr	r1, [r7, #28]
 80130c2:	2000      	movs	r0, #0
 80130c4:	f7ff f890 	bl	80121e8 <tcp_recv_null>
 80130c8:	4603      	mov	r3, r0
 80130ca:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80130cc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80130d0:	f113 0f0d 	cmn.w	r3, #13
 80130d4:	d053      	beq.n	801317e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80130d6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d003      	beq.n	80130e6 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80130de:	4b2c      	ldr	r3, [pc, #176]	; (8013190 <tcp_input+0x72c>)
 80130e0:	681a      	ldr	r2, [r3, #0]
 80130e2:	69fb      	ldr	r3, [r7, #28]
 80130e4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80130e6:	4b2b      	ldr	r3, [pc, #172]	; (8013194 <tcp_input+0x730>)
 80130e8:	781b      	ldrb	r3, [r3, #0]
 80130ea:	f003 0320 	and.w	r3, r3, #32
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d030      	beq.n	8013154 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80130f2:	69fb      	ldr	r3, [r7, #28]
 80130f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d009      	beq.n	801310e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80130fa:	69fb      	ldr	r3, [r7, #28]
 80130fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80130fe:	7b5a      	ldrb	r2, [r3, #13]
 8013100:	69fb      	ldr	r3, [r7, #28]
 8013102:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013104:	f042 0220 	orr.w	r2, r2, #32
 8013108:	b2d2      	uxtb	r2, r2
 801310a:	735a      	strb	r2, [r3, #13]
 801310c:	e022      	b.n	8013154 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801310e:	69fb      	ldr	r3, [r7, #28]
 8013110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013112:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013116:	d005      	beq.n	8013124 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8013118:	69fb      	ldr	r3, [r7, #28]
 801311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801311c:	3301      	adds	r3, #1
 801311e:	b29a      	uxth	r2, r3
 8013120:	69fb      	ldr	r3, [r7, #28]
 8013122:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013124:	69fb      	ldr	r3, [r7, #28]
 8013126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801312a:	2b00      	cmp	r3, #0
 801312c:	d00b      	beq.n	8013146 <tcp_input+0x6e2>
 801312e:	69fb      	ldr	r3, [r7, #28]
 8013130:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013134:	69fb      	ldr	r3, [r7, #28]
 8013136:	6918      	ldr	r0, [r3, #16]
 8013138:	2300      	movs	r3, #0
 801313a:	2200      	movs	r2, #0
 801313c:	69f9      	ldr	r1, [r7, #28]
 801313e:	47a0      	blx	r4
 8013140:	4603      	mov	r3, r0
 8013142:	74fb      	strb	r3, [r7, #19]
 8013144:	e001      	b.n	801314a <tcp_input+0x6e6>
 8013146:	2300      	movs	r3, #0
 8013148:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801314a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801314e:	f113 0f0d 	cmn.w	r3, #13
 8013152:	d016      	beq.n	8013182 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013154:	4b13      	ldr	r3, [pc, #76]	; (80131a4 <tcp_input+0x740>)
 8013156:	2200      	movs	r2, #0
 8013158:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801315a:	69f8      	ldr	r0, [r7, #28]
 801315c:	f000 f88e 	bl	801327c <tcp_input_delayed_close>
 8013160:	4603      	mov	r3, r0
 8013162:	2b00      	cmp	r3, #0
 8013164:	d128      	bne.n	80131b8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013166:	69f8      	ldr	r0, [r7, #28]
 8013168:	f002 ff20 	bl	8015fac <tcp_output>
 801316c:	e025      	b.n	80131ba <tcp_input+0x756>
        goto aborted;
 801316e:	bf00      	nop
 8013170:	e023      	b.n	80131ba <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013172:	bf00      	nop
 8013174:	e021      	b.n	80131ba <tcp_input+0x756>
              goto aborted;
 8013176:	bf00      	nop
 8013178:	e01f      	b.n	80131ba <tcp_input+0x756>
          goto aborted;
 801317a:	bf00      	nop
 801317c:	e01d      	b.n	80131ba <tcp_input+0x756>
            goto aborted;
 801317e:	bf00      	nop
 8013180:	e01b      	b.n	80131ba <tcp_input+0x756>
              goto aborted;
 8013182:	bf00      	nop
 8013184:	e019      	b.n	80131ba <tcp_input+0x756>
 8013186:	bf00      	nop
 8013188:	2000dae0 	.word	0x2000dae0
 801318c:	2000daf0 	.word	0x2000daf0
 8013190:	2000db10 	.word	0x2000db10
 8013194:	2000db0d 	.word	0x2000db0d
 8013198:	2000db08 	.word	0x2000db08
 801319c:	2000db0c 	.word	0x2000db0c
 80131a0:	2000db0a 	.word	0x2000db0a
 80131a4:	2000db14 	.word	0x2000db14
 80131a8:	2000dad4 	.word	0x2000dad4
 80131ac:	0801d8d4 	.word	0x0801d8d4
 80131b0:	0801da88 	.word	0x0801da88
 80131b4:	0801d920 	.word	0x0801d920
          goto aborted;
 80131b8:	bf00      	nop
    tcp_input_pcb = NULL;
 80131ba:	4b27      	ldr	r3, [pc, #156]	; (8013258 <tcp_input+0x7f4>)
 80131bc:	2200      	movs	r2, #0
 80131be:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80131c0:	4b26      	ldr	r3, [pc, #152]	; (801325c <tcp_input+0x7f8>)
 80131c2:	2200      	movs	r2, #0
 80131c4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80131c6:	4b26      	ldr	r3, [pc, #152]	; (8013260 <tcp_input+0x7fc>)
 80131c8:	685b      	ldr	r3, [r3, #4]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d03f      	beq.n	801324e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80131ce:	4b24      	ldr	r3, [pc, #144]	; (8013260 <tcp_input+0x7fc>)
 80131d0:	685b      	ldr	r3, [r3, #4]
 80131d2:	4618      	mov	r0, r3
 80131d4:	f7fd fbfa 	bl	80109cc <pbuf_free>
      inseg.p = NULL;
 80131d8:	4b21      	ldr	r3, [pc, #132]	; (8013260 <tcp_input+0x7fc>)
 80131da:	2200      	movs	r2, #0
 80131dc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80131de:	e036      	b.n	801324e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80131e0:	4b20      	ldr	r3, [pc, #128]	; (8013264 <tcp_input+0x800>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	899b      	ldrh	r3, [r3, #12]
 80131e6:	b29b      	uxth	r3, r3
 80131e8:	4618      	mov	r0, r3
 80131ea:	f7fc f8a7 	bl	800f33c <lwip_htons>
 80131ee:	4603      	mov	r3, r0
 80131f0:	b2db      	uxtb	r3, r3
 80131f2:	f003 0304 	and.w	r3, r3, #4
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d118      	bne.n	801322c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131fa:	4b1b      	ldr	r3, [pc, #108]	; (8013268 <tcp_input+0x804>)
 80131fc:	6819      	ldr	r1, [r3, #0]
 80131fe:	4b1b      	ldr	r3, [pc, #108]	; (801326c <tcp_input+0x808>)
 8013200:	881b      	ldrh	r3, [r3, #0]
 8013202:	461a      	mov	r2, r3
 8013204:	4b1a      	ldr	r3, [pc, #104]	; (8013270 <tcp_input+0x80c>)
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801320a:	4b16      	ldr	r3, [pc, #88]	; (8013264 <tcp_input+0x800>)
 801320c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801320e:	885b      	ldrh	r3, [r3, #2]
 8013210:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013212:	4a14      	ldr	r2, [pc, #80]	; (8013264 <tcp_input+0x800>)
 8013214:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013216:	8812      	ldrh	r2, [r2, #0]
 8013218:	b292      	uxth	r2, r2
 801321a:	9202      	str	r2, [sp, #8]
 801321c:	9301      	str	r3, [sp, #4]
 801321e:	4b15      	ldr	r3, [pc, #84]	; (8013274 <tcp_input+0x810>)
 8013220:	9300      	str	r3, [sp, #0]
 8013222:	4b15      	ldr	r3, [pc, #84]	; (8013278 <tcp_input+0x814>)
 8013224:	4602      	mov	r2, r0
 8013226:	2000      	movs	r0, #0
 8013228:	f003 fc74 	bl	8016b14 <tcp_rst>
    pbuf_free(p);
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f7fd fbcd 	bl	80109cc <pbuf_free>
  return;
 8013232:	e00c      	b.n	801324e <tcp_input+0x7ea>
    goto dropped;
 8013234:	bf00      	nop
 8013236:	e006      	b.n	8013246 <tcp_input+0x7e2>
    goto dropped;
 8013238:	bf00      	nop
 801323a:	e004      	b.n	8013246 <tcp_input+0x7e2>
    goto dropped;
 801323c:	bf00      	nop
 801323e:	e002      	b.n	8013246 <tcp_input+0x7e2>
      goto dropped;
 8013240:	bf00      	nop
 8013242:	e000      	b.n	8013246 <tcp_input+0x7e2>
      goto dropped;
 8013244:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013246:	6878      	ldr	r0, [r7, #4]
 8013248:	f7fd fbc0 	bl	80109cc <pbuf_free>
 801324c:	e000      	b.n	8013250 <tcp_input+0x7ec>
  return;
 801324e:	bf00      	nop
}
 8013250:	3724      	adds	r7, #36	; 0x24
 8013252:	46bd      	mov	sp, r7
 8013254:	bd90      	pop	{r4, r7, pc}
 8013256:	bf00      	nop
 8013258:	2000db14 	.word	0x2000db14
 801325c:	2000db10 	.word	0x2000db10
 8013260:	2000dae0 	.word	0x2000dae0
 8013264:	2000daf0 	.word	0x2000daf0
 8013268:	2000db04 	.word	0x2000db04
 801326c:	2000db0a 	.word	0x2000db0a
 8013270:	2000db00 	.word	0x2000db00
 8013274:	2000a384 	.word	0x2000a384
 8013278:	2000a388 	.word	0x2000a388

0801327c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d106      	bne.n	8013298 <tcp_input_delayed_close+0x1c>
 801328a:	4b17      	ldr	r3, [pc, #92]	; (80132e8 <tcp_input_delayed_close+0x6c>)
 801328c:	f240 225a 	movw	r2, #602	; 0x25a
 8013290:	4916      	ldr	r1, [pc, #88]	; (80132ec <tcp_input_delayed_close+0x70>)
 8013292:	4817      	ldr	r0, [pc, #92]	; (80132f0 <tcp_input_delayed_close+0x74>)
 8013294:	f007 fb4e 	bl	801a934 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013298:	4b16      	ldr	r3, [pc, #88]	; (80132f4 <tcp_input_delayed_close+0x78>)
 801329a:	781b      	ldrb	r3, [r3, #0]
 801329c:	f003 0310 	and.w	r3, r3, #16
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d01c      	beq.n	80132de <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	8b5b      	ldrh	r3, [r3, #26]
 80132a8:	f003 0310 	and.w	r3, r3, #16
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d10d      	bne.n	80132cc <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d008      	beq.n	80132cc <tcp_input_delayed_close+0x50>
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80132c0:	687a      	ldr	r2, [r7, #4]
 80132c2:	6912      	ldr	r2, [r2, #16]
 80132c4:	f06f 010e 	mvn.w	r1, #14
 80132c8:	4610      	mov	r0, r2
 80132ca:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80132cc:	6879      	ldr	r1, [r7, #4]
 80132ce:	480a      	ldr	r0, [pc, #40]	; (80132f8 <tcp_input_delayed_close+0x7c>)
 80132d0:	f7ff fa50 	bl	8012774 <tcp_pcb_remove>
    tcp_free(pcb);
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f7fd fe35 	bl	8010f44 <tcp_free>
    return 1;
 80132da:	2301      	movs	r3, #1
 80132dc:	e000      	b.n	80132e0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80132de:	2300      	movs	r3, #0
}
 80132e0:	4618      	mov	r0, r3
 80132e2:	3708      	adds	r7, #8
 80132e4:	46bd      	mov	sp, r7
 80132e6:	bd80      	pop	{r7, pc}
 80132e8:	0801d8d4 	.word	0x0801d8d4
 80132ec:	0801daa4 	.word	0x0801daa4
 80132f0:	0801d920 	.word	0x0801d920
 80132f4:	2000db0d 	.word	0x2000db0d
 80132f8:	2000dad4 	.word	0x2000dad4

080132fc <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80132fc:	b590      	push	{r4, r7, lr}
 80132fe:	b08b      	sub	sp, #44	; 0x2c
 8013300:	af04      	add	r7, sp, #16
 8013302:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013304:	4b6f      	ldr	r3, [pc, #444]	; (80134c4 <tcp_listen_input+0x1c8>)
 8013306:	781b      	ldrb	r3, [r3, #0]
 8013308:	f003 0304 	and.w	r3, r3, #4
 801330c:	2b00      	cmp	r3, #0
 801330e:	f040 80d2 	bne.w	80134b6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d106      	bne.n	8013326 <tcp_listen_input+0x2a>
 8013318:	4b6b      	ldr	r3, [pc, #428]	; (80134c8 <tcp_listen_input+0x1cc>)
 801331a:	f240 2281 	movw	r2, #641	; 0x281
 801331e:	496b      	ldr	r1, [pc, #428]	; (80134cc <tcp_listen_input+0x1d0>)
 8013320:	486b      	ldr	r0, [pc, #428]	; (80134d0 <tcp_listen_input+0x1d4>)
 8013322:	f007 fb07 	bl	801a934 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013326:	4b67      	ldr	r3, [pc, #412]	; (80134c4 <tcp_listen_input+0x1c8>)
 8013328:	781b      	ldrb	r3, [r3, #0]
 801332a:	f003 0310 	and.w	r3, r3, #16
 801332e:	2b00      	cmp	r3, #0
 8013330:	d019      	beq.n	8013366 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013332:	4b68      	ldr	r3, [pc, #416]	; (80134d4 <tcp_listen_input+0x1d8>)
 8013334:	6819      	ldr	r1, [r3, #0]
 8013336:	4b68      	ldr	r3, [pc, #416]	; (80134d8 <tcp_listen_input+0x1dc>)
 8013338:	881b      	ldrh	r3, [r3, #0]
 801333a:	461a      	mov	r2, r3
 801333c:	4b67      	ldr	r3, [pc, #412]	; (80134dc <tcp_listen_input+0x1e0>)
 801333e:	681b      	ldr	r3, [r3, #0]
 8013340:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013342:	4b67      	ldr	r3, [pc, #412]	; (80134e0 <tcp_listen_input+0x1e4>)
 8013344:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013346:	885b      	ldrh	r3, [r3, #2]
 8013348:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801334a:	4a65      	ldr	r2, [pc, #404]	; (80134e0 <tcp_listen_input+0x1e4>)
 801334c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801334e:	8812      	ldrh	r2, [r2, #0]
 8013350:	b292      	uxth	r2, r2
 8013352:	9202      	str	r2, [sp, #8]
 8013354:	9301      	str	r3, [sp, #4]
 8013356:	4b63      	ldr	r3, [pc, #396]	; (80134e4 <tcp_listen_input+0x1e8>)
 8013358:	9300      	str	r3, [sp, #0]
 801335a:	4b63      	ldr	r3, [pc, #396]	; (80134e8 <tcp_listen_input+0x1ec>)
 801335c:	4602      	mov	r2, r0
 801335e:	6878      	ldr	r0, [r7, #4]
 8013360:	f003 fbd8 	bl	8016b14 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013364:	e0a9      	b.n	80134ba <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013366:	4b57      	ldr	r3, [pc, #348]	; (80134c4 <tcp_listen_input+0x1c8>)
 8013368:	781b      	ldrb	r3, [r3, #0]
 801336a:	f003 0302 	and.w	r3, r3, #2
 801336e:	2b00      	cmp	r3, #0
 8013370:	f000 80a3 	beq.w	80134ba <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	7d5b      	ldrb	r3, [r3, #21]
 8013378:	4618      	mov	r0, r3
 801337a:	f7ff f859 	bl	8012430 <tcp_alloc>
 801337e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013380:	697b      	ldr	r3, [r7, #20]
 8013382:	2b00      	cmp	r3, #0
 8013384:	d111      	bne.n	80133aa <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	699b      	ldr	r3, [r3, #24]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d00a      	beq.n	80133a4 <tcp_listen_input+0xa8>
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	699b      	ldr	r3, [r3, #24]
 8013392:	687a      	ldr	r2, [r7, #4]
 8013394:	6910      	ldr	r0, [r2, #16]
 8013396:	f04f 32ff 	mov.w	r2, #4294967295
 801339a:	2100      	movs	r1, #0
 801339c:	4798      	blx	r3
 801339e:	4603      	mov	r3, r0
 80133a0:	73bb      	strb	r3, [r7, #14]
      return;
 80133a2:	e08b      	b.n	80134bc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80133a4:	23f0      	movs	r3, #240	; 0xf0
 80133a6:	73bb      	strb	r3, [r7, #14]
      return;
 80133a8:	e088      	b.n	80134bc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80133aa:	4b50      	ldr	r3, [pc, #320]	; (80134ec <tcp_listen_input+0x1f0>)
 80133ac:	695a      	ldr	r2, [r3, #20]
 80133ae:	697b      	ldr	r3, [r7, #20]
 80133b0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80133b2:	4b4e      	ldr	r3, [pc, #312]	; (80134ec <tcp_listen_input+0x1f0>)
 80133b4:	691a      	ldr	r2, [r3, #16]
 80133b6:	697b      	ldr	r3, [r7, #20]
 80133b8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	8ada      	ldrh	r2, [r3, #22]
 80133be:	697b      	ldr	r3, [r7, #20]
 80133c0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80133c2:	4b47      	ldr	r3, [pc, #284]	; (80134e0 <tcp_listen_input+0x1e4>)
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	881b      	ldrh	r3, [r3, #0]
 80133c8:	b29a      	uxth	r2, r3
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80133ce:	697b      	ldr	r3, [r7, #20]
 80133d0:	2203      	movs	r2, #3
 80133d2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80133d4:	4b41      	ldr	r3, [pc, #260]	; (80134dc <tcp_listen_input+0x1e0>)
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	1c5a      	adds	r2, r3, #1
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80133de:	697b      	ldr	r3, [r7, #20]
 80133e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80133e2:	697b      	ldr	r3, [r7, #20]
 80133e4:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80133e6:	6978      	ldr	r0, [r7, #20]
 80133e8:	f7ff fa58 	bl	801289c <tcp_next_iss>
 80133ec:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80133ee:	697b      	ldr	r3, [r7, #20]
 80133f0:	693a      	ldr	r2, [r7, #16]
 80133f2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 80133f4:	697b      	ldr	r3, [r7, #20]
 80133f6:	693a      	ldr	r2, [r7, #16]
 80133f8:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80133fa:	697b      	ldr	r3, [r7, #20]
 80133fc:	693a      	ldr	r2, [r7, #16]
 80133fe:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8013400:	697b      	ldr	r3, [r7, #20]
 8013402:	693a      	ldr	r2, [r7, #16]
 8013404:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013406:	4b35      	ldr	r3, [pc, #212]	; (80134dc <tcp_listen_input+0x1e0>)
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	1e5a      	subs	r2, r3, #1
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	691a      	ldr	r2, [r3, #16]
 8013414:	697b      	ldr	r3, [r7, #20]
 8013416:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013418:	697b      	ldr	r3, [r7, #20]
 801341a:	687a      	ldr	r2, [r7, #4]
 801341c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	7a5b      	ldrb	r3, [r3, #9]
 8013422:	f003 030c 	and.w	r3, r3, #12
 8013426:	b2da      	uxtb	r2, r3
 8013428:	697b      	ldr	r3, [r7, #20]
 801342a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	7a1a      	ldrb	r2, [r3, #8]
 8013430:	697b      	ldr	r3, [r7, #20]
 8013432:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013434:	4b2e      	ldr	r3, [pc, #184]	; (80134f0 <tcp_listen_input+0x1f4>)
 8013436:	681a      	ldr	r2, [r3, #0]
 8013438:	697b      	ldr	r3, [r7, #20]
 801343a:	60da      	str	r2, [r3, #12]
 801343c:	4a2c      	ldr	r2, [pc, #176]	; (80134f0 <tcp_listen_input+0x1f4>)
 801343e:	697b      	ldr	r3, [r7, #20]
 8013440:	6013      	str	r3, [r2, #0]
 8013442:	f003 fd29 	bl	8016e98 <tcp_timer_needed>
 8013446:	4b2b      	ldr	r3, [pc, #172]	; (80134f4 <tcp_listen_input+0x1f8>)
 8013448:	2201      	movs	r2, #1
 801344a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801344c:	6978      	ldr	r0, [r7, #20]
 801344e:	f001 fd8f 	bl	8014f70 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013452:	4b23      	ldr	r3, [pc, #140]	; (80134e0 <tcp_listen_input+0x1e4>)
 8013454:	681b      	ldr	r3, [r3, #0]
 8013456:	89db      	ldrh	r3, [r3, #14]
 8013458:	b29a      	uxth	r2, r3
 801345a:	697b      	ldr	r3, [r7, #20]
 801345c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013460:	697b      	ldr	r3, [r7, #20]
 8013462:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801346c:	697b      	ldr	r3, [r7, #20]
 801346e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013470:	697b      	ldr	r3, [r7, #20]
 8013472:	3304      	adds	r3, #4
 8013474:	4618      	mov	r0, r3
 8013476:	f005 fc4d 	bl	8018d14 <ip4_route>
 801347a:	4601      	mov	r1, r0
 801347c:	697b      	ldr	r3, [r7, #20]
 801347e:	3304      	adds	r3, #4
 8013480:	461a      	mov	r2, r3
 8013482:	4620      	mov	r0, r4
 8013484:	f7ff fa30 	bl	80128e8 <tcp_eff_send_mss_netif>
 8013488:	4603      	mov	r3, r0
 801348a:	461a      	mov	r2, r3
 801348c:	697b      	ldr	r3, [r7, #20]
 801348e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8013490:	2112      	movs	r1, #18
 8013492:	6978      	ldr	r0, [r7, #20]
 8013494:	f002 fc9c 	bl	8015dd0 <tcp_enqueue_flags>
 8013498:	4603      	mov	r3, r0
 801349a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801349c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d004      	beq.n	80134ae <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80134a4:	2100      	movs	r1, #0
 80134a6:	6978      	ldr	r0, [r7, #20]
 80134a8:	f7fd ffd2 	bl	8011450 <tcp_abandon>
      return;
 80134ac:	e006      	b.n	80134bc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80134ae:	6978      	ldr	r0, [r7, #20]
 80134b0:	f002 fd7c 	bl	8015fac <tcp_output>
  return;
 80134b4:	e001      	b.n	80134ba <tcp_listen_input+0x1be>
    return;
 80134b6:	bf00      	nop
 80134b8:	e000      	b.n	80134bc <tcp_listen_input+0x1c0>
  return;
 80134ba:	bf00      	nop
}
 80134bc:	371c      	adds	r7, #28
 80134be:	46bd      	mov	sp, r7
 80134c0:	bd90      	pop	{r4, r7, pc}
 80134c2:	bf00      	nop
 80134c4:	2000db0c 	.word	0x2000db0c
 80134c8:	0801d8d4 	.word	0x0801d8d4
 80134cc:	0801dacc 	.word	0x0801dacc
 80134d0:	0801d920 	.word	0x0801d920
 80134d4:	2000db04 	.word	0x2000db04
 80134d8:	2000db0a 	.word	0x2000db0a
 80134dc:	2000db00 	.word	0x2000db00
 80134e0:	2000daf0 	.word	0x2000daf0
 80134e4:	2000a384 	.word	0x2000a384
 80134e8:	2000a388 	.word	0x2000a388
 80134ec:	2000a374 	.word	0x2000a374
 80134f0:	2000dad4 	.word	0x2000dad4
 80134f4:	2000dadc 	.word	0x2000dadc

080134f8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b086      	sub	sp, #24
 80134fc:	af04      	add	r7, sp, #16
 80134fe:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013500:	4b2f      	ldr	r3, [pc, #188]	; (80135c0 <tcp_timewait_input+0xc8>)
 8013502:	781b      	ldrb	r3, [r3, #0]
 8013504:	f003 0304 	and.w	r3, r3, #4
 8013508:	2b00      	cmp	r3, #0
 801350a:	d153      	bne.n	80135b4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	2b00      	cmp	r3, #0
 8013510:	d106      	bne.n	8013520 <tcp_timewait_input+0x28>
 8013512:	4b2c      	ldr	r3, [pc, #176]	; (80135c4 <tcp_timewait_input+0xcc>)
 8013514:	f240 22ee 	movw	r2, #750	; 0x2ee
 8013518:	492b      	ldr	r1, [pc, #172]	; (80135c8 <tcp_timewait_input+0xd0>)
 801351a:	482c      	ldr	r0, [pc, #176]	; (80135cc <tcp_timewait_input+0xd4>)
 801351c:	f007 fa0a 	bl	801a934 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013520:	4b27      	ldr	r3, [pc, #156]	; (80135c0 <tcp_timewait_input+0xc8>)
 8013522:	781b      	ldrb	r3, [r3, #0]
 8013524:	f003 0302 	and.w	r3, r3, #2
 8013528:	2b00      	cmp	r3, #0
 801352a:	d02a      	beq.n	8013582 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801352c:	4b28      	ldr	r3, [pc, #160]	; (80135d0 <tcp_timewait_input+0xd8>)
 801352e:	681a      	ldr	r2, [r3, #0]
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013534:	1ad3      	subs	r3, r2, r3
 8013536:	2b00      	cmp	r3, #0
 8013538:	db2d      	blt.n	8013596 <tcp_timewait_input+0x9e>
 801353a:	4b25      	ldr	r3, [pc, #148]	; (80135d0 <tcp_timewait_input+0xd8>)
 801353c:	681a      	ldr	r2, [r3, #0]
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013542:	6879      	ldr	r1, [r7, #4]
 8013544:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013546:	440b      	add	r3, r1
 8013548:	1ad3      	subs	r3, r2, r3
 801354a:	2b00      	cmp	r3, #0
 801354c:	dc23      	bgt.n	8013596 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801354e:	4b21      	ldr	r3, [pc, #132]	; (80135d4 <tcp_timewait_input+0xdc>)
 8013550:	6819      	ldr	r1, [r3, #0]
 8013552:	4b21      	ldr	r3, [pc, #132]	; (80135d8 <tcp_timewait_input+0xe0>)
 8013554:	881b      	ldrh	r3, [r3, #0]
 8013556:	461a      	mov	r2, r3
 8013558:	4b1d      	ldr	r3, [pc, #116]	; (80135d0 <tcp_timewait_input+0xd8>)
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801355e:	4b1f      	ldr	r3, [pc, #124]	; (80135dc <tcp_timewait_input+0xe4>)
 8013560:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013562:	885b      	ldrh	r3, [r3, #2]
 8013564:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013566:	4a1d      	ldr	r2, [pc, #116]	; (80135dc <tcp_timewait_input+0xe4>)
 8013568:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801356a:	8812      	ldrh	r2, [r2, #0]
 801356c:	b292      	uxth	r2, r2
 801356e:	9202      	str	r2, [sp, #8]
 8013570:	9301      	str	r3, [sp, #4]
 8013572:	4b1b      	ldr	r3, [pc, #108]	; (80135e0 <tcp_timewait_input+0xe8>)
 8013574:	9300      	str	r3, [sp, #0]
 8013576:	4b1b      	ldr	r3, [pc, #108]	; (80135e4 <tcp_timewait_input+0xec>)
 8013578:	4602      	mov	r2, r0
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f003 faca 	bl	8016b14 <tcp_rst>
      return;
 8013580:	e01b      	b.n	80135ba <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8013582:	4b0f      	ldr	r3, [pc, #60]	; (80135c0 <tcp_timewait_input+0xc8>)
 8013584:	781b      	ldrb	r3, [r3, #0]
 8013586:	f003 0301 	and.w	r3, r3, #1
 801358a:	2b00      	cmp	r3, #0
 801358c:	d003      	beq.n	8013596 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801358e:	4b16      	ldr	r3, [pc, #88]	; (80135e8 <tcp_timewait_input+0xf0>)
 8013590:	681a      	ldr	r2, [r3, #0]
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8013596:	4b10      	ldr	r3, [pc, #64]	; (80135d8 <tcp_timewait_input+0xe0>)
 8013598:	881b      	ldrh	r3, [r3, #0]
 801359a:	2b00      	cmp	r3, #0
 801359c:	d00c      	beq.n	80135b8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	8b5b      	ldrh	r3, [r3, #26]
 80135a2:	f043 0302 	orr.w	r3, r3, #2
 80135a6:	b29a      	uxth	r2, r3
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80135ac:	6878      	ldr	r0, [r7, #4]
 80135ae:	f002 fcfd 	bl	8015fac <tcp_output>
  }
  return;
 80135b2:	e001      	b.n	80135b8 <tcp_timewait_input+0xc0>
    return;
 80135b4:	bf00      	nop
 80135b6:	e000      	b.n	80135ba <tcp_timewait_input+0xc2>
  return;
 80135b8:	bf00      	nop
}
 80135ba:	3708      	adds	r7, #8
 80135bc:	46bd      	mov	sp, r7
 80135be:	bd80      	pop	{r7, pc}
 80135c0:	2000db0c 	.word	0x2000db0c
 80135c4:	0801d8d4 	.word	0x0801d8d4
 80135c8:	0801daec 	.word	0x0801daec
 80135cc:	0801d920 	.word	0x0801d920
 80135d0:	2000db00 	.word	0x2000db00
 80135d4:	2000db04 	.word	0x2000db04
 80135d8:	2000db0a 	.word	0x2000db0a
 80135dc:	2000daf0 	.word	0x2000daf0
 80135e0:	2000a384 	.word	0x2000a384
 80135e4:	2000a388 	.word	0x2000a388
 80135e8:	2000dac8 	.word	0x2000dac8

080135ec <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80135ec:	b590      	push	{r4, r7, lr}
 80135ee:	b08d      	sub	sp, #52	; 0x34
 80135f0:	af04      	add	r7, sp, #16
 80135f2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80135f4:	2300      	movs	r3, #0
 80135f6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80135f8:	2300      	movs	r3, #0
 80135fa:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d106      	bne.n	8013610 <tcp_process+0x24>
 8013602:	4b9d      	ldr	r3, [pc, #628]	; (8013878 <tcp_process+0x28c>)
 8013604:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013608:	499c      	ldr	r1, [pc, #624]	; (801387c <tcp_process+0x290>)
 801360a:	489d      	ldr	r0, [pc, #628]	; (8013880 <tcp_process+0x294>)
 801360c:	f007 f992 	bl	801a934 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013610:	4b9c      	ldr	r3, [pc, #624]	; (8013884 <tcp_process+0x298>)
 8013612:	781b      	ldrb	r3, [r3, #0]
 8013614:	f003 0304 	and.w	r3, r3, #4
 8013618:	2b00      	cmp	r3, #0
 801361a:	d04e      	beq.n	80136ba <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	7d1b      	ldrb	r3, [r3, #20]
 8013620:	2b02      	cmp	r3, #2
 8013622:	d108      	bne.n	8013636 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013628:	4b97      	ldr	r3, [pc, #604]	; (8013888 <tcp_process+0x29c>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	429a      	cmp	r2, r3
 801362e:	d123      	bne.n	8013678 <tcp_process+0x8c>
        acceptable = 1;
 8013630:	2301      	movs	r3, #1
 8013632:	76fb      	strb	r3, [r7, #27]
 8013634:	e020      	b.n	8013678 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801363a:	4b94      	ldr	r3, [pc, #592]	; (801388c <tcp_process+0x2a0>)
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	429a      	cmp	r2, r3
 8013640:	d102      	bne.n	8013648 <tcp_process+0x5c>
        acceptable = 1;
 8013642:	2301      	movs	r3, #1
 8013644:	76fb      	strb	r3, [r7, #27]
 8013646:	e017      	b.n	8013678 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013648:	4b90      	ldr	r3, [pc, #576]	; (801388c <tcp_process+0x2a0>)
 801364a:	681a      	ldr	r2, [r3, #0]
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013650:	1ad3      	subs	r3, r2, r3
 8013652:	2b00      	cmp	r3, #0
 8013654:	db10      	blt.n	8013678 <tcp_process+0x8c>
 8013656:	4b8d      	ldr	r3, [pc, #564]	; (801388c <tcp_process+0x2a0>)
 8013658:	681a      	ldr	r2, [r3, #0]
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801365e:	6879      	ldr	r1, [r7, #4]
 8013660:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013662:	440b      	add	r3, r1
 8013664:	1ad3      	subs	r3, r2, r3
 8013666:	2b00      	cmp	r3, #0
 8013668:	dc06      	bgt.n	8013678 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	8b5b      	ldrh	r3, [r3, #26]
 801366e:	f043 0302 	orr.w	r3, r3, #2
 8013672:	b29a      	uxth	r2, r3
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013678:	7efb      	ldrb	r3, [r7, #27]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d01b      	beq.n	80136b6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	7d1b      	ldrb	r3, [r3, #20]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d106      	bne.n	8013694 <tcp_process+0xa8>
 8013686:	4b7c      	ldr	r3, [pc, #496]	; (8013878 <tcp_process+0x28c>)
 8013688:	f44f 724e 	mov.w	r2, #824	; 0x338
 801368c:	4980      	ldr	r1, [pc, #512]	; (8013890 <tcp_process+0x2a4>)
 801368e:	487c      	ldr	r0, [pc, #496]	; (8013880 <tcp_process+0x294>)
 8013690:	f007 f950 	bl	801a934 <iprintf>
      recv_flags |= TF_RESET;
 8013694:	4b7f      	ldr	r3, [pc, #508]	; (8013894 <tcp_process+0x2a8>)
 8013696:	781b      	ldrb	r3, [r3, #0]
 8013698:	f043 0308 	orr.w	r3, r3, #8
 801369c:	b2da      	uxtb	r2, r3
 801369e:	4b7d      	ldr	r3, [pc, #500]	; (8013894 <tcp_process+0x2a8>)
 80136a0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	8b5b      	ldrh	r3, [r3, #26]
 80136a6:	f023 0301 	bic.w	r3, r3, #1
 80136aa:	b29a      	uxth	r2, r3
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80136b0:	f06f 030d 	mvn.w	r3, #13
 80136b4:	e37a      	b.n	8013dac <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80136b6:	2300      	movs	r3, #0
 80136b8:	e378      	b.n	8013dac <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80136ba:	4b72      	ldr	r3, [pc, #456]	; (8013884 <tcp_process+0x298>)
 80136bc:	781b      	ldrb	r3, [r3, #0]
 80136be:	f003 0302 	and.w	r3, r3, #2
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d010      	beq.n	80136e8 <tcp_process+0xfc>
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	7d1b      	ldrb	r3, [r3, #20]
 80136ca:	2b02      	cmp	r3, #2
 80136cc:	d00c      	beq.n	80136e8 <tcp_process+0xfc>
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	7d1b      	ldrb	r3, [r3, #20]
 80136d2:	2b03      	cmp	r3, #3
 80136d4:	d008      	beq.n	80136e8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	8b5b      	ldrh	r3, [r3, #26]
 80136da:	f043 0302 	orr.w	r3, r3, #2
 80136de:	b29a      	uxth	r2, r3
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80136e4:	2300      	movs	r3, #0
 80136e6:	e361      	b.n	8013dac <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	8b5b      	ldrh	r3, [r3, #26]
 80136ec:	f003 0310 	and.w	r3, r3, #16
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d103      	bne.n	80136fc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80136f4:	4b68      	ldr	r3, [pc, #416]	; (8013898 <tcp_process+0x2ac>)
 80136f6:	681a      	ldr	r2, [r3, #0]
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	2200      	movs	r2, #0
 8013700:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2200      	movs	r2, #0
 8013708:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801370c:	6878      	ldr	r0, [r7, #4]
 801370e:	f001 fc2f 	bl	8014f70 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	7d1b      	ldrb	r3, [r3, #20]
 8013716:	3b02      	subs	r3, #2
 8013718:	2b07      	cmp	r3, #7
 801371a:	f200 8337 	bhi.w	8013d8c <tcp_process+0x7a0>
 801371e:	a201      	add	r2, pc, #4	; (adr r2, 8013724 <tcp_process+0x138>)
 8013720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013724:	08013745 	.word	0x08013745
 8013728:	08013975 	.word	0x08013975
 801372c:	08013aed 	.word	0x08013aed
 8013730:	08013b17 	.word	0x08013b17
 8013734:	08013c3b 	.word	0x08013c3b
 8013738:	08013aed 	.word	0x08013aed
 801373c:	08013cc7 	.word	0x08013cc7
 8013740:	08013d57 	.word	0x08013d57
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013744:	4b4f      	ldr	r3, [pc, #316]	; (8013884 <tcp_process+0x298>)
 8013746:	781b      	ldrb	r3, [r3, #0]
 8013748:	f003 0310 	and.w	r3, r3, #16
 801374c:	2b00      	cmp	r3, #0
 801374e:	f000 80e4 	beq.w	801391a <tcp_process+0x32e>
 8013752:	4b4c      	ldr	r3, [pc, #304]	; (8013884 <tcp_process+0x298>)
 8013754:	781b      	ldrb	r3, [r3, #0]
 8013756:	f003 0302 	and.w	r3, r3, #2
 801375a:	2b00      	cmp	r3, #0
 801375c:	f000 80dd 	beq.w	801391a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013764:	1c5a      	adds	r2, r3, #1
 8013766:	4b48      	ldr	r3, [pc, #288]	; (8013888 <tcp_process+0x29c>)
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	429a      	cmp	r2, r3
 801376c:	f040 80d5 	bne.w	801391a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013770:	4b46      	ldr	r3, [pc, #280]	; (801388c <tcp_process+0x2a0>)
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	1c5a      	adds	r2, r3, #1
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8013782:	4b41      	ldr	r3, [pc, #260]	; (8013888 <tcp_process+0x29c>)
 8013784:	681a      	ldr	r2, [r3, #0]
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801378a:	4b44      	ldr	r3, [pc, #272]	; (801389c <tcp_process+0x2b0>)
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	89db      	ldrh	r3, [r3, #14]
 8013790:	b29a      	uxth	r2, r3
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80137a4:	4b39      	ldr	r3, [pc, #228]	; (801388c <tcp_process+0x2a0>)
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	1e5a      	subs	r2, r3, #1
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	2204      	movs	r2, #4
 80137b2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	3304      	adds	r3, #4
 80137bc:	4618      	mov	r0, r3
 80137be:	f005 faa9 	bl	8018d14 <ip4_route>
 80137c2:	4601      	mov	r1, r0
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	3304      	adds	r3, #4
 80137c8:	461a      	mov	r2, r3
 80137ca:	4620      	mov	r0, r4
 80137cc:	f7ff f88c 	bl	80128e8 <tcp_eff_send_mss_netif>
 80137d0:	4603      	mov	r3, r0
 80137d2:	461a      	mov	r2, r3
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80137dc:	009a      	lsls	r2, r3, #2
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80137e2:	005b      	lsls	r3, r3, #1
 80137e4:	f241 111c 	movw	r1, #4380	; 0x111c
 80137e8:	428b      	cmp	r3, r1
 80137ea:	bf38      	it	cc
 80137ec:	460b      	movcc	r3, r1
 80137ee:	429a      	cmp	r2, r3
 80137f0:	d204      	bcs.n	80137fc <tcp_process+0x210>
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80137f6:	009b      	lsls	r3, r3, #2
 80137f8:	b29b      	uxth	r3, r3
 80137fa:	e00d      	b.n	8013818 <tcp_process+0x22c>
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013800:	005b      	lsls	r3, r3, #1
 8013802:	f241 121c 	movw	r2, #4380	; 0x111c
 8013806:	4293      	cmp	r3, r2
 8013808:	d904      	bls.n	8013814 <tcp_process+0x228>
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801380e:	005b      	lsls	r3, r3, #1
 8013810:	b29b      	uxth	r3, r3
 8013812:	e001      	b.n	8013818 <tcp_process+0x22c>
 8013814:	f241 131c 	movw	r3, #4380	; 0x111c
 8013818:	687a      	ldr	r2, [r7, #4]
 801381a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013824:	2b00      	cmp	r3, #0
 8013826:	d106      	bne.n	8013836 <tcp_process+0x24a>
 8013828:	4b13      	ldr	r3, [pc, #76]	; (8013878 <tcp_process+0x28c>)
 801382a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801382e:	491c      	ldr	r1, [pc, #112]	; (80138a0 <tcp_process+0x2b4>)
 8013830:	4813      	ldr	r0, [pc, #76]	; (8013880 <tcp_process+0x294>)
 8013832:	f007 f87f 	bl	801a934 <iprintf>
        --pcb->snd_queuelen;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801383c:	3b01      	subs	r3, #1
 801383e:	b29a      	uxth	r2, r3
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801384a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801384c:	69fb      	ldr	r3, [r7, #28]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d12a      	bne.n	80138a8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013856:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013858:	69fb      	ldr	r3, [r7, #28]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d106      	bne.n	801386c <tcp_process+0x280>
 801385e:	4b06      	ldr	r3, [pc, #24]	; (8013878 <tcp_process+0x28c>)
 8013860:	f44f 725d 	mov.w	r2, #884	; 0x374
 8013864:	490f      	ldr	r1, [pc, #60]	; (80138a4 <tcp_process+0x2b8>)
 8013866:	4806      	ldr	r0, [pc, #24]	; (8013880 <tcp_process+0x294>)
 8013868:	f007 f864 	bl	801a934 <iprintf>
          pcb->unsent = rseg->next;
 801386c:	69fb      	ldr	r3, [r7, #28]
 801386e:	681a      	ldr	r2, [r3, #0]
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	66da      	str	r2, [r3, #108]	; 0x6c
 8013874:	e01c      	b.n	80138b0 <tcp_process+0x2c4>
 8013876:	bf00      	nop
 8013878:	0801d8d4 	.word	0x0801d8d4
 801387c:	0801db0c 	.word	0x0801db0c
 8013880:	0801d920 	.word	0x0801d920
 8013884:	2000db0c 	.word	0x2000db0c
 8013888:	2000db04 	.word	0x2000db04
 801388c:	2000db00 	.word	0x2000db00
 8013890:	0801db28 	.word	0x0801db28
 8013894:	2000db0d 	.word	0x2000db0d
 8013898:	2000dac8 	.word	0x2000dac8
 801389c:	2000daf0 	.word	0x2000daf0
 80138a0:	0801db48 	.word	0x0801db48
 80138a4:	0801db60 	.word	0x0801db60
        } else {
          pcb->unacked = rseg->next;
 80138a8:	69fb      	ldr	r3, [r7, #28]
 80138aa:	681a      	ldr	r2, [r3, #0]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80138b0:	69f8      	ldr	r0, [r7, #28]
 80138b2:	f7fe fc54 	bl	801215e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d104      	bne.n	80138c8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80138c4:	861a      	strh	r2, [r3, #48]	; 0x30
 80138c6:	e006      	b.n	80138d6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2200      	movs	r2, #0
 80138cc:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	2200      	movs	r2, #0
 80138d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d00a      	beq.n	80138f6 <tcp_process+0x30a>
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80138e6:	687a      	ldr	r2, [r7, #4]
 80138e8:	6910      	ldr	r0, [r2, #16]
 80138ea:	2200      	movs	r2, #0
 80138ec:	6879      	ldr	r1, [r7, #4]
 80138ee:	4798      	blx	r3
 80138f0:	4603      	mov	r3, r0
 80138f2:	76bb      	strb	r3, [r7, #26]
 80138f4:	e001      	b.n	80138fa <tcp_process+0x30e>
 80138f6:	2300      	movs	r3, #0
 80138f8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80138fa:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80138fe:	f113 0f0d 	cmn.w	r3, #13
 8013902:	d102      	bne.n	801390a <tcp_process+0x31e>
          return ERR_ABRT;
 8013904:	f06f 030c 	mvn.w	r3, #12
 8013908:	e250      	b.n	8013dac <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	8b5b      	ldrh	r3, [r3, #26]
 801390e:	f043 0302 	orr.w	r3, r3, #2
 8013912:	b29a      	uxth	r2, r3
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013918:	e23a      	b.n	8013d90 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801391a:	4b98      	ldr	r3, [pc, #608]	; (8013b7c <tcp_process+0x590>)
 801391c:	781b      	ldrb	r3, [r3, #0]
 801391e:	f003 0310 	and.w	r3, r3, #16
 8013922:	2b00      	cmp	r3, #0
 8013924:	f000 8234 	beq.w	8013d90 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013928:	4b95      	ldr	r3, [pc, #596]	; (8013b80 <tcp_process+0x594>)
 801392a:	6819      	ldr	r1, [r3, #0]
 801392c:	4b95      	ldr	r3, [pc, #596]	; (8013b84 <tcp_process+0x598>)
 801392e:	881b      	ldrh	r3, [r3, #0]
 8013930:	461a      	mov	r2, r3
 8013932:	4b95      	ldr	r3, [pc, #596]	; (8013b88 <tcp_process+0x59c>)
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013938:	4b94      	ldr	r3, [pc, #592]	; (8013b8c <tcp_process+0x5a0>)
 801393a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801393c:	885b      	ldrh	r3, [r3, #2]
 801393e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013940:	4a92      	ldr	r2, [pc, #584]	; (8013b8c <tcp_process+0x5a0>)
 8013942:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013944:	8812      	ldrh	r2, [r2, #0]
 8013946:	b292      	uxth	r2, r2
 8013948:	9202      	str	r2, [sp, #8]
 801394a:	9301      	str	r3, [sp, #4]
 801394c:	4b90      	ldr	r3, [pc, #576]	; (8013b90 <tcp_process+0x5a4>)
 801394e:	9300      	str	r3, [sp, #0]
 8013950:	4b90      	ldr	r3, [pc, #576]	; (8013b94 <tcp_process+0x5a8>)
 8013952:	4602      	mov	r2, r0
 8013954:	6878      	ldr	r0, [r7, #4]
 8013956:	f003 f8dd 	bl	8016b14 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013960:	2b05      	cmp	r3, #5
 8013962:	f200 8215 	bhi.w	8013d90 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2200      	movs	r2, #0
 801396a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801396c:	6878      	ldr	r0, [r7, #4]
 801396e:	f002 fea7 	bl	80166c0 <tcp_rexmit_rto>
      break;
 8013972:	e20d      	b.n	8013d90 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8013974:	4b81      	ldr	r3, [pc, #516]	; (8013b7c <tcp_process+0x590>)
 8013976:	781b      	ldrb	r3, [r3, #0]
 8013978:	f003 0310 	and.w	r3, r3, #16
 801397c:	2b00      	cmp	r3, #0
 801397e:	f000 80a1 	beq.w	8013ac4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013982:	4b7f      	ldr	r3, [pc, #508]	; (8013b80 <tcp_process+0x594>)
 8013984:	681a      	ldr	r2, [r3, #0]
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801398a:	1ad3      	subs	r3, r2, r3
 801398c:	3b01      	subs	r3, #1
 801398e:	2b00      	cmp	r3, #0
 8013990:	db7e      	blt.n	8013a90 <tcp_process+0x4a4>
 8013992:	4b7b      	ldr	r3, [pc, #492]	; (8013b80 <tcp_process+0x594>)
 8013994:	681a      	ldr	r2, [r3, #0]
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801399a:	1ad3      	subs	r3, r2, r3
 801399c:	2b00      	cmp	r3, #0
 801399e:	dc77      	bgt.n	8013a90 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	2204      	movs	r2, #4
 80139a4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d102      	bne.n	80139b4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80139ae:	23fa      	movs	r3, #250	; 0xfa
 80139b0:	76bb      	strb	r3, [r7, #26]
 80139b2:	e01d      	b.n	80139f0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80139b8:	699b      	ldr	r3, [r3, #24]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d106      	bne.n	80139cc <tcp_process+0x3e0>
 80139be:	4b76      	ldr	r3, [pc, #472]	; (8013b98 <tcp_process+0x5ac>)
 80139c0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80139c4:	4975      	ldr	r1, [pc, #468]	; (8013b9c <tcp_process+0x5b0>)
 80139c6:	4876      	ldr	r0, [pc, #472]	; (8013ba0 <tcp_process+0x5b4>)
 80139c8:	f006 ffb4 	bl	801a934 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80139d0:	699b      	ldr	r3, [r3, #24]
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d00a      	beq.n	80139ec <tcp_process+0x400>
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80139da:	699b      	ldr	r3, [r3, #24]
 80139dc:	687a      	ldr	r2, [r7, #4]
 80139de:	6910      	ldr	r0, [r2, #16]
 80139e0:	2200      	movs	r2, #0
 80139e2:	6879      	ldr	r1, [r7, #4]
 80139e4:	4798      	blx	r3
 80139e6:	4603      	mov	r3, r0
 80139e8:	76bb      	strb	r3, [r7, #26]
 80139ea:	e001      	b.n	80139f0 <tcp_process+0x404>
 80139ec:	23f0      	movs	r3, #240	; 0xf0
 80139ee:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80139f0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d00a      	beq.n	8013a0e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80139f8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80139fc:	f113 0f0d 	cmn.w	r3, #13
 8013a00:	d002      	beq.n	8013a08 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013a02:	6878      	ldr	r0, [r7, #4]
 8013a04:	f7fd fde2 	bl	80115cc <tcp_abort>
            }
            return ERR_ABRT;
 8013a08:	f06f 030c 	mvn.w	r3, #12
 8013a0c:	e1ce      	b.n	8013dac <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8013a0e:	6878      	ldr	r0, [r7, #4]
 8013a10:	f000 fae0 	bl	8013fd4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013a14:	4b63      	ldr	r3, [pc, #396]	; (8013ba4 <tcp_process+0x5b8>)
 8013a16:	881b      	ldrh	r3, [r3, #0]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d005      	beq.n	8013a28 <tcp_process+0x43c>
            recv_acked--;
 8013a1c:	4b61      	ldr	r3, [pc, #388]	; (8013ba4 <tcp_process+0x5b8>)
 8013a1e:	881b      	ldrh	r3, [r3, #0]
 8013a20:	3b01      	subs	r3, #1
 8013a22:	b29a      	uxth	r2, r3
 8013a24:	4b5f      	ldr	r3, [pc, #380]	; (8013ba4 <tcp_process+0x5b8>)
 8013a26:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a2c:	009a      	lsls	r2, r3, #2
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a32:	005b      	lsls	r3, r3, #1
 8013a34:	f241 111c 	movw	r1, #4380	; 0x111c
 8013a38:	428b      	cmp	r3, r1
 8013a3a:	bf38      	it	cc
 8013a3c:	460b      	movcc	r3, r1
 8013a3e:	429a      	cmp	r2, r3
 8013a40:	d204      	bcs.n	8013a4c <tcp_process+0x460>
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a46:	009b      	lsls	r3, r3, #2
 8013a48:	b29b      	uxth	r3, r3
 8013a4a:	e00d      	b.n	8013a68 <tcp_process+0x47c>
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a50:	005b      	lsls	r3, r3, #1
 8013a52:	f241 121c 	movw	r2, #4380	; 0x111c
 8013a56:	4293      	cmp	r3, r2
 8013a58:	d904      	bls.n	8013a64 <tcp_process+0x478>
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a5e:	005b      	lsls	r3, r3, #1
 8013a60:	b29b      	uxth	r3, r3
 8013a62:	e001      	b.n	8013a68 <tcp_process+0x47c>
 8013a64:	f241 131c 	movw	r3, #4380	; 0x111c
 8013a68:	687a      	ldr	r2, [r7, #4]
 8013a6a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013a6e:	4b4e      	ldr	r3, [pc, #312]	; (8013ba8 <tcp_process+0x5bc>)
 8013a70:	781b      	ldrb	r3, [r3, #0]
 8013a72:	f003 0320 	and.w	r3, r3, #32
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d037      	beq.n	8013aea <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	8b5b      	ldrh	r3, [r3, #26]
 8013a7e:	f043 0302 	orr.w	r3, r3, #2
 8013a82:	b29a      	uxth	r2, r3
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	2207      	movs	r2, #7
 8013a8c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8013a8e:	e02c      	b.n	8013aea <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013a90:	4b3b      	ldr	r3, [pc, #236]	; (8013b80 <tcp_process+0x594>)
 8013a92:	6819      	ldr	r1, [r3, #0]
 8013a94:	4b3b      	ldr	r3, [pc, #236]	; (8013b84 <tcp_process+0x598>)
 8013a96:	881b      	ldrh	r3, [r3, #0]
 8013a98:	461a      	mov	r2, r3
 8013a9a:	4b3b      	ldr	r3, [pc, #236]	; (8013b88 <tcp_process+0x59c>)
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013aa0:	4b3a      	ldr	r3, [pc, #232]	; (8013b8c <tcp_process+0x5a0>)
 8013aa2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013aa4:	885b      	ldrh	r3, [r3, #2]
 8013aa6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013aa8:	4a38      	ldr	r2, [pc, #224]	; (8013b8c <tcp_process+0x5a0>)
 8013aaa:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013aac:	8812      	ldrh	r2, [r2, #0]
 8013aae:	b292      	uxth	r2, r2
 8013ab0:	9202      	str	r2, [sp, #8]
 8013ab2:	9301      	str	r3, [sp, #4]
 8013ab4:	4b36      	ldr	r3, [pc, #216]	; (8013b90 <tcp_process+0x5a4>)
 8013ab6:	9300      	str	r3, [sp, #0]
 8013ab8:	4b36      	ldr	r3, [pc, #216]	; (8013b94 <tcp_process+0x5a8>)
 8013aba:	4602      	mov	r2, r0
 8013abc:	6878      	ldr	r0, [r7, #4]
 8013abe:	f003 f829 	bl	8016b14 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8013ac2:	e167      	b.n	8013d94 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013ac4:	4b2d      	ldr	r3, [pc, #180]	; (8013b7c <tcp_process+0x590>)
 8013ac6:	781b      	ldrb	r3, [r3, #0]
 8013ac8:	f003 0302 	and.w	r3, r3, #2
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	f000 8161 	beq.w	8013d94 <tcp_process+0x7a8>
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ad6:	1e5a      	subs	r2, r3, #1
 8013ad8:	4b2b      	ldr	r3, [pc, #172]	; (8013b88 <tcp_process+0x59c>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	429a      	cmp	r2, r3
 8013ade:	f040 8159 	bne.w	8013d94 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013ae2:	6878      	ldr	r0, [r7, #4]
 8013ae4:	f002 fe0e 	bl	8016704 <tcp_rexmit>
      break;
 8013ae8:	e154      	b.n	8013d94 <tcp_process+0x7a8>
 8013aea:	e153      	b.n	8013d94 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013aec:	6878      	ldr	r0, [r7, #4]
 8013aee:	f000 fa71 	bl	8013fd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013af2:	4b2d      	ldr	r3, [pc, #180]	; (8013ba8 <tcp_process+0x5bc>)
 8013af4:	781b      	ldrb	r3, [r3, #0]
 8013af6:	f003 0320 	and.w	r3, r3, #32
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	f000 814c 	beq.w	8013d98 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	8b5b      	ldrh	r3, [r3, #26]
 8013b04:	f043 0302 	orr.w	r3, r3, #2
 8013b08:	b29a      	uxth	r2, r3
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2207      	movs	r2, #7
 8013b12:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013b14:	e140      	b.n	8013d98 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013b16:	6878      	ldr	r0, [r7, #4]
 8013b18:	f000 fa5c 	bl	8013fd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013b1c:	4b22      	ldr	r3, [pc, #136]	; (8013ba8 <tcp_process+0x5bc>)
 8013b1e:	781b      	ldrb	r3, [r3, #0]
 8013b20:	f003 0320 	and.w	r3, r3, #32
 8013b24:	2b00      	cmp	r3, #0
 8013b26:	d071      	beq.n	8013c0c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013b28:	4b14      	ldr	r3, [pc, #80]	; (8013b7c <tcp_process+0x590>)
 8013b2a:	781b      	ldrb	r3, [r3, #0]
 8013b2c:	f003 0310 	and.w	r3, r3, #16
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d060      	beq.n	8013bf6 <tcp_process+0x60a>
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013b38:	4b11      	ldr	r3, [pc, #68]	; (8013b80 <tcp_process+0x594>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	429a      	cmp	r2, r3
 8013b3e:	d15a      	bne.n	8013bf6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d156      	bne.n	8013bf6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	8b5b      	ldrh	r3, [r3, #26]
 8013b4c:	f043 0302 	orr.w	r3, r3, #2
 8013b50:	b29a      	uxth	r2, r3
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7fe fdbc 	bl	80126d4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8013b5c:	4b13      	ldr	r3, [pc, #76]	; (8013bac <tcp_process+0x5c0>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	687a      	ldr	r2, [r7, #4]
 8013b62:	429a      	cmp	r2, r3
 8013b64:	d105      	bne.n	8013b72 <tcp_process+0x586>
 8013b66:	4b11      	ldr	r3, [pc, #68]	; (8013bac <tcp_process+0x5c0>)
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	68db      	ldr	r3, [r3, #12]
 8013b6c:	4a0f      	ldr	r2, [pc, #60]	; (8013bac <tcp_process+0x5c0>)
 8013b6e:	6013      	str	r3, [r2, #0]
 8013b70:	e02e      	b.n	8013bd0 <tcp_process+0x5e4>
 8013b72:	4b0e      	ldr	r3, [pc, #56]	; (8013bac <tcp_process+0x5c0>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	617b      	str	r3, [r7, #20]
 8013b78:	e027      	b.n	8013bca <tcp_process+0x5de>
 8013b7a:	bf00      	nop
 8013b7c:	2000db0c 	.word	0x2000db0c
 8013b80:	2000db04 	.word	0x2000db04
 8013b84:	2000db0a 	.word	0x2000db0a
 8013b88:	2000db00 	.word	0x2000db00
 8013b8c:	2000daf0 	.word	0x2000daf0
 8013b90:	2000a384 	.word	0x2000a384
 8013b94:	2000a388 	.word	0x2000a388
 8013b98:	0801d8d4 	.word	0x0801d8d4
 8013b9c:	0801db74 	.word	0x0801db74
 8013ba0:	0801d920 	.word	0x0801d920
 8013ba4:	2000db08 	.word	0x2000db08
 8013ba8:	2000db0d 	.word	0x2000db0d
 8013bac:	2000dad4 	.word	0x2000dad4
 8013bb0:	697b      	ldr	r3, [r7, #20]
 8013bb2:	68db      	ldr	r3, [r3, #12]
 8013bb4:	687a      	ldr	r2, [r7, #4]
 8013bb6:	429a      	cmp	r2, r3
 8013bb8:	d104      	bne.n	8013bc4 <tcp_process+0x5d8>
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	68da      	ldr	r2, [r3, #12]
 8013bbe:	697b      	ldr	r3, [r7, #20]
 8013bc0:	60da      	str	r2, [r3, #12]
 8013bc2:	e005      	b.n	8013bd0 <tcp_process+0x5e4>
 8013bc4:	697b      	ldr	r3, [r7, #20]
 8013bc6:	68db      	ldr	r3, [r3, #12]
 8013bc8:	617b      	str	r3, [r7, #20]
 8013bca:	697b      	ldr	r3, [r7, #20]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d1ef      	bne.n	8013bb0 <tcp_process+0x5c4>
 8013bd0:	687b      	ldr	r3, [r7, #4]
 8013bd2:	2200      	movs	r2, #0
 8013bd4:	60da      	str	r2, [r3, #12]
 8013bd6:	4b77      	ldr	r3, [pc, #476]	; (8013db4 <tcp_process+0x7c8>)
 8013bd8:	2201      	movs	r2, #1
 8013bda:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	220a      	movs	r2, #10
 8013be0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013be2:	4b75      	ldr	r3, [pc, #468]	; (8013db8 <tcp_process+0x7cc>)
 8013be4:	681a      	ldr	r2, [r3, #0]
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	60da      	str	r2, [r3, #12]
 8013bea:	4a73      	ldr	r2, [pc, #460]	; (8013db8 <tcp_process+0x7cc>)
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	6013      	str	r3, [r2, #0]
 8013bf0:	f003 f952 	bl	8016e98 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013bf4:	e0d2      	b.n	8013d9c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	8b5b      	ldrh	r3, [r3, #26]
 8013bfa:	f043 0302 	orr.w	r3, r3, #2
 8013bfe:	b29a      	uxth	r2, r3
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	2208      	movs	r2, #8
 8013c08:	751a      	strb	r2, [r3, #20]
      break;
 8013c0a:	e0c7      	b.n	8013d9c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013c0c:	4b6b      	ldr	r3, [pc, #428]	; (8013dbc <tcp_process+0x7d0>)
 8013c0e:	781b      	ldrb	r3, [r3, #0]
 8013c10:	f003 0310 	and.w	r3, r3, #16
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	f000 80c1 	beq.w	8013d9c <tcp_process+0x7b0>
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013c1e:	4b68      	ldr	r3, [pc, #416]	; (8013dc0 <tcp_process+0x7d4>)
 8013c20:	681b      	ldr	r3, [r3, #0]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	f040 80ba 	bne.w	8013d9c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	f040 80b5 	bne.w	8013d9c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	2206      	movs	r2, #6
 8013c36:	751a      	strb	r2, [r3, #20]
      break;
 8013c38:	e0b0      	b.n	8013d9c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013c3a:	6878      	ldr	r0, [r7, #4]
 8013c3c:	f000 f9ca 	bl	8013fd4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013c40:	4b60      	ldr	r3, [pc, #384]	; (8013dc4 <tcp_process+0x7d8>)
 8013c42:	781b      	ldrb	r3, [r3, #0]
 8013c44:	f003 0320 	and.w	r3, r3, #32
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	f000 80a9 	beq.w	8013da0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	8b5b      	ldrh	r3, [r3, #26]
 8013c52:	f043 0302 	orr.w	r3, r3, #2
 8013c56:	b29a      	uxth	r2, r3
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013c5c:	6878      	ldr	r0, [r7, #4]
 8013c5e:	f7fe fd39 	bl	80126d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013c62:	4b59      	ldr	r3, [pc, #356]	; (8013dc8 <tcp_process+0x7dc>)
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	687a      	ldr	r2, [r7, #4]
 8013c68:	429a      	cmp	r2, r3
 8013c6a:	d105      	bne.n	8013c78 <tcp_process+0x68c>
 8013c6c:	4b56      	ldr	r3, [pc, #344]	; (8013dc8 <tcp_process+0x7dc>)
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	68db      	ldr	r3, [r3, #12]
 8013c72:	4a55      	ldr	r2, [pc, #340]	; (8013dc8 <tcp_process+0x7dc>)
 8013c74:	6013      	str	r3, [r2, #0]
 8013c76:	e013      	b.n	8013ca0 <tcp_process+0x6b4>
 8013c78:	4b53      	ldr	r3, [pc, #332]	; (8013dc8 <tcp_process+0x7dc>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	613b      	str	r3, [r7, #16]
 8013c7e:	e00c      	b.n	8013c9a <tcp_process+0x6ae>
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	68db      	ldr	r3, [r3, #12]
 8013c84:	687a      	ldr	r2, [r7, #4]
 8013c86:	429a      	cmp	r2, r3
 8013c88:	d104      	bne.n	8013c94 <tcp_process+0x6a8>
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	68da      	ldr	r2, [r3, #12]
 8013c8e:	693b      	ldr	r3, [r7, #16]
 8013c90:	60da      	str	r2, [r3, #12]
 8013c92:	e005      	b.n	8013ca0 <tcp_process+0x6b4>
 8013c94:	693b      	ldr	r3, [r7, #16]
 8013c96:	68db      	ldr	r3, [r3, #12]
 8013c98:	613b      	str	r3, [r7, #16]
 8013c9a:	693b      	ldr	r3, [r7, #16]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d1ef      	bne.n	8013c80 <tcp_process+0x694>
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	60da      	str	r2, [r3, #12]
 8013ca6:	4b43      	ldr	r3, [pc, #268]	; (8013db4 <tcp_process+0x7c8>)
 8013ca8:	2201      	movs	r2, #1
 8013caa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	220a      	movs	r2, #10
 8013cb0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013cb2:	4b41      	ldr	r3, [pc, #260]	; (8013db8 <tcp_process+0x7cc>)
 8013cb4:	681a      	ldr	r2, [r3, #0]
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	60da      	str	r2, [r3, #12]
 8013cba:	4a3f      	ldr	r2, [pc, #252]	; (8013db8 <tcp_process+0x7cc>)
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	6013      	str	r3, [r2, #0]
 8013cc0:	f003 f8ea 	bl	8016e98 <tcp_timer_needed>
      }
      break;
 8013cc4:	e06c      	b.n	8013da0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013cc6:	6878      	ldr	r0, [r7, #4]
 8013cc8:	f000 f984 	bl	8013fd4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013ccc:	4b3b      	ldr	r3, [pc, #236]	; (8013dbc <tcp_process+0x7d0>)
 8013cce:	781b      	ldrb	r3, [r3, #0]
 8013cd0:	f003 0310 	and.w	r3, r3, #16
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d065      	beq.n	8013da4 <tcp_process+0x7b8>
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013cdc:	4b38      	ldr	r3, [pc, #224]	; (8013dc0 <tcp_process+0x7d4>)
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	429a      	cmp	r2, r3
 8013ce2:	d15f      	bne.n	8013da4 <tcp_process+0x7b8>
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d15b      	bne.n	8013da4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f7fe fcf1 	bl	80126d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013cf2:	4b35      	ldr	r3, [pc, #212]	; (8013dc8 <tcp_process+0x7dc>)
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	687a      	ldr	r2, [r7, #4]
 8013cf8:	429a      	cmp	r2, r3
 8013cfa:	d105      	bne.n	8013d08 <tcp_process+0x71c>
 8013cfc:	4b32      	ldr	r3, [pc, #200]	; (8013dc8 <tcp_process+0x7dc>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	68db      	ldr	r3, [r3, #12]
 8013d02:	4a31      	ldr	r2, [pc, #196]	; (8013dc8 <tcp_process+0x7dc>)
 8013d04:	6013      	str	r3, [r2, #0]
 8013d06:	e013      	b.n	8013d30 <tcp_process+0x744>
 8013d08:	4b2f      	ldr	r3, [pc, #188]	; (8013dc8 <tcp_process+0x7dc>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	60fb      	str	r3, [r7, #12]
 8013d0e:	e00c      	b.n	8013d2a <tcp_process+0x73e>
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	68db      	ldr	r3, [r3, #12]
 8013d14:	687a      	ldr	r2, [r7, #4]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d104      	bne.n	8013d24 <tcp_process+0x738>
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	68da      	ldr	r2, [r3, #12]
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	60da      	str	r2, [r3, #12]
 8013d22:	e005      	b.n	8013d30 <tcp_process+0x744>
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	68db      	ldr	r3, [r3, #12]
 8013d28:	60fb      	str	r3, [r7, #12]
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d1ef      	bne.n	8013d10 <tcp_process+0x724>
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	2200      	movs	r2, #0
 8013d34:	60da      	str	r2, [r3, #12]
 8013d36:	4b1f      	ldr	r3, [pc, #124]	; (8013db4 <tcp_process+0x7c8>)
 8013d38:	2201      	movs	r2, #1
 8013d3a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	220a      	movs	r2, #10
 8013d40:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013d42:	4b1d      	ldr	r3, [pc, #116]	; (8013db8 <tcp_process+0x7cc>)
 8013d44:	681a      	ldr	r2, [r3, #0]
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	60da      	str	r2, [r3, #12]
 8013d4a:	4a1b      	ldr	r2, [pc, #108]	; (8013db8 <tcp_process+0x7cc>)
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	6013      	str	r3, [r2, #0]
 8013d50:	f003 f8a2 	bl	8016e98 <tcp_timer_needed>
      }
      break;
 8013d54:	e026      	b.n	8013da4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013d56:	6878      	ldr	r0, [r7, #4]
 8013d58:	f000 f93c 	bl	8013fd4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013d5c:	4b17      	ldr	r3, [pc, #92]	; (8013dbc <tcp_process+0x7d0>)
 8013d5e:	781b      	ldrb	r3, [r3, #0]
 8013d60:	f003 0310 	and.w	r3, r3, #16
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d01f      	beq.n	8013da8 <tcp_process+0x7bc>
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013d6c:	4b14      	ldr	r3, [pc, #80]	; (8013dc0 <tcp_process+0x7d4>)
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	429a      	cmp	r2, r3
 8013d72:	d119      	bne.n	8013da8 <tcp_process+0x7bc>
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d115      	bne.n	8013da8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013d7c:	4b11      	ldr	r3, [pc, #68]	; (8013dc4 <tcp_process+0x7d8>)
 8013d7e:	781b      	ldrb	r3, [r3, #0]
 8013d80:	f043 0310 	orr.w	r3, r3, #16
 8013d84:	b2da      	uxtb	r2, r3
 8013d86:	4b0f      	ldr	r3, [pc, #60]	; (8013dc4 <tcp_process+0x7d8>)
 8013d88:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013d8a:	e00d      	b.n	8013da8 <tcp_process+0x7bc>
    default:
      break;
 8013d8c:	bf00      	nop
 8013d8e:	e00c      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013d90:	bf00      	nop
 8013d92:	e00a      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013d94:	bf00      	nop
 8013d96:	e008      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013d98:	bf00      	nop
 8013d9a:	e006      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013d9c:	bf00      	nop
 8013d9e:	e004      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013da0:	bf00      	nop
 8013da2:	e002      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013da4:	bf00      	nop
 8013da6:	e000      	b.n	8013daa <tcp_process+0x7be>
      break;
 8013da8:	bf00      	nop
  }
  return ERR_OK;
 8013daa:	2300      	movs	r3, #0
}
 8013dac:	4618      	mov	r0, r3
 8013dae:	3724      	adds	r7, #36	; 0x24
 8013db0:	46bd      	mov	sp, r7
 8013db2:	bd90      	pop	{r4, r7, pc}
 8013db4:	2000dadc 	.word	0x2000dadc
 8013db8:	2000dad8 	.word	0x2000dad8
 8013dbc:	2000db0c 	.word	0x2000db0c
 8013dc0:	2000db04 	.word	0x2000db04
 8013dc4:	2000db0d 	.word	0x2000db0d
 8013dc8:	2000dad4 	.word	0x2000dad4

08013dcc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013dcc:	b590      	push	{r4, r7, lr}
 8013dce:	b085      	sub	sp, #20
 8013dd0:	af00      	add	r7, sp, #0
 8013dd2:	6078      	str	r0, [r7, #4]
 8013dd4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d106      	bne.n	8013dea <tcp_oos_insert_segment+0x1e>
 8013ddc:	4b3b      	ldr	r3, [pc, #236]	; (8013ecc <tcp_oos_insert_segment+0x100>)
 8013dde:	f240 421f 	movw	r2, #1055	; 0x41f
 8013de2:	493b      	ldr	r1, [pc, #236]	; (8013ed0 <tcp_oos_insert_segment+0x104>)
 8013de4:	483b      	ldr	r0, [pc, #236]	; (8013ed4 <tcp_oos_insert_segment+0x108>)
 8013de6:	f006 fda5 	bl	801a934 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	68db      	ldr	r3, [r3, #12]
 8013dee:	899b      	ldrh	r3, [r3, #12]
 8013df0:	b29b      	uxth	r3, r3
 8013df2:	4618      	mov	r0, r3
 8013df4:	f7fb faa2 	bl	800f33c <lwip_htons>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	b2db      	uxtb	r3, r3
 8013dfc:	f003 0301 	and.w	r3, r3, #1
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d028      	beq.n	8013e56 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013e04:	6838      	ldr	r0, [r7, #0]
 8013e06:	f7fe f995 	bl	8012134 <tcp_segs_free>
    next = NULL;
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	603b      	str	r3, [r7, #0]
 8013e0e:	e056      	b.n	8013ebe <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	68db      	ldr	r3, [r3, #12]
 8013e14:	899b      	ldrh	r3, [r3, #12]
 8013e16:	b29b      	uxth	r3, r3
 8013e18:	4618      	mov	r0, r3
 8013e1a:	f7fb fa8f 	bl	800f33c <lwip_htons>
 8013e1e:	4603      	mov	r3, r0
 8013e20:	b2db      	uxtb	r3, r3
 8013e22:	f003 0301 	and.w	r3, r3, #1
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d00d      	beq.n	8013e46 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	68db      	ldr	r3, [r3, #12]
 8013e2e:	899b      	ldrh	r3, [r3, #12]
 8013e30:	b29c      	uxth	r4, r3
 8013e32:	2001      	movs	r0, #1
 8013e34:	f7fb fa82 	bl	800f33c <lwip_htons>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	461a      	mov	r2, r3
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	68db      	ldr	r3, [r3, #12]
 8013e40:	4322      	orrs	r2, r4
 8013e42:	b292      	uxth	r2, r2
 8013e44:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013e50:	68f8      	ldr	r0, [r7, #12]
 8013e52:	f7fe f984 	bl	801215e <tcp_seg_free>
    while (next &&
 8013e56:	683b      	ldr	r3, [r7, #0]
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	d00e      	beq.n	8013e7a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	891b      	ldrh	r3, [r3, #8]
 8013e60:	461a      	mov	r2, r3
 8013e62:	4b1d      	ldr	r3, [pc, #116]	; (8013ed8 <tcp_oos_insert_segment+0x10c>)
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	441a      	add	r2, r3
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	68db      	ldr	r3, [r3, #12]
 8013e6c:	685b      	ldr	r3, [r3, #4]
 8013e6e:	6839      	ldr	r1, [r7, #0]
 8013e70:	8909      	ldrh	r1, [r1, #8]
 8013e72:	440b      	add	r3, r1
 8013e74:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	daca      	bge.n	8013e10 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013e7a:	683b      	ldr	r3, [r7, #0]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d01e      	beq.n	8013ebe <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	891b      	ldrh	r3, [r3, #8]
 8013e84:	461a      	mov	r2, r3
 8013e86:	4b14      	ldr	r3, [pc, #80]	; (8013ed8 <tcp_oos_insert_segment+0x10c>)
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	441a      	add	r2, r3
 8013e8c:	683b      	ldr	r3, [r7, #0]
 8013e8e:	68db      	ldr	r3, [r3, #12]
 8013e90:	685b      	ldr	r3, [r3, #4]
 8013e92:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	dd12      	ble.n	8013ebe <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013e98:	683b      	ldr	r3, [r7, #0]
 8013e9a:	68db      	ldr	r3, [r3, #12]
 8013e9c:	685b      	ldr	r3, [r3, #4]
 8013e9e:	b29a      	uxth	r2, r3
 8013ea0:	4b0d      	ldr	r3, [pc, #52]	; (8013ed8 <tcp_oos_insert_segment+0x10c>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	b29b      	uxth	r3, r3
 8013ea6:	1ad3      	subs	r3, r2, r3
 8013ea8:	b29a      	uxth	r2, r3
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013eae:	687b      	ldr	r3, [r7, #4]
 8013eb0:	685a      	ldr	r2, [r3, #4]
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	891b      	ldrh	r3, [r3, #8]
 8013eb6:	4619      	mov	r1, r3
 8013eb8:	4610      	mov	r0, r2
 8013eba:	f7fc fc01 	bl	80106c0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	683a      	ldr	r2, [r7, #0]
 8013ec2:	601a      	str	r2, [r3, #0]
}
 8013ec4:	bf00      	nop
 8013ec6:	3714      	adds	r7, #20
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	bd90      	pop	{r4, r7, pc}
 8013ecc:	0801d8d4 	.word	0x0801d8d4
 8013ed0:	0801db94 	.word	0x0801db94
 8013ed4:	0801d920 	.word	0x0801d920
 8013ed8:	2000db00 	.word	0x2000db00

08013edc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013edc:	b5b0      	push	{r4, r5, r7, lr}
 8013ede:	b086      	sub	sp, #24
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	60f8      	str	r0, [r7, #12]
 8013ee4:	60b9      	str	r1, [r7, #8]
 8013ee6:	607a      	str	r2, [r7, #4]
 8013ee8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013eea:	e03e      	b.n	8013f6a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013eec:	68bb      	ldr	r3, [r7, #8]
 8013eee:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013ef6:	697b      	ldr	r3, [r7, #20]
 8013ef8:	685b      	ldr	r3, [r3, #4]
 8013efa:	4618      	mov	r0, r3
 8013efc:	f7fc fdf4 	bl	8010ae8 <pbuf_clen>
 8013f00:	4603      	mov	r3, r0
 8013f02:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013f0a:	8a7a      	ldrh	r2, [r7, #18]
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	d906      	bls.n	8013f1e <tcp_free_acked_segments+0x42>
 8013f10:	4b2a      	ldr	r3, [pc, #168]	; (8013fbc <tcp_free_acked_segments+0xe0>)
 8013f12:	f240 4257 	movw	r2, #1111	; 0x457
 8013f16:	492a      	ldr	r1, [pc, #168]	; (8013fc0 <tcp_free_acked_segments+0xe4>)
 8013f18:	482a      	ldr	r0, [pc, #168]	; (8013fc4 <tcp_free_acked_segments+0xe8>)
 8013f1a:	f006 fd0b 	bl	801a934 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013f24:	8a7b      	ldrh	r3, [r7, #18]
 8013f26:	1ad3      	subs	r3, r2, r3
 8013f28:	b29a      	uxth	r2, r3
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	891a      	ldrh	r2, [r3, #8]
 8013f34:	4b24      	ldr	r3, [pc, #144]	; (8013fc8 <tcp_free_acked_segments+0xec>)
 8013f36:	881b      	ldrh	r3, [r3, #0]
 8013f38:	4413      	add	r3, r2
 8013f3a:	b29a      	uxth	r2, r3
 8013f3c:	4b22      	ldr	r3, [pc, #136]	; (8013fc8 <tcp_free_acked_segments+0xec>)
 8013f3e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013f40:	6978      	ldr	r0, [r7, #20]
 8013f42:	f7fe f90c 	bl	801215e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d00c      	beq.n	8013f6a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013f50:	68bb      	ldr	r3, [r7, #8]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d109      	bne.n	8013f6a <tcp_free_acked_segments+0x8e>
 8013f56:	683b      	ldr	r3, [r7, #0]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d106      	bne.n	8013f6a <tcp_free_acked_segments+0x8e>
 8013f5c:	4b17      	ldr	r3, [pc, #92]	; (8013fbc <tcp_free_acked_segments+0xe0>)
 8013f5e:	f240 4261 	movw	r2, #1121	; 0x461
 8013f62:	491a      	ldr	r1, [pc, #104]	; (8013fcc <tcp_free_acked_segments+0xf0>)
 8013f64:	4817      	ldr	r0, [pc, #92]	; (8013fc4 <tcp_free_acked_segments+0xe8>)
 8013f66:	f006 fce5 	bl	801a934 <iprintf>
  while (seg_list != NULL &&
 8013f6a:	68bb      	ldr	r3, [r7, #8]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d020      	beq.n	8013fb2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013f70:	68bb      	ldr	r3, [r7, #8]
 8013f72:	68db      	ldr	r3, [r3, #12]
 8013f74:	685b      	ldr	r3, [r3, #4]
 8013f76:	4618      	mov	r0, r3
 8013f78:	f7fb f9f5 	bl	800f366 <lwip_htonl>
 8013f7c:	4604      	mov	r4, r0
 8013f7e:	68bb      	ldr	r3, [r7, #8]
 8013f80:	891b      	ldrh	r3, [r3, #8]
 8013f82:	461d      	mov	r5, r3
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	68db      	ldr	r3, [r3, #12]
 8013f88:	899b      	ldrh	r3, [r3, #12]
 8013f8a:	b29b      	uxth	r3, r3
 8013f8c:	4618      	mov	r0, r3
 8013f8e:	f7fb f9d5 	bl	800f33c <lwip_htons>
 8013f92:	4603      	mov	r3, r0
 8013f94:	b2db      	uxtb	r3, r3
 8013f96:	f003 0303 	and.w	r3, r3, #3
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d001      	beq.n	8013fa2 <tcp_free_acked_segments+0xc6>
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	e000      	b.n	8013fa4 <tcp_free_acked_segments+0xc8>
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	442b      	add	r3, r5
 8013fa6:	18e2      	adds	r2, r4, r3
 8013fa8:	4b09      	ldr	r3, [pc, #36]	; (8013fd0 <tcp_free_acked_segments+0xf4>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	dd9c      	ble.n	8013eec <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013fb2:	68bb      	ldr	r3, [r7, #8]
}
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	3718      	adds	r7, #24
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bdb0      	pop	{r4, r5, r7, pc}
 8013fbc:	0801d8d4 	.word	0x0801d8d4
 8013fc0:	0801dbbc 	.word	0x0801dbbc
 8013fc4:	0801d920 	.word	0x0801d920
 8013fc8:	2000db08 	.word	0x2000db08
 8013fcc:	0801dbe4 	.word	0x0801dbe4
 8013fd0:	2000db04 	.word	0x2000db04

08013fd4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013fd4:	b5b0      	push	{r4, r5, r7, lr}
 8013fd6:	b094      	sub	sp, #80	; 0x50
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013fdc:	2300      	movs	r3, #0
 8013fde:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d106      	bne.n	8013ff4 <tcp_receive+0x20>
 8013fe6:	4b91      	ldr	r3, [pc, #580]	; (801422c <tcp_receive+0x258>)
 8013fe8:	f240 427b 	movw	r2, #1147	; 0x47b
 8013fec:	4990      	ldr	r1, [pc, #576]	; (8014230 <tcp_receive+0x25c>)
 8013fee:	4891      	ldr	r0, [pc, #580]	; (8014234 <tcp_receive+0x260>)
 8013ff0:	f006 fca0 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	7d1b      	ldrb	r3, [r3, #20]
 8013ff8:	2b03      	cmp	r3, #3
 8013ffa:	d806      	bhi.n	801400a <tcp_receive+0x36>
 8013ffc:	4b8b      	ldr	r3, [pc, #556]	; (801422c <tcp_receive+0x258>)
 8013ffe:	f240 427c 	movw	r2, #1148	; 0x47c
 8014002:	498d      	ldr	r1, [pc, #564]	; (8014238 <tcp_receive+0x264>)
 8014004:	488b      	ldr	r0, [pc, #556]	; (8014234 <tcp_receive+0x260>)
 8014006:	f006 fc95 	bl	801a934 <iprintf>

  if (flags & TCP_ACK) {
 801400a:	4b8c      	ldr	r3, [pc, #560]	; (801423c <tcp_receive+0x268>)
 801400c:	781b      	ldrb	r3, [r3, #0]
 801400e:	f003 0310 	and.w	r3, r3, #16
 8014012:	2b00      	cmp	r3, #0
 8014014:	f000 8264 	beq.w	80144e0 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801401e:	461a      	mov	r2, r3
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014024:	4413      	add	r3, r2
 8014026:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801402c:	4b84      	ldr	r3, [pc, #528]	; (8014240 <tcp_receive+0x26c>)
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	1ad3      	subs	r3, r2, r3
 8014032:	2b00      	cmp	r3, #0
 8014034:	db1b      	blt.n	801406e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801403a:	4b81      	ldr	r3, [pc, #516]	; (8014240 <tcp_receive+0x26c>)
 801403c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801403e:	429a      	cmp	r2, r3
 8014040:	d106      	bne.n	8014050 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014046:	4b7f      	ldr	r3, [pc, #508]	; (8014244 <tcp_receive+0x270>)
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	1ad3      	subs	r3, r2, r3
 801404c:	2b00      	cmp	r3, #0
 801404e:	db0e      	blt.n	801406e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014054:	4b7b      	ldr	r3, [pc, #492]	; (8014244 <tcp_receive+0x270>)
 8014056:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014058:	429a      	cmp	r2, r3
 801405a:	d125      	bne.n	80140a8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801405c:	4b7a      	ldr	r3, [pc, #488]	; (8014248 <tcp_receive+0x274>)
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	89db      	ldrh	r3, [r3, #14]
 8014062:	b29a      	uxth	r2, r3
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801406a:	429a      	cmp	r2, r3
 801406c:	d91c      	bls.n	80140a8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801406e:	4b76      	ldr	r3, [pc, #472]	; (8014248 <tcp_receive+0x274>)
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	89db      	ldrh	r3, [r3, #14]
 8014074:	b29a      	uxth	r2, r3
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014088:	429a      	cmp	r2, r3
 801408a:	d205      	bcs.n	8014098 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8014098:	4b69      	ldr	r3, [pc, #420]	; (8014240 <tcp_receive+0x26c>)
 801409a:	681a      	ldr	r2, [r3, #0]
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80140a0:	4b68      	ldr	r3, [pc, #416]	; (8014244 <tcp_receive+0x270>)
 80140a2:	681a      	ldr	r2, [r3, #0]
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80140a8:	4b66      	ldr	r3, [pc, #408]	; (8014244 <tcp_receive+0x270>)
 80140aa:	681a      	ldr	r2, [r3, #0]
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80140b0:	1ad3      	subs	r3, r2, r3
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	dc58      	bgt.n	8014168 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80140b6:	4b65      	ldr	r3, [pc, #404]	; (801424c <tcp_receive+0x278>)
 80140b8:	881b      	ldrh	r3, [r3, #0]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d14b      	bne.n	8014156 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80140c2:	687a      	ldr	r2, [r7, #4]
 80140c4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80140c8:	4413      	add	r3, r2
 80140ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80140cc:	429a      	cmp	r2, r3
 80140ce:	d142      	bne.n	8014156 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	db3d      	blt.n	8014156 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80140de:	4b59      	ldr	r3, [pc, #356]	; (8014244 <tcp_receive+0x270>)
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	429a      	cmp	r2, r3
 80140e4:	d137      	bne.n	8014156 <tcp_receive+0x182>
              found_dupack = 1;
 80140e6:	2301      	movs	r3, #1
 80140e8:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80140f0:	2bff      	cmp	r3, #255	; 0xff
 80140f2:	d007      	beq.n	8014104 <tcp_receive+0x130>
                ++pcb->dupacks;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80140fa:	3301      	adds	r3, #1
 80140fc:	b2da      	uxtb	r2, r3
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801410a:	2b03      	cmp	r3, #3
 801410c:	d91b      	bls.n	8014146 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014118:	4413      	add	r3, r2
 801411a:	b29a      	uxth	r2, r3
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014122:	429a      	cmp	r2, r3
 8014124:	d30a      	bcc.n	801413c <tcp_receive+0x168>
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014130:	4413      	add	r3, r2
 8014132:	b29a      	uxth	r2, r3
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801413a:	e004      	b.n	8014146 <tcp_receive+0x172>
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014142:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801414c:	2b02      	cmp	r3, #2
 801414e:	d902      	bls.n	8014156 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014150:	6878      	ldr	r0, [r7, #4]
 8014152:	f002 fb43 	bl	80167dc <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014156:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014158:	2b00      	cmp	r3, #0
 801415a:	f040 8161 	bne.w	8014420 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2200      	movs	r2, #0
 8014162:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014166:	e15b      	b.n	8014420 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014168:	4b36      	ldr	r3, [pc, #216]	; (8014244 <tcp_receive+0x270>)
 801416a:	681a      	ldr	r2, [r3, #0]
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014170:	1ad3      	subs	r3, r2, r3
 8014172:	3b01      	subs	r3, #1
 8014174:	2b00      	cmp	r3, #0
 8014176:	f2c0 814e 	blt.w	8014416 <tcp_receive+0x442>
 801417a:	4b32      	ldr	r3, [pc, #200]	; (8014244 <tcp_receive+0x270>)
 801417c:	681a      	ldr	r2, [r3, #0]
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014182:	1ad3      	subs	r3, r2, r3
 8014184:	2b00      	cmp	r3, #0
 8014186:	f300 8146 	bgt.w	8014416 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	8b5b      	ldrh	r3, [r3, #26]
 801418e:	f003 0304 	and.w	r3, r3, #4
 8014192:	2b00      	cmp	r3, #0
 8014194:	d010      	beq.n	80141b8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	8b5b      	ldrh	r3, [r3, #26]
 801419a:	f023 0304 	bic.w	r3, r3, #4
 801419e:	b29a      	uxth	r2, r3
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	2200      	movs	r2, #0
 80141b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	2200      	movs	r2, #0
 80141bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80141c6:	10db      	asrs	r3, r3, #3
 80141c8:	b21b      	sxth	r3, r3
 80141ca:	b29a      	uxth	r2, r3
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	4413      	add	r3, r2
 80141d6:	b29b      	uxth	r3, r3
 80141d8:	b21a      	sxth	r2, r3
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80141e0:	4b18      	ldr	r3, [pc, #96]	; (8014244 <tcp_receive+0x270>)
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	b29a      	uxth	r2, r3
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80141ea:	b29b      	uxth	r3, r3
 80141ec:	1ad3      	subs	r3, r2, r3
 80141ee:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	2200      	movs	r2, #0
 80141f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80141f8:	4b12      	ldr	r3, [pc, #72]	; (8014244 <tcp_receive+0x270>)
 80141fa:	681a      	ldr	r2, [r3, #0]
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	7d1b      	ldrb	r3, [r3, #20]
 8014204:	2b03      	cmp	r3, #3
 8014206:	f240 8097 	bls.w	8014338 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8014216:	429a      	cmp	r2, r3
 8014218:	d245      	bcs.n	80142a6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	8b5b      	ldrh	r3, [r3, #26]
 801421e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014222:	2b00      	cmp	r3, #0
 8014224:	d014      	beq.n	8014250 <tcp_receive+0x27c>
 8014226:	2301      	movs	r3, #1
 8014228:	e013      	b.n	8014252 <tcp_receive+0x27e>
 801422a:	bf00      	nop
 801422c:	0801d8d4 	.word	0x0801d8d4
 8014230:	0801dc04 	.word	0x0801dc04
 8014234:	0801d920 	.word	0x0801d920
 8014238:	0801dc20 	.word	0x0801dc20
 801423c:	2000db0c 	.word	0x2000db0c
 8014240:	2000db00 	.word	0x2000db00
 8014244:	2000db04 	.word	0x2000db04
 8014248:	2000daf0 	.word	0x2000daf0
 801424c:	2000db0a 	.word	0x2000db0a
 8014250:	2302      	movs	r3, #2
 8014252:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014256:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 801425a:	b29a      	uxth	r2, r3
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014260:	fb12 f303 	smulbb	r3, r2, r3
 8014264:	b29b      	uxth	r3, r3
 8014266:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014268:	4293      	cmp	r3, r2
 801426a:	bf28      	it	cs
 801426c:	4613      	movcs	r3, r2
 801426e:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014276:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014278:	4413      	add	r3, r2
 801427a:	b29a      	uxth	r2, r3
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014282:	429a      	cmp	r2, r3
 8014284:	d309      	bcc.n	801429a <tcp_receive+0x2c6>
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801428c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801428e:	4413      	add	r3, r2
 8014290:	b29a      	uxth	r2, r3
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014298:	e04e      	b.n	8014338 <tcp_receive+0x364>
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80142a0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80142a4:	e048      	b.n	8014338 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80142ac:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80142ae:	4413      	add	r3, r2
 80142b0:	b29a      	uxth	r2, r3
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80142b8:	429a      	cmp	r2, r3
 80142ba:	d309      	bcc.n	80142d0 <tcp_receive+0x2fc>
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80142c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80142c4:	4413      	add	r3, r2
 80142c6:	b29a      	uxth	r2, r3
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80142ce:	e004      	b.n	80142da <tcp_receive+0x306>
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80142d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80142e6:	429a      	cmp	r2, r3
 80142e8:	d326      	bcc.n	8014338 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80142f6:	1ad3      	subs	r3, r2, r3
 80142f8:	b29a      	uxth	r2, r3
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801430a:	4413      	add	r3, r2
 801430c:	b29a      	uxth	r2, r3
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014314:	429a      	cmp	r2, r3
 8014316:	d30a      	bcc.n	801432e <tcp_receive+0x35a>
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014322:	4413      	add	r3, r2
 8014324:	b29a      	uxth	r2, r3
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801432c:	e004      	b.n	8014338 <tcp_receive+0x364>
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014334:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014340:	4a98      	ldr	r2, [pc, #608]	; (80145a4 <tcp_receive+0x5d0>)
 8014342:	6878      	ldr	r0, [r7, #4]
 8014344:	f7ff fdca 	bl	8013edc <tcp_free_acked_segments>
 8014348:	4602      	mov	r2, r0
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014356:	4a94      	ldr	r2, [pc, #592]	; (80145a8 <tcp_receive+0x5d4>)
 8014358:	6878      	ldr	r0, [r7, #4]
 801435a:	f7ff fdbf 	bl	8013edc <tcp_free_acked_segments>
 801435e:	4602      	mov	r2, r0
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014368:	2b00      	cmp	r3, #0
 801436a:	d104      	bne.n	8014376 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014372:	861a      	strh	r2, [r3, #48]	; 0x30
 8014374:	e002      	b.n	801437c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	2200      	movs	r2, #0
 801437a:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	2200      	movs	r2, #0
 8014380:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014386:	2b00      	cmp	r3, #0
 8014388:	d103      	bne.n	8014392 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	2200      	movs	r2, #0
 801438e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8014398:	4b84      	ldr	r3, [pc, #528]	; (80145ac <tcp_receive+0x5d8>)
 801439a:	881b      	ldrh	r3, [r3, #0]
 801439c:	4413      	add	r3, r2
 801439e:	b29a      	uxth	r2, r3
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	8b5b      	ldrh	r3, [r3, #26]
 80143aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d035      	beq.n	801441e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d118      	bne.n	80143ec <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d00c      	beq.n	80143dc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80143ca:	68db      	ldr	r3, [r3, #12]
 80143cc:	685b      	ldr	r3, [r3, #4]
 80143ce:	4618      	mov	r0, r3
 80143d0:	f7fa ffc9 	bl	800f366 <lwip_htonl>
 80143d4:	4603      	mov	r3, r0
 80143d6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80143d8:	2b00      	cmp	r3, #0
 80143da:	dc20      	bgt.n	801441e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	8b5b      	ldrh	r3, [r3, #26]
 80143e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80143e4:	b29a      	uxth	r2, r3
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80143ea:	e018      	b.n	801441e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80143f4:	68db      	ldr	r3, [r3, #12]
 80143f6:	685b      	ldr	r3, [r3, #4]
 80143f8:	4618      	mov	r0, r3
 80143fa:	f7fa ffb4 	bl	800f366 <lwip_htonl>
 80143fe:	4603      	mov	r3, r0
 8014400:	1ae3      	subs	r3, r4, r3
 8014402:	2b00      	cmp	r3, #0
 8014404:	dc0b      	bgt.n	801441e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	8b5b      	ldrh	r3, [r3, #26]
 801440a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801440e:	b29a      	uxth	r2, r3
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014414:	e003      	b.n	801441e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014416:	6878      	ldr	r0, [r7, #4]
 8014418:	f002 fbce 	bl	8016bb8 <tcp_send_empty_ack>
 801441c:	e000      	b.n	8014420 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801441e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014424:	2b00      	cmp	r3, #0
 8014426:	d05b      	beq.n	80144e0 <tcp_receive+0x50c>
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801442c:	4b60      	ldr	r3, [pc, #384]	; (80145b0 <tcp_receive+0x5dc>)
 801442e:	681b      	ldr	r3, [r3, #0]
 8014430:	1ad3      	subs	r3, r2, r3
 8014432:	2b00      	cmp	r3, #0
 8014434:	da54      	bge.n	80144e0 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014436:	4b5f      	ldr	r3, [pc, #380]	; (80145b4 <tcp_receive+0x5e0>)
 8014438:	681b      	ldr	r3, [r3, #0]
 801443a:	b29a      	uxth	r2, r3
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014440:	b29b      	uxth	r3, r3
 8014442:	1ad3      	subs	r3, r2, r3
 8014444:	b29b      	uxth	r3, r3
 8014446:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801444a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014454:	10db      	asrs	r3, r3, #3
 8014456:	b21b      	sxth	r3, r3
 8014458:	b29b      	uxth	r3, r3
 801445a:	1ad3      	subs	r3, r2, r3
 801445c:	b29b      	uxth	r3, r3
 801445e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014468:	b29a      	uxth	r2, r3
 801446a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801446e:	4413      	add	r3, r2
 8014470:	b29b      	uxth	r3, r3
 8014472:	b21a      	sxth	r2, r3
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8014478:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801447c:	2b00      	cmp	r3, #0
 801447e:	da05      	bge.n	801448c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8014480:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8014484:	425b      	negs	r3, r3
 8014486:	b29b      	uxth	r3, r3
 8014488:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801448c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014496:	109b      	asrs	r3, r3, #2
 8014498:	b21b      	sxth	r3, r3
 801449a:	b29b      	uxth	r3, r3
 801449c:	1ad3      	subs	r3, r2, r3
 801449e:	b29b      	uxth	r3, r3
 80144a0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80144aa:	b29a      	uxth	r2, r3
 80144ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80144b0:	4413      	add	r3, r2
 80144b2:	b29b      	uxth	r3, r3
 80144b4:	b21a      	sxth	r2, r3
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80144c0:	10db      	asrs	r3, r3, #3
 80144c2:	b21b      	sxth	r3, r3
 80144c4:	b29a      	uxth	r2, r3
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80144cc:	b29b      	uxth	r3, r3
 80144ce:	4413      	add	r3, r2
 80144d0:	b29b      	uxth	r3, r3
 80144d2:	b21a      	sxth	r2, r3
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	2200      	movs	r2, #0
 80144de:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80144e0:	4b35      	ldr	r3, [pc, #212]	; (80145b8 <tcp_receive+0x5e4>)
 80144e2:	881b      	ldrh	r3, [r3, #0]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	f000 84e2 	beq.w	8014eae <tcp_receive+0xeda>
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	7d1b      	ldrb	r3, [r3, #20]
 80144ee:	2b06      	cmp	r3, #6
 80144f0:	f200 84dd 	bhi.w	8014eae <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80144f8:	4b30      	ldr	r3, [pc, #192]	; (80145bc <tcp_receive+0x5e8>)
 80144fa:	681b      	ldr	r3, [r3, #0]
 80144fc:	1ad3      	subs	r3, r2, r3
 80144fe:	3b01      	subs	r3, #1
 8014500:	2b00      	cmp	r3, #0
 8014502:	f2c0 808f 	blt.w	8014624 <tcp_receive+0x650>
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801450a:	4b2b      	ldr	r3, [pc, #172]	; (80145b8 <tcp_receive+0x5e4>)
 801450c:	881b      	ldrh	r3, [r3, #0]
 801450e:	4619      	mov	r1, r3
 8014510:	4b2a      	ldr	r3, [pc, #168]	; (80145bc <tcp_receive+0x5e8>)
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	440b      	add	r3, r1
 8014516:	1ad3      	subs	r3, r2, r3
 8014518:	3301      	adds	r3, #1
 801451a:	2b00      	cmp	r3, #0
 801451c:	f300 8082 	bgt.w	8014624 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014520:	4b27      	ldr	r3, [pc, #156]	; (80145c0 <tcp_receive+0x5ec>)
 8014522:	685b      	ldr	r3, [r3, #4]
 8014524:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801452a:	4b24      	ldr	r3, [pc, #144]	; (80145bc <tcp_receive+0x5e8>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	1ad3      	subs	r3, r2, r3
 8014530:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014532:	4b23      	ldr	r3, [pc, #140]	; (80145c0 <tcp_receive+0x5ec>)
 8014534:	685b      	ldr	r3, [r3, #4]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d106      	bne.n	8014548 <tcp_receive+0x574>
 801453a:	4b22      	ldr	r3, [pc, #136]	; (80145c4 <tcp_receive+0x5f0>)
 801453c:	f240 5294 	movw	r2, #1428	; 0x594
 8014540:	4921      	ldr	r1, [pc, #132]	; (80145c8 <tcp_receive+0x5f4>)
 8014542:	4822      	ldr	r0, [pc, #136]	; (80145cc <tcp_receive+0x5f8>)
 8014544:	f006 f9f6 	bl	801a934 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801454a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801454e:	4293      	cmp	r3, r2
 8014550:	d906      	bls.n	8014560 <tcp_receive+0x58c>
 8014552:	4b1c      	ldr	r3, [pc, #112]	; (80145c4 <tcp_receive+0x5f0>)
 8014554:	f240 5295 	movw	r2, #1429	; 0x595
 8014558:	491d      	ldr	r1, [pc, #116]	; (80145d0 <tcp_receive+0x5fc>)
 801455a:	481c      	ldr	r0, [pc, #112]	; (80145cc <tcp_receive+0x5f8>)
 801455c:	f006 f9ea 	bl	801a934 <iprintf>
      off = (u16_t)off32;
 8014560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014562:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014566:	4b16      	ldr	r3, [pc, #88]	; (80145c0 <tcp_receive+0x5ec>)
 8014568:	685b      	ldr	r3, [r3, #4]
 801456a:	891b      	ldrh	r3, [r3, #8]
 801456c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014570:	429a      	cmp	r2, r3
 8014572:	d906      	bls.n	8014582 <tcp_receive+0x5ae>
 8014574:	4b13      	ldr	r3, [pc, #76]	; (80145c4 <tcp_receive+0x5f0>)
 8014576:	f240 5297 	movw	r2, #1431	; 0x597
 801457a:	4916      	ldr	r1, [pc, #88]	; (80145d4 <tcp_receive+0x600>)
 801457c:	4813      	ldr	r0, [pc, #76]	; (80145cc <tcp_receive+0x5f8>)
 801457e:	f006 f9d9 	bl	801a934 <iprintf>
      inseg.len -= off;
 8014582:	4b0f      	ldr	r3, [pc, #60]	; (80145c0 <tcp_receive+0x5ec>)
 8014584:	891a      	ldrh	r2, [r3, #8]
 8014586:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801458a:	1ad3      	subs	r3, r2, r3
 801458c:	b29a      	uxth	r2, r3
 801458e:	4b0c      	ldr	r3, [pc, #48]	; (80145c0 <tcp_receive+0x5ec>)
 8014590:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8014592:	4b0b      	ldr	r3, [pc, #44]	; (80145c0 <tcp_receive+0x5ec>)
 8014594:	685b      	ldr	r3, [r3, #4]
 8014596:	891a      	ldrh	r2, [r3, #8]
 8014598:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801459c:	1ad3      	subs	r3, r2, r3
 801459e:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80145a0:	e02a      	b.n	80145f8 <tcp_receive+0x624>
 80145a2:	bf00      	nop
 80145a4:	0801dc3c 	.word	0x0801dc3c
 80145a8:	0801dc44 	.word	0x0801dc44
 80145ac:	2000db08 	.word	0x2000db08
 80145b0:	2000db04 	.word	0x2000db04
 80145b4:	2000dac8 	.word	0x2000dac8
 80145b8:	2000db0a 	.word	0x2000db0a
 80145bc:	2000db00 	.word	0x2000db00
 80145c0:	2000dae0 	.word	0x2000dae0
 80145c4:	0801d8d4 	.word	0x0801d8d4
 80145c8:	0801dc4c 	.word	0x0801dc4c
 80145cc:	0801d920 	.word	0x0801d920
 80145d0:	0801dc5c 	.word	0x0801dc5c
 80145d4:	0801dc6c 	.word	0x0801dc6c
        off -= p->len;
 80145d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145da:	895b      	ldrh	r3, [r3, #10]
 80145dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80145e0:	1ad3      	subs	r3, r2, r3
 80145e2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80145e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145e8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80145ea:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80145ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145ee:	2200      	movs	r2, #0
 80145f0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80145f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80145f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80145fa:	895b      	ldrh	r3, [r3, #10]
 80145fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014600:	429a      	cmp	r2, r3
 8014602:	d8e9      	bhi.n	80145d8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014604:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014608:	4619      	mov	r1, r3
 801460a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801460c:	f7fc f958 	bl	80108c0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014614:	4a91      	ldr	r2, [pc, #580]	; (801485c <tcp_receive+0x888>)
 8014616:	6013      	str	r3, [r2, #0]
 8014618:	4b91      	ldr	r3, [pc, #580]	; (8014860 <tcp_receive+0x88c>)
 801461a:	68db      	ldr	r3, [r3, #12]
 801461c:	4a8f      	ldr	r2, [pc, #572]	; (801485c <tcp_receive+0x888>)
 801461e:	6812      	ldr	r2, [r2, #0]
 8014620:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014622:	e00d      	b.n	8014640 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014624:	4b8d      	ldr	r3, [pc, #564]	; (801485c <tcp_receive+0x888>)
 8014626:	681a      	ldr	r2, [r3, #0]
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801462c:	1ad3      	subs	r3, r2, r3
 801462e:	2b00      	cmp	r3, #0
 8014630:	da06      	bge.n	8014640 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	8b5b      	ldrh	r3, [r3, #26]
 8014636:	f043 0302 	orr.w	r3, r3, #2
 801463a:	b29a      	uxth	r2, r3
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014640:	4b86      	ldr	r3, [pc, #536]	; (801485c <tcp_receive+0x888>)
 8014642:	681a      	ldr	r2, [r3, #0]
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014648:	1ad3      	subs	r3, r2, r3
 801464a:	2b00      	cmp	r3, #0
 801464c:	f2c0 842a 	blt.w	8014ea4 <tcp_receive+0xed0>
 8014650:	4b82      	ldr	r3, [pc, #520]	; (801485c <tcp_receive+0x888>)
 8014652:	681a      	ldr	r2, [r3, #0]
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014658:	6879      	ldr	r1, [r7, #4]
 801465a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801465c:	440b      	add	r3, r1
 801465e:	1ad3      	subs	r3, r2, r3
 8014660:	3301      	adds	r3, #1
 8014662:	2b00      	cmp	r3, #0
 8014664:	f300 841e 	bgt.w	8014ea4 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801466c:	4b7b      	ldr	r3, [pc, #492]	; (801485c <tcp_receive+0x888>)
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	429a      	cmp	r2, r3
 8014672:	f040 829a 	bne.w	8014baa <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014676:	4b7a      	ldr	r3, [pc, #488]	; (8014860 <tcp_receive+0x88c>)
 8014678:	891c      	ldrh	r4, [r3, #8]
 801467a:	4b79      	ldr	r3, [pc, #484]	; (8014860 <tcp_receive+0x88c>)
 801467c:	68db      	ldr	r3, [r3, #12]
 801467e:	899b      	ldrh	r3, [r3, #12]
 8014680:	b29b      	uxth	r3, r3
 8014682:	4618      	mov	r0, r3
 8014684:	f7fa fe5a 	bl	800f33c <lwip_htons>
 8014688:	4603      	mov	r3, r0
 801468a:	b2db      	uxtb	r3, r3
 801468c:	f003 0303 	and.w	r3, r3, #3
 8014690:	2b00      	cmp	r3, #0
 8014692:	d001      	beq.n	8014698 <tcp_receive+0x6c4>
 8014694:	2301      	movs	r3, #1
 8014696:	e000      	b.n	801469a <tcp_receive+0x6c6>
 8014698:	2300      	movs	r3, #0
 801469a:	4423      	add	r3, r4
 801469c:	b29a      	uxth	r2, r3
 801469e:	4b71      	ldr	r3, [pc, #452]	; (8014864 <tcp_receive+0x890>)
 80146a0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80146a6:	4b6f      	ldr	r3, [pc, #444]	; (8014864 <tcp_receive+0x890>)
 80146a8:	881b      	ldrh	r3, [r3, #0]
 80146aa:	429a      	cmp	r2, r3
 80146ac:	d275      	bcs.n	801479a <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80146ae:	4b6c      	ldr	r3, [pc, #432]	; (8014860 <tcp_receive+0x88c>)
 80146b0:	68db      	ldr	r3, [r3, #12]
 80146b2:	899b      	ldrh	r3, [r3, #12]
 80146b4:	b29b      	uxth	r3, r3
 80146b6:	4618      	mov	r0, r3
 80146b8:	f7fa fe40 	bl	800f33c <lwip_htons>
 80146bc:	4603      	mov	r3, r0
 80146be:	b2db      	uxtb	r3, r3
 80146c0:	f003 0301 	and.w	r3, r3, #1
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d01f      	beq.n	8014708 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80146c8:	4b65      	ldr	r3, [pc, #404]	; (8014860 <tcp_receive+0x88c>)
 80146ca:	68db      	ldr	r3, [r3, #12]
 80146cc:	899b      	ldrh	r3, [r3, #12]
 80146ce:	b29b      	uxth	r3, r3
 80146d0:	b21b      	sxth	r3, r3
 80146d2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80146d6:	b21c      	sxth	r4, r3
 80146d8:	4b61      	ldr	r3, [pc, #388]	; (8014860 <tcp_receive+0x88c>)
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	899b      	ldrh	r3, [r3, #12]
 80146de:	b29b      	uxth	r3, r3
 80146e0:	4618      	mov	r0, r3
 80146e2:	f7fa fe2b 	bl	800f33c <lwip_htons>
 80146e6:	4603      	mov	r3, r0
 80146e8:	b2db      	uxtb	r3, r3
 80146ea:	b29b      	uxth	r3, r3
 80146ec:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80146f0:	b29b      	uxth	r3, r3
 80146f2:	4618      	mov	r0, r3
 80146f4:	f7fa fe22 	bl	800f33c <lwip_htons>
 80146f8:	4603      	mov	r3, r0
 80146fa:	b21b      	sxth	r3, r3
 80146fc:	4323      	orrs	r3, r4
 80146fe:	b21a      	sxth	r2, r3
 8014700:	4b57      	ldr	r3, [pc, #348]	; (8014860 <tcp_receive+0x88c>)
 8014702:	68db      	ldr	r3, [r3, #12]
 8014704:	b292      	uxth	r2, r2
 8014706:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801470c:	4b54      	ldr	r3, [pc, #336]	; (8014860 <tcp_receive+0x88c>)
 801470e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014710:	4b53      	ldr	r3, [pc, #332]	; (8014860 <tcp_receive+0x88c>)
 8014712:	68db      	ldr	r3, [r3, #12]
 8014714:	899b      	ldrh	r3, [r3, #12]
 8014716:	b29b      	uxth	r3, r3
 8014718:	4618      	mov	r0, r3
 801471a:	f7fa fe0f 	bl	800f33c <lwip_htons>
 801471e:	4603      	mov	r3, r0
 8014720:	b2db      	uxtb	r3, r3
 8014722:	f003 0302 	and.w	r3, r3, #2
 8014726:	2b00      	cmp	r3, #0
 8014728:	d005      	beq.n	8014736 <tcp_receive+0x762>
            inseg.len -= 1;
 801472a:	4b4d      	ldr	r3, [pc, #308]	; (8014860 <tcp_receive+0x88c>)
 801472c:	891b      	ldrh	r3, [r3, #8]
 801472e:	3b01      	subs	r3, #1
 8014730:	b29a      	uxth	r2, r3
 8014732:	4b4b      	ldr	r3, [pc, #300]	; (8014860 <tcp_receive+0x88c>)
 8014734:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014736:	4b4a      	ldr	r3, [pc, #296]	; (8014860 <tcp_receive+0x88c>)
 8014738:	685b      	ldr	r3, [r3, #4]
 801473a:	4a49      	ldr	r2, [pc, #292]	; (8014860 <tcp_receive+0x88c>)
 801473c:	8912      	ldrh	r2, [r2, #8]
 801473e:	4611      	mov	r1, r2
 8014740:	4618      	mov	r0, r3
 8014742:	f7fb ffbd 	bl	80106c0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014746:	4b46      	ldr	r3, [pc, #280]	; (8014860 <tcp_receive+0x88c>)
 8014748:	891c      	ldrh	r4, [r3, #8]
 801474a:	4b45      	ldr	r3, [pc, #276]	; (8014860 <tcp_receive+0x88c>)
 801474c:	68db      	ldr	r3, [r3, #12]
 801474e:	899b      	ldrh	r3, [r3, #12]
 8014750:	b29b      	uxth	r3, r3
 8014752:	4618      	mov	r0, r3
 8014754:	f7fa fdf2 	bl	800f33c <lwip_htons>
 8014758:	4603      	mov	r3, r0
 801475a:	b2db      	uxtb	r3, r3
 801475c:	f003 0303 	and.w	r3, r3, #3
 8014760:	2b00      	cmp	r3, #0
 8014762:	d001      	beq.n	8014768 <tcp_receive+0x794>
 8014764:	2301      	movs	r3, #1
 8014766:	e000      	b.n	801476a <tcp_receive+0x796>
 8014768:	2300      	movs	r3, #0
 801476a:	4423      	add	r3, r4
 801476c:	b29a      	uxth	r2, r3
 801476e:	4b3d      	ldr	r3, [pc, #244]	; (8014864 <tcp_receive+0x890>)
 8014770:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014772:	4b3c      	ldr	r3, [pc, #240]	; (8014864 <tcp_receive+0x890>)
 8014774:	881b      	ldrh	r3, [r3, #0]
 8014776:	461a      	mov	r2, r3
 8014778:	4b38      	ldr	r3, [pc, #224]	; (801485c <tcp_receive+0x888>)
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	441a      	add	r2, r3
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014782:	6879      	ldr	r1, [r7, #4]
 8014784:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014786:	440b      	add	r3, r1
 8014788:	429a      	cmp	r2, r3
 801478a:	d006      	beq.n	801479a <tcp_receive+0x7c6>
 801478c:	4b36      	ldr	r3, [pc, #216]	; (8014868 <tcp_receive+0x894>)
 801478e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8014792:	4936      	ldr	r1, [pc, #216]	; (801486c <tcp_receive+0x898>)
 8014794:	4836      	ldr	r0, [pc, #216]	; (8014870 <tcp_receive+0x89c>)
 8014796:	f006 f8cd 	bl	801a934 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801479e:	2b00      	cmp	r3, #0
 80147a0:	f000 80e7 	beq.w	8014972 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80147a4:	4b2e      	ldr	r3, [pc, #184]	; (8014860 <tcp_receive+0x88c>)
 80147a6:	68db      	ldr	r3, [r3, #12]
 80147a8:	899b      	ldrh	r3, [r3, #12]
 80147aa:	b29b      	uxth	r3, r3
 80147ac:	4618      	mov	r0, r3
 80147ae:	f7fa fdc5 	bl	800f33c <lwip_htons>
 80147b2:	4603      	mov	r3, r0
 80147b4:	b2db      	uxtb	r3, r3
 80147b6:	f003 0301 	and.w	r3, r3, #1
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d010      	beq.n	80147e0 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80147be:	e00a      	b.n	80147d6 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147c4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147ca:	681a      	ldr	r2, [r3, #0]
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80147d0:	68f8      	ldr	r0, [r7, #12]
 80147d2:	f7fd fcc4 	bl	801215e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147da:	2b00      	cmp	r3, #0
 80147dc:	d1f0      	bne.n	80147c0 <tcp_receive+0x7ec>
 80147de:	e0c8      	b.n	8014972 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80147e4:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80147e6:	e052      	b.n	801488e <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80147e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147ea:	68db      	ldr	r3, [r3, #12]
 80147ec:	899b      	ldrh	r3, [r3, #12]
 80147ee:	b29b      	uxth	r3, r3
 80147f0:	4618      	mov	r0, r3
 80147f2:	f7fa fda3 	bl	800f33c <lwip_htons>
 80147f6:	4603      	mov	r3, r0
 80147f8:	b2db      	uxtb	r3, r3
 80147fa:	f003 0301 	and.w	r3, r3, #1
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d03d      	beq.n	801487e <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014802:	4b17      	ldr	r3, [pc, #92]	; (8014860 <tcp_receive+0x88c>)
 8014804:	68db      	ldr	r3, [r3, #12]
 8014806:	899b      	ldrh	r3, [r3, #12]
 8014808:	b29b      	uxth	r3, r3
 801480a:	4618      	mov	r0, r3
 801480c:	f7fa fd96 	bl	800f33c <lwip_htons>
 8014810:	4603      	mov	r3, r0
 8014812:	b2db      	uxtb	r3, r3
 8014814:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014818:	2b00      	cmp	r3, #0
 801481a:	d130      	bne.n	801487e <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801481c:	4b10      	ldr	r3, [pc, #64]	; (8014860 <tcp_receive+0x88c>)
 801481e:	68db      	ldr	r3, [r3, #12]
 8014820:	899b      	ldrh	r3, [r3, #12]
 8014822:	b29c      	uxth	r4, r3
 8014824:	2001      	movs	r0, #1
 8014826:	f7fa fd89 	bl	800f33c <lwip_htons>
 801482a:	4603      	mov	r3, r0
 801482c:	461a      	mov	r2, r3
 801482e:	4b0c      	ldr	r3, [pc, #48]	; (8014860 <tcp_receive+0x88c>)
 8014830:	68db      	ldr	r3, [r3, #12]
 8014832:	4322      	orrs	r2, r4
 8014834:	b292      	uxth	r2, r2
 8014836:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014838:	4b09      	ldr	r3, [pc, #36]	; (8014860 <tcp_receive+0x88c>)
 801483a:	891c      	ldrh	r4, [r3, #8]
 801483c:	4b08      	ldr	r3, [pc, #32]	; (8014860 <tcp_receive+0x88c>)
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	899b      	ldrh	r3, [r3, #12]
 8014842:	b29b      	uxth	r3, r3
 8014844:	4618      	mov	r0, r3
 8014846:	f7fa fd79 	bl	800f33c <lwip_htons>
 801484a:	4603      	mov	r3, r0
 801484c:	b2db      	uxtb	r3, r3
 801484e:	f003 0303 	and.w	r3, r3, #3
 8014852:	2b00      	cmp	r3, #0
 8014854:	d00e      	beq.n	8014874 <tcp_receive+0x8a0>
 8014856:	2301      	movs	r3, #1
 8014858:	e00d      	b.n	8014876 <tcp_receive+0x8a2>
 801485a:	bf00      	nop
 801485c:	2000db00 	.word	0x2000db00
 8014860:	2000dae0 	.word	0x2000dae0
 8014864:	2000db0a 	.word	0x2000db0a
 8014868:	0801d8d4 	.word	0x0801d8d4
 801486c:	0801dc7c 	.word	0x0801dc7c
 8014870:	0801d920 	.word	0x0801d920
 8014874:	2300      	movs	r3, #0
 8014876:	4423      	add	r3, r4
 8014878:	b29a      	uxth	r2, r3
 801487a:	4b98      	ldr	r3, [pc, #608]	; (8014adc <tcp_receive+0xb08>)
 801487c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801487e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014880:	613b      	str	r3, [r7, #16]
              next = next->next;
 8014882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014888:	6938      	ldr	r0, [r7, #16]
 801488a:	f7fd fc68 	bl	801215e <tcp_seg_free>
            while (next &&
 801488e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014890:	2b00      	cmp	r3, #0
 8014892:	d00e      	beq.n	80148b2 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014894:	4b91      	ldr	r3, [pc, #580]	; (8014adc <tcp_receive+0xb08>)
 8014896:	881b      	ldrh	r3, [r3, #0]
 8014898:	461a      	mov	r2, r3
 801489a:	4b91      	ldr	r3, [pc, #580]	; (8014ae0 <tcp_receive+0xb0c>)
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	441a      	add	r2, r3
 80148a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80148a2:	68db      	ldr	r3, [r3, #12]
 80148a4:	685b      	ldr	r3, [r3, #4]
 80148a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80148a8:	8909      	ldrh	r1, [r1, #8]
 80148aa:	440b      	add	r3, r1
 80148ac:	1ad3      	subs	r3, r2, r3
            while (next &&
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	da9a      	bge.n	80147e8 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80148b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d059      	beq.n	801496c <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 80148b8:	4b88      	ldr	r3, [pc, #544]	; (8014adc <tcp_receive+0xb08>)
 80148ba:	881b      	ldrh	r3, [r3, #0]
 80148bc:	461a      	mov	r2, r3
 80148be:	4b88      	ldr	r3, [pc, #544]	; (8014ae0 <tcp_receive+0xb0c>)
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	441a      	add	r2, r3
 80148c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80148c6:	68db      	ldr	r3, [r3, #12]
 80148c8:	685b      	ldr	r3, [r3, #4]
 80148ca:	1ad3      	subs	r3, r2, r3
            if (next &&
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	dd4d      	ble.n	801496c <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80148d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80148d2:	68db      	ldr	r3, [r3, #12]
 80148d4:	685b      	ldr	r3, [r3, #4]
 80148d6:	b29a      	uxth	r2, r3
 80148d8:	4b81      	ldr	r3, [pc, #516]	; (8014ae0 <tcp_receive+0xb0c>)
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	b29b      	uxth	r3, r3
 80148de:	1ad3      	subs	r3, r2, r3
 80148e0:	b29a      	uxth	r2, r3
 80148e2:	4b80      	ldr	r3, [pc, #512]	; (8014ae4 <tcp_receive+0xb10>)
 80148e4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80148e6:	4b7f      	ldr	r3, [pc, #508]	; (8014ae4 <tcp_receive+0xb10>)
 80148e8:	68db      	ldr	r3, [r3, #12]
 80148ea:	899b      	ldrh	r3, [r3, #12]
 80148ec:	b29b      	uxth	r3, r3
 80148ee:	4618      	mov	r0, r3
 80148f0:	f7fa fd24 	bl	800f33c <lwip_htons>
 80148f4:	4603      	mov	r3, r0
 80148f6:	b2db      	uxtb	r3, r3
 80148f8:	f003 0302 	and.w	r3, r3, #2
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d005      	beq.n	801490c <tcp_receive+0x938>
                inseg.len -= 1;
 8014900:	4b78      	ldr	r3, [pc, #480]	; (8014ae4 <tcp_receive+0xb10>)
 8014902:	891b      	ldrh	r3, [r3, #8]
 8014904:	3b01      	subs	r3, #1
 8014906:	b29a      	uxth	r2, r3
 8014908:	4b76      	ldr	r3, [pc, #472]	; (8014ae4 <tcp_receive+0xb10>)
 801490a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801490c:	4b75      	ldr	r3, [pc, #468]	; (8014ae4 <tcp_receive+0xb10>)
 801490e:	685b      	ldr	r3, [r3, #4]
 8014910:	4a74      	ldr	r2, [pc, #464]	; (8014ae4 <tcp_receive+0xb10>)
 8014912:	8912      	ldrh	r2, [r2, #8]
 8014914:	4611      	mov	r1, r2
 8014916:	4618      	mov	r0, r3
 8014918:	f7fb fed2 	bl	80106c0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801491c:	4b71      	ldr	r3, [pc, #452]	; (8014ae4 <tcp_receive+0xb10>)
 801491e:	891c      	ldrh	r4, [r3, #8]
 8014920:	4b70      	ldr	r3, [pc, #448]	; (8014ae4 <tcp_receive+0xb10>)
 8014922:	68db      	ldr	r3, [r3, #12]
 8014924:	899b      	ldrh	r3, [r3, #12]
 8014926:	b29b      	uxth	r3, r3
 8014928:	4618      	mov	r0, r3
 801492a:	f7fa fd07 	bl	800f33c <lwip_htons>
 801492e:	4603      	mov	r3, r0
 8014930:	b2db      	uxtb	r3, r3
 8014932:	f003 0303 	and.w	r3, r3, #3
 8014936:	2b00      	cmp	r3, #0
 8014938:	d001      	beq.n	801493e <tcp_receive+0x96a>
 801493a:	2301      	movs	r3, #1
 801493c:	e000      	b.n	8014940 <tcp_receive+0x96c>
 801493e:	2300      	movs	r3, #0
 8014940:	4423      	add	r3, r4
 8014942:	b29a      	uxth	r2, r3
 8014944:	4b65      	ldr	r3, [pc, #404]	; (8014adc <tcp_receive+0xb08>)
 8014946:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014948:	4b64      	ldr	r3, [pc, #400]	; (8014adc <tcp_receive+0xb08>)
 801494a:	881b      	ldrh	r3, [r3, #0]
 801494c:	461a      	mov	r2, r3
 801494e:	4b64      	ldr	r3, [pc, #400]	; (8014ae0 <tcp_receive+0xb0c>)
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	441a      	add	r2, r3
 8014954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014956:	68db      	ldr	r3, [r3, #12]
 8014958:	685b      	ldr	r3, [r3, #4]
 801495a:	429a      	cmp	r2, r3
 801495c:	d006      	beq.n	801496c <tcp_receive+0x998>
 801495e:	4b62      	ldr	r3, [pc, #392]	; (8014ae8 <tcp_receive+0xb14>)
 8014960:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8014964:	4961      	ldr	r1, [pc, #388]	; (8014aec <tcp_receive+0xb18>)
 8014966:	4862      	ldr	r0, [pc, #392]	; (8014af0 <tcp_receive+0xb1c>)
 8014968:	f005 ffe4 	bl	801a934 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014970:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8014972:	4b5a      	ldr	r3, [pc, #360]	; (8014adc <tcp_receive+0xb08>)
 8014974:	881b      	ldrh	r3, [r3, #0]
 8014976:	461a      	mov	r2, r3
 8014978:	4b59      	ldr	r3, [pc, #356]	; (8014ae0 <tcp_receive+0xb0c>)
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	441a      	add	r2, r3
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014986:	4b55      	ldr	r3, [pc, #340]	; (8014adc <tcp_receive+0xb08>)
 8014988:	881b      	ldrh	r3, [r3, #0]
 801498a:	429a      	cmp	r2, r3
 801498c:	d206      	bcs.n	801499c <tcp_receive+0x9c8>
 801498e:	4b56      	ldr	r3, [pc, #344]	; (8014ae8 <tcp_receive+0xb14>)
 8014990:	f240 6207 	movw	r2, #1543	; 0x607
 8014994:	4957      	ldr	r1, [pc, #348]	; (8014af4 <tcp_receive+0xb20>)
 8014996:	4856      	ldr	r0, [pc, #344]	; (8014af0 <tcp_receive+0xb1c>)
 8014998:	f005 ffcc 	bl	801a934 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80149a0:	4b4e      	ldr	r3, [pc, #312]	; (8014adc <tcp_receive+0xb08>)
 80149a2:	881b      	ldrh	r3, [r3, #0]
 80149a4:	1ad3      	subs	r3, r2, r3
 80149a6:	b29a      	uxth	r2, r3
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80149ac:	6878      	ldr	r0, [r7, #4]
 80149ae:	f7fc feb1 	bl	8011714 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80149b2:	4b4c      	ldr	r3, [pc, #304]	; (8014ae4 <tcp_receive+0xb10>)
 80149b4:	685b      	ldr	r3, [r3, #4]
 80149b6:	891b      	ldrh	r3, [r3, #8]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d006      	beq.n	80149ca <tcp_receive+0x9f6>
          recv_data = inseg.p;
 80149bc:	4b49      	ldr	r3, [pc, #292]	; (8014ae4 <tcp_receive+0xb10>)
 80149be:	685b      	ldr	r3, [r3, #4]
 80149c0:	4a4d      	ldr	r2, [pc, #308]	; (8014af8 <tcp_receive+0xb24>)
 80149c2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80149c4:	4b47      	ldr	r3, [pc, #284]	; (8014ae4 <tcp_receive+0xb10>)
 80149c6:	2200      	movs	r2, #0
 80149c8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80149ca:	4b46      	ldr	r3, [pc, #280]	; (8014ae4 <tcp_receive+0xb10>)
 80149cc:	68db      	ldr	r3, [r3, #12]
 80149ce:	899b      	ldrh	r3, [r3, #12]
 80149d0:	b29b      	uxth	r3, r3
 80149d2:	4618      	mov	r0, r3
 80149d4:	f7fa fcb2 	bl	800f33c <lwip_htons>
 80149d8:	4603      	mov	r3, r0
 80149da:	b2db      	uxtb	r3, r3
 80149dc:	f003 0301 	and.w	r3, r3, #1
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	f000 80b8 	beq.w	8014b56 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80149e6:	4b45      	ldr	r3, [pc, #276]	; (8014afc <tcp_receive+0xb28>)
 80149e8:	781b      	ldrb	r3, [r3, #0]
 80149ea:	f043 0320 	orr.w	r3, r3, #32
 80149ee:	b2da      	uxtb	r2, r3
 80149f0:	4b42      	ldr	r3, [pc, #264]	; (8014afc <tcp_receive+0xb28>)
 80149f2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80149f4:	e0af      	b.n	8014b56 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149fa:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a00:	68db      	ldr	r3, [r3, #12]
 8014a02:	685b      	ldr	r3, [r3, #4]
 8014a04:	4a36      	ldr	r2, [pc, #216]	; (8014ae0 <tcp_receive+0xb0c>)
 8014a06:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014a08:	68bb      	ldr	r3, [r7, #8]
 8014a0a:	891b      	ldrh	r3, [r3, #8]
 8014a0c:	461c      	mov	r4, r3
 8014a0e:	68bb      	ldr	r3, [r7, #8]
 8014a10:	68db      	ldr	r3, [r3, #12]
 8014a12:	899b      	ldrh	r3, [r3, #12]
 8014a14:	b29b      	uxth	r3, r3
 8014a16:	4618      	mov	r0, r3
 8014a18:	f7fa fc90 	bl	800f33c <lwip_htons>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	f003 0303 	and.w	r3, r3, #3
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d001      	beq.n	8014a2c <tcp_receive+0xa58>
 8014a28:	2301      	movs	r3, #1
 8014a2a:	e000      	b.n	8014a2e <tcp_receive+0xa5a>
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	191a      	adds	r2, r3, r4
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a34:	441a      	add	r2, r3
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014a3e:	461c      	mov	r4, r3
 8014a40:	68bb      	ldr	r3, [r7, #8]
 8014a42:	891b      	ldrh	r3, [r3, #8]
 8014a44:	461d      	mov	r5, r3
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	68db      	ldr	r3, [r3, #12]
 8014a4a:	899b      	ldrh	r3, [r3, #12]
 8014a4c:	b29b      	uxth	r3, r3
 8014a4e:	4618      	mov	r0, r3
 8014a50:	f7fa fc74 	bl	800f33c <lwip_htons>
 8014a54:	4603      	mov	r3, r0
 8014a56:	b2db      	uxtb	r3, r3
 8014a58:	f003 0303 	and.w	r3, r3, #3
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d001      	beq.n	8014a64 <tcp_receive+0xa90>
 8014a60:	2301      	movs	r3, #1
 8014a62:	e000      	b.n	8014a66 <tcp_receive+0xa92>
 8014a64:	2300      	movs	r3, #0
 8014a66:	442b      	add	r3, r5
 8014a68:	429c      	cmp	r4, r3
 8014a6a:	d206      	bcs.n	8014a7a <tcp_receive+0xaa6>
 8014a6c:	4b1e      	ldr	r3, [pc, #120]	; (8014ae8 <tcp_receive+0xb14>)
 8014a6e:	f240 622b 	movw	r2, #1579	; 0x62b
 8014a72:	4923      	ldr	r1, [pc, #140]	; (8014b00 <tcp_receive+0xb2c>)
 8014a74:	481e      	ldr	r0, [pc, #120]	; (8014af0 <tcp_receive+0xb1c>)
 8014a76:	f005 ff5d 	bl	801a934 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014a7a:	68bb      	ldr	r3, [r7, #8]
 8014a7c:	891b      	ldrh	r3, [r3, #8]
 8014a7e:	461c      	mov	r4, r3
 8014a80:	68bb      	ldr	r3, [r7, #8]
 8014a82:	68db      	ldr	r3, [r3, #12]
 8014a84:	899b      	ldrh	r3, [r3, #12]
 8014a86:	b29b      	uxth	r3, r3
 8014a88:	4618      	mov	r0, r3
 8014a8a:	f7fa fc57 	bl	800f33c <lwip_htons>
 8014a8e:	4603      	mov	r3, r0
 8014a90:	b2db      	uxtb	r3, r3
 8014a92:	f003 0303 	and.w	r3, r3, #3
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d001      	beq.n	8014a9e <tcp_receive+0xaca>
 8014a9a:	2301      	movs	r3, #1
 8014a9c:	e000      	b.n	8014aa0 <tcp_receive+0xacc>
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	1919      	adds	r1, r3, r4
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014aa6:	b28b      	uxth	r3, r1
 8014aa8:	1ad3      	subs	r3, r2, r3
 8014aaa:	b29a      	uxth	r2, r3
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8014ab0:	6878      	ldr	r0, [r7, #4]
 8014ab2:	f7fc fe2f 	bl	8011714 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8014ab6:	68bb      	ldr	r3, [r7, #8]
 8014ab8:	685b      	ldr	r3, [r3, #4]
 8014aba:	891b      	ldrh	r3, [r3, #8]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d028      	beq.n	8014b12 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8014ac0:	4b0d      	ldr	r3, [pc, #52]	; (8014af8 <tcp_receive+0xb24>)
 8014ac2:	681b      	ldr	r3, [r3, #0]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d01d      	beq.n	8014b04 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 8014ac8:	4b0b      	ldr	r3, [pc, #44]	; (8014af8 <tcp_receive+0xb24>)
 8014aca:	681a      	ldr	r2, [r3, #0]
 8014acc:	68bb      	ldr	r3, [r7, #8]
 8014ace:	685b      	ldr	r3, [r3, #4]
 8014ad0:	4619      	mov	r1, r3
 8014ad2:	4610      	mov	r0, r2
 8014ad4:	f7fc f848 	bl	8010b68 <pbuf_cat>
 8014ad8:	e018      	b.n	8014b0c <tcp_receive+0xb38>
 8014ada:	bf00      	nop
 8014adc:	2000db0a 	.word	0x2000db0a
 8014ae0:	2000db00 	.word	0x2000db00
 8014ae4:	2000dae0 	.word	0x2000dae0
 8014ae8:	0801d8d4 	.word	0x0801d8d4
 8014aec:	0801dcb4 	.word	0x0801dcb4
 8014af0:	0801d920 	.word	0x0801d920
 8014af4:	0801dcf0 	.word	0x0801dcf0
 8014af8:	2000db10 	.word	0x2000db10
 8014afc:	2000db0d 	.word	0x2000db0d
 8014b00:	0801dd10 	.word	0x0801dd10
            } else {
              recv_data = cseg->p;
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	685b      	ldr	r3, [r3, #4]
 8014b08:	4a70      	ldr	r2, [pc, #448]	; (8014ccc <tcp_receive+0xcf8>)
 8014b0a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014b0c:	68bb      	ldr	r3, [r7, #8]
 8014b0e:	2200      	movs	r2, #0
 8014b10:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014b12:	68bb      	ldr	r3, [r7, #8]
 8014b14:	68db      	ldr	r3, [r3, #12]
 8014b16:	899b      	ldrh	r3, [r3, #12]
 8014b18:	b29b      	uxth	r3, r3
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	f7fa fc0e 	bl	800f33c <lwip_htons>
 8014b20:	4603      	mov	r3, r0
 8014b22:	b2db      	uxtb	r3, r3
 8014b24:	f003 0301 	and.w	r3, r3, #1
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d00d      	beq.n	8014b48 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014b2c:	4b68      	ldr	r3, [pc, #416]	; (8014cd0 <tcp_receive+0xcfc>)
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	f043 0320 	orr.w	r3, r3, #32
 8014b34:	b2da      	uxtb	r2, r3
 8014b36:	4b66      	ldr	r3, [pc, #408]	; (8014cd0 <tcp_receive+0xcfc>)
 8014b38:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	7d1b      	ldrb	r3, [r3, #20]
 8014b3e:	2b04      	cmp	r3, #4
 8014b40:	d102      	bne.n	8014b48 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	2207      	movs	r2, #7
 8014b46:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014b48:	68bb      	ldr	r3, [r7, #8]
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8014b50:	68b8      	ldr	r0, [r7, #8]
 8014b52:	f7fd fb04 	bl	801215e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d008      	beq.n	8014b70 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014b62:	68db      	ldr	r3, [r3, #12]
 8014b64:	685a      	ldr	r2, [r3, #4]
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014b6a:	429a      	cmp	r2, r3
 8014b6c:	f43f af43 	beq.w	80149f6 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	8b5b      	ldrh	r3, [r3, #26]
 8014b74:	f003 0301 	and.w	r3, r3, #1
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d00e      	beq.n	8014b9a <tcp_receive+0xbc6>
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	8b5b      	ldrh	r3, [r3, #26]
 8014b80:	f023 0301 	bic.w	r3, r3, #1
 8014b84:	b29a      	uxth	r2, r3
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	835a      	strh	r2, [r3, #26]
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	8b5b      	ldrh	r3, [r3, #26]
 8014b8e:	f043 0302 	orr.w	r3, r3, #2
 8014b92:	b29a      	uxth	r2, r3
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014b98:	e188      	b.n	8014eac <tcp_receive+0xed8>
        tcp_ack(pcb);
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	8b5b      	ldrh	r3, [r3, #26]
 8014b9e:	f043 0301 	orr.w	r3, r3, #1
 8014ba2:	b29a      	uxth	r2, r3
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014ba8:	e180      	b.n	8014eac <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d106      	bne.n	8014bc0 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8014bb2:	4848      	ldr	r0, [pc, #288]	; (8014cd4 <tcp_receive+0xd00>)
 8014bb4:	f7fd faec 	bl	8012190 <tcp_seg_copy>
 8014bb8:	4602      	mov	r2, r0
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	675a      	str	r2, [r3, #116]	; 0x74
 8014bbe:	e16d      	b.n	8014e9c <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014bc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8014bca:	e157      	b.n	8014e7c <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8014bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bce:	68db      	ldr	r3, [r3, #12]
 8014bd0:	685a      	ldr	r2, [r3, #4]
 8014bd2:	4b41      	ldr	r3, [pc, #260]	; (8014cd8 <tcp_receive+0xd04>)
 8014bd4:	681b      	ldr	r3, [r3, #0]
 8014bd6:	429a      	cmp	r2, r3
 8014bd8:	d11d      	bne.n	8014c16 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014bda:	4b3e      	ldr	r3, [pc, #248]	; (8014cd4 <tcp_receive+0xd00>)
 8014bdc:	891a      	ldrh	r2, [r3, #8]
 8014bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014be0:	891b      	ldrh	r3, [r3, #8]
 8014be2:	429a      	cmp	r2, r3
 8014be4:	f240 814f 	bls.w	8014e86 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014be8:	483a      	ldr	r0, [pc, #232]	; (8014cd4 <tcp_receive+0xd00>)
 8014bea:	f7fd fad1 	bl	8012190 <tcp_seg_copy>
 8014bee:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014bf0:	697b      	ldr	r3, [r7, #20]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	f000 8149 	beq.w	8014e8a <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8014bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d003      	beq.n	8014c06 <tcp_receive+0xc32>
                    prev->next = cseg;
 8014bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c00:	697a      	ldr	r2, [r7, #20]
 8014c02:	601a      	str	r2, [r3, #0]
 8014c04:	e002      	b.n	8014c0c <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	697a      	ldr	r2, [r7, #20]
 8014c0a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014c0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014c0e:	6978      	ldr	r0, [r7, #20]
 8014c10:	f7ff f8dc 	bl	8013dcc <tcp_oos_insert_segment>
                }
                break;
 8014c14:	e139      	b.n	8014e8a <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d117      	bne.n	8014c4c <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014c1c:	4b2e      	ldr	r3, [pc, #184]	; (8014cd8 <tcp_receive+0xd04>)
 8014c1e:	681a      	ldr	r2, [r3, #0]
 8014c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c22:	68db      	ldr	r3, [r3, #12]
 8014c24:	685b      	ldr	r3, [r3, #4]
 8014c26:	1ad3      	subs	r3, r2, r3
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	da57      	bge.n	8014cdc <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014c2c:	4829      	ldr	r0, [pc, #164]	; (8014cd4 <tcp_receive+0xd00>)
 8014c2e:	f7fd faaf 	bl	8012190 <tcp_seg_copy>
 8014c32:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014c34:	69bb      	ldr	r3, [r7, #24]
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	f000 8129 	beq.w	8014e8e <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	69ba      	ldr	r2, [r7, #24]
 8014c40:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8014c42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014c44:	69b8      	ldr	r0, [r7, #24]
 8014c46:	f7ff f8c1 	bl	8013dcc <tcp_oos_insert_segment>
                  }
                  break;
 8014c4a:	e120      	b.n	8014e8e <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014c4c:	4b22      	ldr	r3, [pc, #136]	; (8014cd8 <tcp_receive+0xd04>)
 8014c4e:	681a      	ldr	r2, [r3, #0]
 8014c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c52:	68db      	ldr	r3, [r3, #12]
 8014c54:	685b      	ldr	r3, [r3, #4]
 8014c56:	1ad3      	subs	r3, r2, r3
 8014c58:	3b01      	subs	r3, #1
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	db3e      	blt.n	8014cdc <tcp_receive+0xd08>
 8014c5e:	4b1e      	ldr	r3, [pc, #120]	; (8014cd8 <tcp_receive+0xd04>)
 8014c60:	681a      	ldr	r2, [r3, #0]
 8014c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c64:	68db      	ldr	r3, [r3, #12]
 8014c66:	685b      	ldr	r3, [r3, #4]
 8014c68:	1ad3      	subs	r3, r2, r3
 8014c6a:	3301      	adds	r3, #1
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	dc35      	bgt.n	8014cdc <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014c70:	4818      	ldr	r0, [pc, #96]	; (8014cd4 <tcp_receive+0xd00>)
 8014c72:	f7fd fa8d 	bl	8012190 <tcp_seg_copy>
 8014c76:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014c78:	69fb      	ldr	r3, [r7, #28]
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	f000 8109 	beq.w	8014e92 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c82:	68db      	ldr	r3, [r3, #12]
 8014c84:	685b      	ldr	r3, [r3, #4]
 8014c86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014c88:	8912      	ldrh	r2, [r2, #8]
 8014c8a:	441a      	add	r2, r3
 8014c8c:	4b12      	ldr	r3, [pc, #72]	; (8014cd8 <tcp_receive+0xd04>)
 8014c8e:	681b      	ldr	r3, [r3, #0]
 8014c90:	1ad3      	subs	r3, r2, r3
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	dd12      	ble.n	8014cbc <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014c96:	4b10      	ldr	r3, [pc, #64]	; (8014cd8 <tcp_receive+0xd04>)
 8014c98:	681b      	ldr	r3, [r3, #0]
 8014c9a:	b29a      	uxth	r2, r3
 8014c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c9e:	68db      	ldr	r3, [r3, #12]
 8014ca0:	685b      	ldr	r3, [r3, #4]
 8014ca2:	b29b      	uxth	r3, r3
 8014ca4:	1ad3      	subs	r3, r2, r3
 8014ca6:	b29a      	uxth	r2, r3
 8014ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014caa:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014cae:	685a      	ldr	r2, [r3, #4]
 8014cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014cb2:	891b      	ldrh	r3, [r3, #8]
 8014cb4:	4619      	mov	r1, r3
 8014cb6:	4610      	mov	r0, r2
 8014cb8:	f7fb fd02 	bl	80106c0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014cbe:	69fa      	ldr	r2, [r7, #28]
 8014cc0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8014cc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014cc4:	69f8      	ldr	r0, [r7, #28]
 8014cc6:	f7ff f881 	bl	8013dcc <tcp_oos_insert_segment>
                  }
                  break;
 8014cca:	e0e2      	b.n	8014e92 <tcp_receive+0xebe>
 8014ccc:	2000db10 	.word	0x2000db10
 8014cd0:	2000db0d 	.word	0x2000db0d
 8014cd4:	2000dae0 	.word	0x2000dae0
 8014cd8:	2000db00 	.word	0x2000db00
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cde:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ce2:	681b      	ldr	r3, [r3, #0]
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	f040 80c6 	bne.w	8014e76 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014cea:	4b80      	ldr	r3, [pc, #512]	; (8014eec <tcp_receive+0xf18>)
 8014cec:	681a      	ldr	r2, [r3, #0]
 8014cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cf0:	68db      	ldr	r3, [r3, #12]
 8014cf2:	685b      	ldr	r3, [r3, #4]
 8014cf4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	f340 80bd 	ble.w	8014e76 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cfe:	68db      	ldr	r3, [r3, #12]
 8014d00:	899b      	ldrh	r3, [r3, #12]
 8014d02:	b29b      	uxth	r3, r3
 8014d04:	4618      	mov	r0, r3
 8014d06:	f7fa fb19 	bl	800f33c <lwip_htons>
 8014d0a:	4603      	mov	r3, r0
 8014d0c:	b2db      	uxtb	r3, r3
 8014d0e:	f003 0301 	and.w	r3, r3, #1
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	f040 80bf 	bne.w	8014e96 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014d18:	4875      	ldr	r0, [pc, #468]	; (8014ef0 <tcp_receive+0xf1c>)
 8014d1a:	f7fd fa39 	bl	8012190 <tcp_seg_copy>
 8014d1e:	4602      	mov	r2, r0
 8014d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d22:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f000 80b6 	beq.w	8014e9a <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d30:	68db      	ldr	r3, [r3, #12]
 8014d32:	685b      	ldr	r3, [r3, #4]
 8014d34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014d36:	8912      	ldrh	r2, [r2, #8]
 8014d38:	441a      	add	r2, r3
 8014d3a:	4b6c      	ldr	r3, [pc, #432]	; (8014eec <tcp_receive+0xf18>)
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	1ad3      	subs	r3, r2, r3
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	dd12      	ble.n	8014d6a <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014d44:	4b69      	ldr	r3, [pc, #420]	; (8014eec <tcp_receive+0xf18>)
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	b29a      	uxth	r2, r3
 8014d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d4c:	68db      	ldr	r3, [r3, #12]
 8014d4e:	685b      	ldr	r3, [r3, #4]
 8014d50:	b29b      	uxth	r3, r3
 8014d52:	1ad3      	subs	r3, r2, r3
 8014d54:	b29a      	uxth	r2, r3
 8014d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d58:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d5c:	685a      	ldr	r2, [r3, #4]
 8014d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d60:	891b      	ldrh	r3, [r3, #8]
 8014d62:	4619      	mov	r1, r3
 8014d64:	4610      	mov	r0, r2
 8014d66:	f7fb fcab 	bl	80106c0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014d6a:	4b62      	ldr	r3, [pc, #392]	; (8014ef4 <tcp_receive+0xf20>)
 8014d6c:	881b      	ldrh	r3, [r3, #0]
 8014d6e:	461a      	mov	r2, r3
 8014d70:	4b5e      	ldr	r3, [pc, #376]	; (8014eec <tcp_receive+0xf18>)
 8014d72:	681b      	ldr	r3, [r3, #0]
 8014d74:	441a      	add	r2, r3
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d7a:	6879      	ldr	r1, [r7, #4]
 8014d7c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014d7e:	440b      	add	r3, r1
 8014d80:	1ad3      	subs	r3, r2, r3
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	f340 8089 	ble.w	8014e9a <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	68db      	ldr	r3, [r3, #12]
 8014d8e:	899b      	ldrh	r3, [r3, #12]
 8014d90:	b29b      	uxth	r3, r3
 8014d92:	4618      	mov	r0, r3
 8014d94:	f7fa fad2 	bl	800f33c <lwip_htons>
 8014d98:	4603      	mov	r3, r0
 8014d9a:	b2db      	uxtb	r3, r3
 8014d9c:	f003 0301 	and.w	r3, r3, #1
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d022      	beq.n	8014dea <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014da6:	681b      	ldr	r3, [r3, #0]
 8014da8:	68db      	ldr	r3, [r3, #12]
 8014daa:	899b      	ldrh	r3, [r3, #12]
 8014dac:	b29b      	uxth	r3, r3
 8014dae:	b21b      	sxth	r3, r3
 8014db0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014db4:	b21c      	sxth	r4, r3
 8014db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	68db      	ldr	r3, [r3, #12]
 8014dbc:	899b      	ldrh	r3, [r3, #12]
 8014dbe:	b29b      	uxth	r3, r3
 8014dc0:	4618      	mov	r0, r3
 8014dc2:	f7fa fabb 	bl	800f33c <lwip_htons>
 8014dc6:	4603      	mov	r3, r0
 8014dc8:	b2db      	uxtb	r3, r3
 8014dca:	b29b      	uxth	r3, r3
 8014dcc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014dd0:	b29b      	uxth	r3, r3
 8014dd2:	4618      	mov	r0, r3
 8014dd4:	f7fa fab2 	bl	800f33c <lwip_htons>
 8014dd8:	4603      	mov	r3, r0
 8014dda:	b21b      	sxth	r3, r3
 8014ddc:	4323      	orrs	r3, r4
 8014dde:	b21a      	sxth	r2, r3
 8014de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	68db      	ldr	r3, [r3, #12]
 8014de6:	b292      	uxth	r2, r2
 8014de8:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014dee:	b29a      	uxth	r2, r3
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014df4:	4413      	add	r3, r2
 8014df6:	b299      	uxth	r1, r3
 8014df8:	4b3c      	ldr	r3, [pc, #240]	; (8014eec <tcp_receive+0xf18>)
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	b29a      	uxth	r2, r3
 8014dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	1a8a      	subs	r2, r1, r2
 8014e04:	b292      	uxth	r2, r2
 8014e06:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	685a      	ldr	r2, [r3, #4]
 8014e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	891b      	ldrh	r3, [r3, #8]
 8014e14:	4619      	mov	r1, r3
 8014e16:	4610      	mov	r0, r2
 8014e18:	f7fb fc52 	bl	80106c0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	891c      	ldrh	r4, [r3, #8]
 8014e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	68db      	ldr	r3, [r3, #12]
 8014e28:	899b      	ldrh	r3, [r3, #12]
 8014e2a:	b29b      	uxth	r3, r3
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	f7fa fa85 	bl	800f33c <lwip_htons>
 8014e32:	4603      	mov	r3, r0
 8014e34:	b2db      	uxtb	r3, r3
 8014e36:	f003 0303 	and.w	r3, r3, #3
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d001      	beq.n	8014e42 <tcp_receive+0xe6e>
 8014e3e:	2301      	movs	r3, #1
 8014e40:	e000      	b.n	8014e44 <tcp_receive+0xe70>
 8014e42:	2300      	movs	r3, #0
 8014e44:	4423      	add	r3, r4
 8014e46:	b29a      	uxth	r2, r3
 8014e48:	4b2a      	ldr	r3, [pc, #168]	; (8014ef4 <tcp_receive+0xf20>)
 8014e4a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014e4c:	4b29      	ldr	r3, [pc, #164]	; (8014ef4 <tcp_receive+0xf20>)
 8014e4e:	881b      	ldrh	r3, [r3, #0]
 8014e50:	461a      	mov	r2, r3
 8014e52:	4b26      	ldr	r3, [pc, #152]	; (8014eec <tcp_receive+0xf18>)
 8014e54:	681b      	ldr	r3, [r3, #0]
 8014e56:	441a      	add	r2, r3
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e5c:	6879      	ldr	r1, [r7, #4]
 8014e5e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014e60:	440b      	add	r3, r1
 8014e62:	429a      	cmp	r2, r3
 8014e64:	d019      	beq.n	8014e9a <tcp_receive+0xec6>
 8014e66:	4b24      	ldr	r3, [pc, #144]	; (8014ef8 <tcp_receive+0xf24>)
 8014e68:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014e6c:	4923      	ldr	r1, [pc, #140]	; (8014efc <tcp_receive+0xf28>)
 8014e6e:	4824      	ldr	r0, [pc, #144]	; (8014f00 <tcp_receive+0xf2c>)
 8014e70:	f005 fd60 	bl	801a934 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014e74:	e011      	b.n	8014e9a <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	63bb      	str	r3, [r7, #56]	; 0x38
 8014e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	f47f aea4 	bne.w	8014bcc <tcp_receive+0xbf8>
 8014e84:	e00a      	b.n	8014e9c <tcp_receive+0xec8>
                break;
 8014e86:	bf00      	nop
 8014e88:	e008      	b.n	8014e9c <tcp_receive+0xec8>
                break;
 8014e8a:	bf00      	nop
 8014e8c:	e006      	b.n	8014e9c <tcp_receive+0xec8>
                  break;
 8014e8e:	bf00      	nop
 8014e90:	e004      	b.n	8014e9c <tcp_receive+0xec8>
                  break;
 8014e92:	bf00      	nop
 8014e94:	e002      	b.n	8014e9c <tcp_receive+0xec8>
                  break;
 8014e96:	bf00      	nop
 8014e98:	e000      	b.n	8014e9c <tcp_receive+0xec8>
                break;
 8014e9a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014e9c:	6878      	ldr	r0, [r7, #4]
 8014e9e:	f001 fe8b 	bl	8016bb8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8014ea2:	e003      	b.n	8014eac <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014ea4:	6878      	ldr	r0, [r7, #4]
 8014ea6:	f001 fe87 	bl	8016bb8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014eaa:	e01a      	b.n	8014ee2 <tcp_receive+0xf0e>
 8014eac:	e019      	b.n	8014ee2 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014eae:	4b0f      	ldr	r3, [pc, #60]	; (8014eec <tcp_receive+0xf18>)
 8014eb0:	681a      	ldr	r2, [r3, #0]
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014eb6:	1ad3      	subs	r3, r2, r3
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	db0a      	blt.n	8014ed2 <tcp_receive+0xefe>
 8014ebc:	4b0b      	ldr	r3, [pc, #44]	; (8014eec <tcp_receive+0xf18>)
 8014ebe:	681a      	ldr	r2, [r3, #0]
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014ec4:	6879      	ldr	r1, [r7, #4]
 8014ec6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014ec8:	440b      	add	r3, r1
 8014eca:	1ad3      	subs	r3, r2, r3
 8014ecc:	3301      	adds	r3, #1
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	dd07      	ble.n	8014ee2 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	8b5b      	ldrh	r3, [r3, #26]
 8014ed6:	f043 0302 	orr.w	r3, r3, #2
 8014eda:	b29a      	uxth	r2, r3
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014ee0:	e7ff      	b.n	8014ee2 <tcp_receive+0xf0e>
 8014ee2:	bf00      	nop
 8014ee4:	3750      	adds	r7, #80	; 0x50
 8014ee6:	46bd      	mov	sp, r7
 8014ee8:	bdb0      	pop	{r4, r5, r7, pc}
 8014eea:	bf00      	nop
 8014eec:	2000db00 	.word	0x2000db00
 8014ef0:	2000dae0 	.word	0x2000dae0
 8014ef4:	2000db0a 	.word	0x2000db0a
 8014ef8:	0801d8d4 	.word	0x0801d8d4
 8014efc:	0801dc7c 	.word	0x0801dc7c
 8014f00:	0801d920 	.word	0x0801d920

08014f04 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014f04:	b480      	push	{r7}
 8014f06:	b083      	sub	sp, #12
 8014f08:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014f0a:	4b15      	ldr	r3, [pc, #84]	; (8014f60 <tcp_get_next_optbyte+0x5c>)
 8014f0c:	881b      	ldrh	r3, [r3, #0]
 8014f0e:	1c5a      	adds	r2, r3, #1
 8014f10:	b291      	uxth	r1, r2
 8014f12:	4a13      	ldr	r2, [pc, #76]	; (8014f60 <tcp_get_next_optbyte+0x5c>)
 8014f14:	8011      	strh	r1, [r2, #0]
 8014f16:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014f18:	4b12      	ldr	r3, [pc, #72]	; (8014f64 <tcp_get_next_optbyte+0x60>)
 8014f1a:	681b      	ldr	r3, [r3, #0]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d004      	beq.n	8014f2a <tcp_get_next_optbyte+0x26>
 8014f20:	4b11      	ldr	r3, [pc, #68]	; (8014f68 <tcp_get_next_optbyte+0x64>)
 8014f22:	881b      	ldrh	r3, [r3, #0]
 8014f24:	88fa      	ldrh	r2, [r7, #6]
 8014f26:	429a      	cmp	r2, r3
 8014f28:	d208      	bcs.n	8014f3c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014f2a:	4b10      	ldr	r3, [pc, #64]	; (8014f6c <tcp_get_next_optbyte+0x68>)
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	3314      	adds	r3, #20
 8014f30:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014f32:	88fb      	ldrh	r3, [r7, #6]
 8014f34:	683a      	ldr	r2, [r7, #0]
 8014f36:	4413      	add	r3, r2
 8014f38:	781b      	ldrb	r3, [r3, #0]
 8014f3a:	e00b      	b.n	8014f54 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014f3c:	88fb      	ldrh	r3, [r7, #6]
 8014f3e:	b2da      	uxtb	r2, r3
 8014f40:	4b09      	ldr	r3, [pc, #36]	; (8014f68 <tcp_get_next_optbyte+0x64>)
 8014f42:	881b      	ldrh	r3, [r3, #0]
 8014f44:	b2db      	uxtb	r3, r3
 8014f46:	1ad3      	subs	r3, r2, r3
 8014f48:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014f4a:	4b06      	ldr	r3, [pc, #24]	; (8014f64 <tcp_get_next_optbyte+0x60>)
 8014f4c:	681a      	ldr	r2, [r3, #0]
 8014f4e:	797b      	ldrb	r3, [r7, #5]
 8014f50:	4413      	add	r3, r2
 8014f52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014f54:	4618      	mov	r0, r3
 8014f56:	370c      	adds	r7, #12
 8014f58:	46bd      	mov	sp, r7
 8014f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f5e:	4770      	bx	lr
 8014f60:	2000dafc 	.word	0x2000dafc
 8014f64:	2000daf8 	.word	0x2000daf8
 8014f68:	2000daf6 	.word	0x2000daf6
 8014f6c:	2000daf0 	.word	0x2000daf0

08014f70 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014f70:	b580      	push	{r7, lr}
 8014f72:	b084      	sub	sp, #16
 8014f74:	af00      	add	r7, sp, #0
 8014f76:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d106      	bne.n	8014f8c <tcp_parseopt+0x1c>
 8014f7e:	4b32      	ldr	r3, [pc, #200]	; (8015048 <tcp_parseopt+0xd8>)
 8014f80:	f240 727d 	movw	r2, #1917	; 0x77d
 8014f84:	4931      	ldr	r1, [pc, #196]	; (801504c <tcp_parseopt+0xdc>)
 8014f86:	4832      	ldr	r0, [pc, #200]	; (8015050 <tcp_parseopt+0xe0>)
 8014f88:	f005 fcd4 	bl	801a934 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014f8c:	4b31      	ldr	r3, [pc, #196]	; (8015054 <tcp_parseopt+0xe4>)
 8014f8e:	881b      	ldrh	r3, [r3, #0]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d055      	beq.n	8015040 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014f94:	4b30      	ldr	r3, [pc, #192]	; (8015058 <tcp_parseopt+0xe8>)
 8014f96:	2200      	movs	r2, #0
 8014f98:	801a      	strh	r2, [r3, #0]
 8014f9a:	e045      	b.n	8015028 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8014f9c:	f7ff ffb2 	bl	8014f04 <tcp_get_next_optbyte>
 8014fa0:	4603      	mov	r3, r0
 8014fa2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014fa4:	7bfb      	ldrb	r3, [r7, #15]
 8014fa6:	2b02      	cmp	r3, #2
 8014fa8:	d006      	beq.n	8014fb8 <tcp_parseopt+0x48>
 8014faa:	2b02      	cmp	r3, #2
 8014fac:	dc2b      	bgt.n	8015006 <tcp_parseopt+0x96>
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d041      	beq.n	8015036 <tcp_parseopt+0xc6>
 8014fb2:	2b01      	cmp	r3, #1
 8014fb4:	d127      	bne.n	8015006 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8014fb6:	e037      	b.n	8015028 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014fb8:	f7ff ffa4 	bl	8014f04 <tcp_get_next_optbyte>
 8014fbc:	4603      	mov	r3, r0
 8014fbe:	2b04      	cmp	r3, #4
 8014fc0:	d13b      	bne.n	801503a <tcp_parseopt+0xca>
 8014fc2:	4b25      	ldr	r3, [pc, #148]	; (8015058 <tcp_parseopt+0xe8>)
 8014fc4:	881b      	ldrh	r3, [r3, #0]
 8014fc6:	3301      	adds	r3, #1
 8014fc8:	4a22      	ldr	r2, [pc, #136]	; (8015054 <tcp_parseopt+0xe4>)
 8014fca:	8812      	ldrh	r2, [r2, #0]
 8014fcc:	4293      	cmp	r3, r2
 8014fce:	da34      	bge.n	801503a <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014fd0:	f7ff ff98 	bl	8014f04 <tcp_get_next_optbyte>
 8014fd4:	4603      	mov	r3, r0
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	021b      	lsls	r3, r3, #8
 8014fda:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014fdc:	f7ff ff92 	bl	8014f04 <tcp_get_next_optbyte>
 8014fe0:	4603      	mov	r3, r0
 8014fe2:	b29a      	uxth	r2, r3
 8014fe4:	89bb      	ldrh	r3, [r7, #12]
 8014fe6:	4313      	orrs	r3, r2
 8014fe8:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014fea:	89bb      	ldrh	r3, [r7, #12]
 8014fec:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014ff0:	d804      	bhi.n	8014ffc <tcp_parseopt+0x8c>
 8014ff2:	89bb      	ldrh	r3, [r7, #12]
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	d001      	beq.n	8014ffc <tcp_parseopt+0x8c>
 8014ff8:	89ba      	ldrh	r2, [r7, #12]
 8014ffa:	e001      	b.n	8015000 <tcp_parseopt+0x90>
 8014ffc:	f44f 7206 	mov.w	r2, #536	; 0x218
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8015004:	e010      	b.n	8015028 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015006:	f7ff ff7d 	bl	8014f04 <tcp_get_next_optbyte>
 801500a:	4603      	mov	r3, r0
 801500c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801500e:	7afb      	ldrb	r3, [r7, #11]
 8015010:	2b01      	cmp	r3, #1
 8015012:	d914      	bls.n	801503e <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015014:	7afb      	ldrb	r3, [r7, #11]
 8015016:	b29a      	uxth	r2, r3
 8015018:	4b0f      	ldr	r3, [pc, #60]	; (8015058 <tcp_parseopt+0xe8>)
 801501a:	881b      	ldrh	r3, [r3, #0]
 801501c:	4413      	add	r3, r2
 801501e:	b29b      	uxth	r3, r3
 8015020:	3b02      	subs	r3, #2
 8015022:	b29a      	uxth	r2, r3
 8015024:	4b0c      	ldr	r3, [pc, #48]	; (8015058 <tcp_parseopt+0xe8>)
 8015026:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015028:	4b0b      	ldr	r3, [pc, #44]	; (8015058 <tcp_parseopt+0xe8>)
 801502a:	881a      	ldrh	r2, [r3, #0]
 801502c:	4b09      	ldr	r3, [pc, #36]	; (8015054 <tcp_parseopt+0xe4>)
 801502e:	881b      	ldrh	r3, [r3, #0]
 8015030:	429a      	cmp	r2, r3
 8015032:	d3b3      	bcc.n	8014f9c <tcp_parseopt+0x2c>
 8015034:	e004      	b.n	8015040 <tcp_parseopt+0xd0>
          return;
 8015036:	bf00      	nop
 8015038:	e002      	b.n	8015040 <tcp_parseopt+0xd0>
            return;
 801503a:	bf00      	nop
 801503c:	e000      	b.n	8015040 <tcp_parseopt+0xd0>
            return;
 801503e:	bf00      	nop
      }
    }
  }
}
 8015040:	3710      	adds	r7, #16
 8015042:	46bd      	mov	sp, r7
 8015044:	bd80      	pop	{r7, pc}
 8015046:	bf00      	nop
 8015048:	0801d8d4 	.word	0x0801d8d4
 801504c:	0801dd38 	.word	0x0801dd38
 8015050:	0801d920 	.word	0x0801d920
 8015054:	2000daf4 	.word	0x2000daf4
 8015058:	2000dafc 	.word	0x2000dafc

0801505c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801505c:	b480      	push	{r7}
 801505e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015060:	4b05      	ldr	r3, [pc, #20]	; (8015078 <tcp_trigger_input_pcb_close+0x1c>)
 8015062:	781b      	ldrb	r3, [r3, #0]
 8015064:	f043 0310 	orr.w	r3, r3, #16
 8015068:	b2da      	uxtb	r2, r3
 801506a:	4b03      	ldr	r3, [pc, #12]	; (8015078 <tcp_trigger_input_pcb_close+0x1c>)
 801506c:	701a      	strb	r2, [r3, #0]
}
 801506e:	bf00      	nop
 8015070:	46bd      	mov	sp, r7
 8015072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015076:	4770      	bx	lr
 8015078:	2000db0d 	.word	0x2000db0d

0801507c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801507c:	b580      	push	{r7, lr}
 801507e:	b084      	sub	sp, #16
 8015080:	af00      	add	r7, sp, #0
 8015082:	60f8      	str	r0, [r7, #12]
 8015084:	60b9      	str	r1, [r7, #8]
 8015086:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d00a      	beq.n	80150a4 <tcp_route+0x28>
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	7a1b      	ldrb	r3, [r3, #8]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d006      	beq.n	80150a4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	7a1b      	ldrb	r3, [r3, #8]
 801509a:	4618      	mov	r0, r3
 801509c:	f7fb f908 	bl	80102b0 <netif_get_by_index>
 80150a0:	4603      	mov	r3, r0
 80150a2:	e003      	b.n	80150ac <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80150a4:	6878      	ldr	r0, [r7, #4]
 80150a6:	f003 fe35 	bl	8018d14 <ip4_route>
 80150aa:	4603      	mov	r3, r0
  }
}
 80150ac:	4618      	mov	r0, r3
 80150ae:	3710      	adds	r7, #16
 80150b0:	46bd      	mov	sp, r7
 80150b2:	bd80      	pop	{r7, pc}

080150b4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80150b4:	b590      	push	{r4, r7, lr}
 80150b6:	b087      	sub	sp, #28
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	60f8      	str	r0, [r7, #12]
 80150bc:	60b9      	str	r1, [r7, #8]
 80150be:	603b      	str	r3, [r7, #0]
 80150c0:	4613      	mov	r3, r2
 80150c2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d105      	bne.n	80150d6 <tcp_create_segment+0x22>
 80150ca:	4b44      	ldr	r3, [pc, #272]	; (80151dc <tcp_create_segment+0x128>)
 80150cc:	22a3      	movs	r2, #163	; 0xa3
 80150ce:	4944      	ldr	r1, [pc, #272]	; (80151e0 <tcp_create_segment+0x12c>)
 80150d0:	4844      	ldr	r0, [pc, #272]	; (80151e4 <tcp_create_segment+0x130>)
 80150d2:	f005 fc2f 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d105      	bne.n	80150e8 <tcp_create_segment+0x34>
 80150dc:	4b3f      	ldr	r3, [pc, #252]	; (80151dc <tcp_create_segment+0x128>)
 80150de:	22a4      	movs	r2, #164	; 0xa4
 80150e0:	4941      	ldr	r1, [pc, #260]	; (80151e8 <tcp_create_segment+0x134>)
 80150e2:	4840      	ldr	r0, [pc, #256]	; (80151e4 <tcp_create_segment+0x130>)
 80150e4:	f005 fc26 	bl	801a934 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80150e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80150ec:	009b      	lsls	r3, r3, #2
 80150ee:	b2db      	uxtb	r3, r3
 80150f0:	f003 0304 	and.w	r3, r3, #4
 80150f4:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80150f6:	2003      	movs	r0, #3
 80150f8:	f7fa fdd6 	bl	800fca8 <memp_malloc>
 80150fc:	6138      	str	r0, [r7, #16]
 80150fe:	693b      	ldr	r3, [r7, #16]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d104      	bne.n	801510e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015104:	68b8      	ldr	r0, [r7, #8]
 8015106:	f7fb fc61 	bl	80109cc <pbuf_free>
    return NULL;
 801510a:	2300      	movs	r3, #0
 801510c:	e061      	b.n	80151d2 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801510e:	693b      	ldr	r3, [r7, #16]
 8015110:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015114:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015116:	693b      	ldr	r3, [r7, #16]
 8015118:	2200      	movs	r2, #0
 801511a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801511c:	693b      	ldr	r3, [r7, #16]
 801511e:	68ba      	ldr	r2, [r7, #8]
 8015120:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015122:	68bb      	ldr	r3, [r7, #8]
 8015124:	891a      	ldrh	r2, [r3, #8]
 8015126:	7dfb      	ldrb	r3, [r7, #23]
 8015128:	b29b      	uxth	r3, r3
 801512a:	429a      	cmp	r2, r3
 801512c:	d205      	bcs.n	801513a <tcp_create_segment+0x86>
 801512e:	4b2b      	ldr	r3, [pc, #172]	; (80151dc <tcp_create_segment+0x128>)
 8015130:	22b0      	movs	r2, #176	; 0xb0
 8015132:	492e      	ldr	r1, [pc, #184]	; (80151ec <tcp_create_segment+0x138>)
 8015134:	482b      	ldr	r0, [pc, #172]	; (80151e4 <tcp_create_segment+0x130>)
 8015136:	f005 fbfd 	bl	801a934 <iprintf>
  seg->len = p->tot_len - optlen;
 801513a:	68bb      	ldr	r3, [r7, #8]
 801513c:	891a      	ldrh	r2, [r3, #8]
 801513e:	7dfb      	ldrb	r3, [r7, #23]
 8015140:	b29b      	uxth	r3, r3
 8015142:	1ad3      	subs	r3, r2, r3
 8015144:	b29a      	uxth	r2, r3
 8015146:	693b      	ldr	r3, [r7, #16]
 8015148:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801514a:	2114      	movs	r1, #20
 801514c:	68b8      	ldr	r0, [r7, #8]
 801514e:	f7fb fba7 	bl	80108a0 <pbuf_add_header>
 8015152:	4603      	mov	r3, r0
 8015154:	2b00      	cmp	r3, #0
 8015156:	d004      	beq.n	8015162 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015158:	6938      	ldr	r0, [r7, #16]
 801515a:	f7fd f800 	bl	801215e <tcp_seg_free>
    return NULL;
 801515e:	2300      	movs	r3, #0
 8015160:	e037      	b.n	80151d2 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015162:	693b      	ldr	r3, [r7, #16]
 8015164:	685b      	ldr	r3, [r3, #4]
 8015166:	685a      	ldr	r2, [r3, #4]
 8015168:	693b      	ldr	r3, [r7, #16]
 801516a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801516c:	68fb      	ldr	r3, [r7, #12]
 801516e:	8ada      	ldrh	r2, [r3, #22]
 8015170:	693b      	ldr	r3, [r7, #16]
 8015172:	68dc      	ldr	r4, [r3, #12]
 8015174:	4610      	mov	r0, r2
 8015176:	f7fa f8e1 	bl	800f33c <lwip_htons>
 801517a:	4603      	mov	r3, r0
 801517c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	8b1a      	ldrh	r2, [r3, #24]
 8015182:	693b      	ldr	r3, [r7, #16]
 8015184:	68dc      	ldr	r4, [r3, #12]
 8015186:	4610      	mov	r0, r2
 8015188:	f7fa f8d8 	bl	800f33c <lwip_htons>
 801518c:	4603      	mov	r3, r0
 801518e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015190:	693b      	ldr	r3, [r7, #16]
 8015192:	68dc      	ldr	r4, [r3, #12]
 8015194:	6838      	ldr	r0, [r7, #0]
 8015196:	f7fa f8e6 	bl	800f366 <lwip_htonl>
 801519a:	4603      	mov	r3, r0
 801519c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801519e:	7dfb      	ldrb	r3, [r7, #23]
 80151a0:	089b      	lsrs	r3, r3, #2
 80151a2:	b2db      	uxtb	r3, r3
 80151a4:	b29b      	uxth	r3, r3
 80151a6:	3305      	adds	r3, #5
 80151a8:	b29b      	uxth	r3, r3
 80151aa:	031b      	lsls	r3, r3, #12
 80151ac:	b29a      	uxth	r2, r3
 80151ae:	79fb      	ldrb	r3, [r7, #7]
 80151b0:	b29b      	uxth	r3, r3
 80151b2:	4313      	orrs	r3, r2
 80151b4:	b29a      	uxth	r2, r3
 80151b6:	693b      	ldr	r3, [r7, #16]
 80151b8:	68dc      	ldr	r4, [r3, #12]
 80151ba:	4610      	mov	r0, r2
 80151bc:	f7fa f8be 	bl	800f33c <lwip_htons>
 80151c0:	4603      	mov	r3, r0
 80151c2:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80151c4:	693b      	ldr	r3, [r7, #16]
 80151c6:	68db      	ldr	r3, [r3, #12]
 80151c8:	2200      	movs	r2, #0
 80151ca:	749a      	strb	r2, [r3, #18]
 80151cc:	2200      	movs	r2, #0
 80151ce:	74da      	strb	r2, [r3, #19]
  return seg;
 80151d0:	693b      	ldr	r3, [r7, #16]
}
 80151d2:	4618      	mov	r0, r3
 80151d4:	371c      	adds	r7, #28
 80151d6:	46bd      	mov	sp, r7
 80151d8:	bd90      	pop	{r4, r7, pc}
 80151da:	bf00      	nop
 80151dc:	0801dd54 	.word	0x0801dd54
 80151e0:	0801dd88 	.word	0x0801dd88
 80151e4:	0801dda8 	.word	0x0801dda8
 80151e8:	0801ddd0 	.word	0x0801ddd0
 80151ec:	0801ddf4 	.word	0x0801ddf4

080151f0 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80151f0:	b580      	push	{r7, lr}
 80151f2:	b086      	sub	sp, #24
 80151f4:	af00      	add	r7, sp, #0
 80151f6:	607b      	str	r3, [r7, #4]
 80151f8:	4603      	mov	r3, r0
 80151fa:	73fb      	strb	r3, [r7, #15]
 80151fc:	460b      	mov	r3, r1
 80151fe:	81bb      	strh	r3, [r7, #12]
 8015200:	4613      	mov	r3, r2
 8015202:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015204:	89bb      	ldrh	r3, [r7, #12]
 8015206:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	2b00      	cmp	r3, #0
 801520c:	d105      	bne.n	801521a <tcp_pbuf_prealloc+0x2a>
 801520e:	4b30      	ldr	r3, [pc, #192]	; (80152d0 <tcp_pbuf_prealloc+0xe0>)
 8015210:	22e8      	movs	r2, #232	; 0xe8
 8015212:	4930      	ldr	r1, [pc, #192]	; (80152d4 <tcp_pbuf_prealloc+0xe4>)
 8015214:	4830      	ldr	r0, [pc, #192]	; (80152d8 <tcp_pbuf_prealloc+0xe8>)
 8015216:	f005 fb8d 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801521a:	6a3b      	ldr	r3, [r7, #32]
 801521c:	2b00      	cmp	r3, #0
 801521e:	d105      	bne.n	801522c <tcp_pbuf_prealloc+0x3c>
 8015220:	4b2b      	ldr	r3, [pc, #172]	; (80152d0 <tcp_pbuf_prealloc+0xe0>)
 8015222:	22e9      	movs	r2, #233	; 0xe9
 8015224:	492d      	ldr	r1, [pc, #180]	; (80152dc <tcp_pbuf_prealloc+0xec>)
 8015226:	482c      	ldr	r0, [pc, #176]	; (80152d8 <tcp_pbuf_prealloc+0xe8>)
 8015228:	f005 fb84 	bl	801a934 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801522c:	89ba      	ldrh	r2, [r7, #12]
 801522e:	897b      	ldrh	r3, [r7, #10]
 8015230:	429a      	cmp	r2, r3
 8015232:	d221      	bcs.n	8015278 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015234:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015238:	f003 0302 	and.w	r3, r3, #2
 801523c:	2b00      	cmp	r3, #0
 801523e:	d111      	bne.n	8015264 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8015240:	6a3b      	ldr	r3, [r7, #32]
 8015242:	8b5b      	ldrh	r3, [r3, #26]
 8015244:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015248:	2b00      	cmp	r3, #0
 801524a:	d115      	bne.n	8015278 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801524c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015250:	2b00      	cmp	r3, #0
 8015252:	d007      	beq.n	8015264 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8015254:	6a3b      	ldr	r3, [r7, #32]
 8015256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8015258:	2b00      	cmp	r3, #0
 801525a:	d103      	bne.n	8015264 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801525c:	6a3b      	ldr	r3, [r7, #32]
 801525e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8015260:	2b00      	cmp	r3, #0
 8015262:	d009      	beq.n	8015278 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8015264:	89bb      	ldrh	r3, [r7, #12]
 8015266:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801526a:	f023 0203 	bic.w	r2, r3, #3
 801526e:	897b      	ldrh	r3, [r7, #10]
 8015270:	4293      	cmp	r3, r2
 8015272:	bf28      	it	cs
 8015274:	4613      	movcs	r3, r2
 8015276:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8015278:	8af9      	ldrh	r1, [r7, #22]
 801527a:	7bfb      	ldrb	r3, [r7, #15]
 801527c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015280:	4618      	mov	r0, r3
 8015282:	f7fb f8bf 	bl	8010404 <pbuf_alloc>
 8015286:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015288:	693b      	ldr	r3, [r7, #16]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d101      	bne.n	8015292 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801528e:	2300      	movs	r3, #0
 8015290:	e019      	b.n	80152c6 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8015292:	693b      	ldr	r3, [r7, #16]
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d006      	beq.n	80152a8 <tcp_pbuf_prealloc+0xb8>
 801529a:	4b0d      	ldr	r3, [pc, #52]	; (80152d0 <tcp_pbuf_prealloc+0xe0>)
 801529c:	f240 120b 	movw	r2, #267	; 0x10b
 80152a0:	490f      	ldr	r1, [pc, #60]	; (80152e0 <tcp_pbuf_prealloc+0xf0>)
 80152a2:	480d      	ldr	r0, [pc, #52]	; (80152d8 <tcp_pbuf_prealloc+0xe8>)
 80152a4:	f005 fb46 	bl	801a934 <iprintf>
  *oversize = p->len - length;
 80152a8:	693b      	ldr	r3, [r7, #16]
 80152aa:	895a      	ldrh	r2, [r3, #10]
 80152ac:	89bb      	ldrh	r3, [r7, #12]
 80152ae:	1ad3      	subs	r3, r2, r3
 80152b0:	b29a      	uxth	r2, r3
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80152b6:	693b      	ldr	r3, [r7, #16]
 80152b8:	89ba      	ldrh	r2, [r7, #12]
 80152ba:	811a      	strh	r2, [r3, #8]
 80152bc:	693b      	ldr	r3, [r7, #16]
 80152be:	891a      	ldrh	r2, [r3, #8]
 80152c0:	693b      	ldr	r3, [r7, #16]
 80152c2:	815a      	strh	r2, [r3, #10]
  return p;
 80152c4:	693b      	ldr	r3, [r7, #16]
}
 80152c6:	4618      	mov	r0, r3
 80152c8:	3718      	adds	r7, #24
 80152ca:	46bd      	mov	sp, r7
 80152cc:	bd80      	pop	{r7, pc}
 80152ce:	bf00      	nop
 80152d0:	0801dd54 	.word	0x0801dd54
 80152d4:	0801de0c 	.word	0x0801de0c
 80152d8:	0801dda8 	.word	0x0801dda8
 80152dc:	0801de30 	.word	0x0801de30
 80152e0:	0801de50 	.word	0x0801de50

080152e4 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80152e4:	b580      	push	{r7, lr}
 80152e6:	b082      	sub	sp, #8
 80152e8:	af00      	add	r7, sp, #0
 80152ea:	6078      	str	r0, [r7, #4]
 80152ec:	460b      	mov	r3, r1
 80152ee:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d106      	bne.n	8015304 <tcp_write_checks+0x20>
 80152f6:	4b33      	ldr	r3, [pc, #204]	; (80153c4 <tcp_write_checks+0xe0>)
 80152f8:	f240 1233 	movw	r2, #307	; 0x133
 80152fc:	4932      	ldr	r1, [pc, #200]	; (80153c8 <tcp_write_checks+0xe4>)
 80152fe:	4833      	ldr	r0, [pc, #204]	; (80153cc <tcp_write_checks+0xe8>)
 8015300:	f005 fb18 	bl	801a934 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	7d1b      	ldrb	r3, [r3, #20]
 8015308:	2b04      	cmp	r3, #4
 801530a:	d00e      	beq.n	801532a <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015310:	2b07      	cmp	r3, #7
 8015312:	d00a      	beq.n	801532a <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8015318:	2b02      	cmp	r3, #2
 801531a:	d006      	beq.n	801532a <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015320:	2b03      	cmp	r3, #3
 8015322:	d002      	beq.n	801532a <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8015324:	f06f 030a 	mvn.w	r3, #10
 8015328:	e048      	b.n	80153bc <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801532a:	887b      	ldrh	r3, [r7, #2]
 801532c:	2b00      	cmp	r3, #0
 801532e:	d101      	bne.n	8015334 <tcp_write_checks+0x50>
    return ERR_OK;
 8015330:	2300      	movs	r3, #0
 8015332:	e043      	b.n	80153bc <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801533a:	887a      	ldrh	r2, [r7, #2]
 801533c:	429a      	cmp	r2, r3
 801533e:	d909      	bls.n	8015354 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	8b5b      	ldrh	r3, [r3, #26]
 8015344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015348:	b29a      	uxth	r2, r3
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801534e:	f04f 33ff 	mov.w	r3, #4294967295
 8015352:	e033      	b.n	80153bc <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801535a:	2b08      	cmp	r3, #8
 801535c:	d909      	bls.n	8015372 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	8b5b      	ldrh	r3, [r3, #26]
 8015362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015366:	b29a      	uxth	r2, r3
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801536c:	f04f 33ff 	mov.w	r3, #4294967295
 8015370:	e024      	b.n	80153bc <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015378:	2b00      	cmp	r3, #0
 801537a:	d00f      	beq.n	801539c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015380:	2b00      	cmp	r3, #0
 8015382:	d11a      	bne.n	80153ba <tcp_write_checks+0xd6>
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015388:	2b00      	cmp	r3, #0
 801538a:	d116      	bne.n	80153ba <tcp_write_checks+0xd6>
 801538c:	4b0d      	ldr	r3, [pc, #52]	; (80153c4 <tcp_write_checks+0xe0>)
 801538e:	f240 1255 	movw	r2, #341	; 0x155
 8015392:	490f      	ldr	r1, [pc, #60]	; (80153d0 <tcp_write_checks+0xec>)
 8015394:	480d      	ldr	r0, [pc, #52]	; (80153cc <tcp_write_checks+0xe8>)
 8015396:	f005 facd 	bl	801a934 <iprintf>
 801539a:	e00e      	b.n	80153ba <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d103      	bne.n	80153ac <tcp_write_checks+0xc8>
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d006      	beq.n	80153ba <tcp_write_checks+0xd6>
 80153ac:	4b05      	ldr	r3, [pc, #20]	; (80153c4 <tcp_write_checks+0xe0>)
 80153ae:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80153b2:	4908      	ldr	r1, [pc, #32]	; (80153d4 <tcp_write_checks+0xf0>)
 80153b4:	4805      	ldr	r0, [pc, #20]	; (80153cc <tcp_write_checks+0xe8>)
 80153b6:	f005 fabd 	bl	801a934 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 80153ba:	2300      	movs	r3, #0
}
 80153bc:	4618      	mov	r0, r3
 80153be:	3708      	adds	r7, #8
 80153c0:	46bd      	mov	sp, r7
 80153c2:	bd80      	pop	{r7, pc}
 80153c4:	0801dd54 	.word	0x0801dd54
 80153c8:	0801de64 	.word	0x0801de64
 80153cc:	0801dda8 	.word	0x0801dda8
 80153d0:	0801de84 	.word	0x0801de84
 80153d4:	0801dec0 	.word	0x0801dec0

080153d8 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80153d8:	b590      	push	{r4, r7, lr}
 80153da:	b09b      	sub	sp, #108	; 0x6c
 80153dc:	af04      	add	r7, sp, #16
 80153de:	60f8      	str	r0, [r7, #12]
 80153e0:	60b9      	str	r1, [r7, #8]
 80153e2:	4611      	mov	r1, r2
 80153e4:	461a      	mov	r2, r3
 80153e6:	460b      	mov	r3, r1
 80153e8:	80fb      	strh	r3, [r7, #6]
 80153ea:	4613      	mov	r3, r2
 80153ec:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80153ee:	2300      	movs	r3, #0
 80153f0:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80153f2:	2300      	movs	r3, #0
 80153f4:	653b      	str	r3, [r7, #80]	; 0x50
 80153f6:	2300      	movs	r3, #0
 80153f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80153fa:	2300      	movs	r3, #0
 80153fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80153fe:	2300      	movs	r3, #0
 8015400:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8015402:	2300      	movs	r3, #0
 8015404:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8015408:	2300      	movs	r3, #0
 801540a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801540e:	2300      	movs	r3, #0
 8015410:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8015412:	2300      	movs	r3, #0
 8015414:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8015416:	2300      	movs	r3, #0
 8015418:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	2b00      	cmp	r3, #0
 801541e:	d109      	bne.n	8015434 <tcp_write+0x5c>
 8015420:	4ba4      	ldr	r3, [pc, #656]	; (80156b4 <tcp_write+0x2dc>)
 8015422:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8015426:	49a4      	ldr	r1, [pc, #656]	; (80156b8 <tcp_write+0x2e0>)
 8015428:	48a4      	ldr	r0, [pc, #656]	; (80156bc <tcp_write+0x2e4>)
 801542a:	f005 fa83 	bl	801a934 <iprintf>
 801542e:	f06f 030f 	mvn.w	r3, #15
 8015432:	e32a      	b.n	8015a8a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8015434:	68fb      	ldr	r3, [r7, #12]
 8015436:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801543a:	085b      	lsrs	r3, r3, #1
 801543c:	b29a      	uxth	r2, r3
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015442:	4293      	cmp	r3, r2
 8015444:	bf28      	it	cs
 8015446:	4613      	movcs	r3, r2
 8015448:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801544a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801544c:	2b00      	cmp	r3, #0
 801544e:	d102      	bne.n	8015456 <tcp_write+0x7e>
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015454:	e000      	b.n	8015458 <tcp_write+0x80>
 8015456:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015458:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d109      	bne.n	8015474 <tcp_write+0x9c>
 8015460:	4b94      	ldr	r3, [pc, #592]	; (80156b4 <tcp_write+0x2dc>)
 8015462:	f240 12ad 	movw	r2, #429	; 0x1ad
 8015466:	4996      	ldr	r1, [pc, #600]	; (80156c0 <tcp_write+0x2e8>)
 8015468:	4894      	ldr	r0, [pc, #592]	; (80156bc <tcp_write+0x2e4>)
 801546a:	f005 fa63 	bl	801a934 <iprintf>
 801546e:	f06f 030f 	mvn.w	r3, #15
 8015472:	e30a      	b.n	8015a8a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8015474:	88fb      	ldrh	r3, [r7, #6]
 8015476:	4619      	mov	r1, r3
 8015478:	68f8      	ldr	r0, [r7, #12]
 801547a:	f7ff ff33 	bl	80152e4 <tcp_write_checks>
 801547e:	4603      	mov	r3, r0
 8015480:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8015484:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8015488:	2b00      	cmp	r3, #0
 801548a:	d002      	beq.n	8015492 <tcp_write+0xba>
    return err;
 801548c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8015490:	e2fb      	b.n	8015a8a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015498:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801549c:	2300      	movs	r3, #0
 801549e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	f000 80f6 	beq.w	8015698 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154b0:	653b      	str	r3, [r7, #80]	; 0x50
 80154b2:	e002      	b.n	80154ba <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80154b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154b6:	681b      	ldr	r3, [r3, #0]
 80154b8:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80154ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154bc:	681b      	ldr	r3, [r3, #0]
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d1f8      	bne.n	80154b4 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80154c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154c4:	7a9b      	ldrb	r3, [r3, #10]
 80154c6:	009b      	lsls	r3, r3, #2
 80154c8:	b29b      	uxth	r3, r3
 80154ca:	f003 0304 	and.w	r3, r3, #4
 80154ce:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80154d0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80154d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154d4:	891b      	ldrh	r3, [r3, #8]
 80154d6:	4619      	mov	r1, r3
 80154d8:	8c3b      	ldrh	r3, [r7, #32]
 80154da:	440b      	add	r3, r1
 80154dc:	429a      	cmp	r2, r3
 80154de:	da06      	bge.n	80154ee <tcp_write+0x116>
 80154e0:	4b74      	ldr	r3, [pc, #464]	; (80156b4 <tcp_write+0x2dc>)
 80154e2:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80154e6:	4977      	ldr	r1, [pc, #476]	; (80156c4 <tcp_write+0x2ec>)
 80154e8:	4874      	ldr	r0, [pc, #464]	; (80156bc <tcp_write+0x2e4>)
 80154ea:	f005 fa23 	bl	801a934 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80154ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154f0:	891a      	ldrh	r2, [r3, #8]
 80154f2:	8c3b      	ldrh	r3, [r7, #32]
 80154f4:	4413      	add	r3, r2
 80154f6:	b29b      	uxth	r3, r3
 80154f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80154fa:	1ad3      	subs	r3, r2, r3
 80154fc:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015504:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8015506:	8a7b      	ldrh	r3, [r7, #18]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d026      	beq.n	801555a <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801550c:	8a7b      	ldrh	r3, [r7, #18]
 801550e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015510:	429a      	cmp	r2, r3
 8015512:	d206      	bcs.n	8015522 <tcp_write+0x14a>
 8015514:	4b67      	ldr	r3, [pc, #412]	; (80156b4 <tcp_write+0x2dc>)
 8015516:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801551a:	496b      	ldr	r1, [pc, #428]	; (80156c8 <tcp_write+0x2f0>)
 801551c:	4867      	ldr	r0, [pc, #412]	; (80156bc <tcp_write+0x2e4>)
 801551e:	f005 fa09 	bl	801a934 <iprintf>
      seg = last_unsent;
 8015522:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015524:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8015526:	8a7b      	ldrh	r3, [r7, #18]
 8015528:	88fa      	ldrh	r2, [r7, #6]
 801552a:	4293      	cmp	r3, r2
 801552c:	bf28      	it	cs
 801552e:	4613      	movcs	r3, r2
 8015530:	b29b      	uxth	r3, r3
 8015532:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015534:	4293      	cmp	r3, r2
 8015536:	bf28      	it	cs
 8015538:	4613      	movcs	r3, r2
 801553a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 801553c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015540:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015542:	4413      	add	r3, r2
 8015544:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8015548:	8a7a      	ldrh	r2, [r7, #18]
 801554a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801554c:	1ad3      	subs	r3, r2, r3
 801554e:	b29b      	uxth	r3, r3
 8015550:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8015552:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015554:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015556:	1ad3      	subs	r3, r2, r3
 8015558:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801555a:	8a7b      	ldrh	r3, [r7, #18]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d00b      	beq.n	8015578 <tcp_write+0x1a0>
 8015560:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015564:	88fb      	ldrh	r3, [r7, #6]
 8015566:	429a      	cmp	r2, r3
 8015568:	d006      	beq.n	8015578 <tcp_write+0x1a0>
 801556a:	4b52      	ldr	r3, [pc, #328]	; (80156b4 <tcp_write+0x2dc>)
 801556c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015570:	4956      	ldr	r1, [pc, #344]	; (80156cc <tcp_write+0x2f4>)
 8015572:	4852      	ldr	r0, [pc, #328]	; (80156bc <tcp_write+0x2e4>)
 8015574:	f005 f9de 	bl	801a934 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8015578:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801557c:	88fb      	ldrh	r3, [r7, #6]
 801557e:	429a      	cmp	r2, r3
 8015580:	f080 8167 	bcs.w	8015852 <tcp_write+0x47a>
 8015584:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015586:	2b00      	cmp	r3, #0
 8015588:	f000 8163 	beq.w	8015852 <tcp_write+0x47a>
 801558c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801558e:	891b      	ldrh	r3, [r3, #8]
 8015590:	2b00      	cmp	r3, #0
 8015592:	f000 815e 	beq.w	8015852 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8015596:	88fa      	ldrh	r2, [r7, #6]
 8015598:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801559c:	1ad2      	subs	r2, r2, r3
 801559e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80155a0:	4293      	cmp	r3, r2
 80155a2:	bfa8      	it	ge
 80155a4:	4613      	movge	r3, r2
 80155a6:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80155a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80155aa:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80155ac:	797b      	ldrb	r3, [r7, #5]
 80155ae:	f003 0301 	and.w	r3, r3, #1
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d027      	beq.n	8015606 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80155b6:	f107 0012 	add.w	r0, r7, #18
 80155ba:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80155bc:	8bf9      	ldrh	r1, [r7, #30]
 80155be:	2301      	movs	r3, #1
 80155c0:	9302      	str	r3, [sp, #8]
 80155c2:	797b      	ldrb	r3, [r7, #5]
 80155c4:	9301      	str	r3, [sp, #4]
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	9300      	str	r3, [sp, #0]
 80155ca:	4603      	mov	r3, r0
 80155cc:	2000      	movs	r0, #0
 80155ce:	f7ff fe0f 	bl	80151f0 <tcp_pbuf_prealloc>
 80155d2:	6578      	str	r0, [r7, #84]	; 0x54
 80155d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	f000 8225 	beq.w	8015a26 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80155dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80155de:	6858      	ldr	r0, [r3, #4]
 80155e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80155e4:	68ba      	ldr	r2, [r7, #8]
 80155e6:	4413      	add	r3, r2
 80155e8:	8bfa      	ldrh	r2, [r7, #30]
 80155ea:	4619      	mov	r1, r3
 80155ec:	f005 f892 	bl	801a714 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80155f0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80155f2:	f7fb fa79 	bl	8010ae8 <pbuf_clen>
 80155f6:	4603      	mov	r3, r0
 80155f8:	461a      	mov	r2, r3
 80155fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80155fe:	4413      	add	r3, r2
 8015600:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8015604:	e041      	b.n	801568a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8015606:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015608:	685b      	ldr	r3, [r3, #4]
 801560a:	637b      	str	r3, [r7, #52]	; 0x34
 801560c:	e002      	b.n	8015614 <tcp_write+0x23c>
 801560e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	637b      	str	r3, [r7, #52]	; 0x34
 8015614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d1f8      	bne.n	801560e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801561c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801561e:	7b1b      	ldrb	r3, [r3, #12]
 8015620:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8015624:	2b00      	cmp	r3, #0
 8015626:	d115      	bne.n	8015654 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8015628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801562a:	685b      	ldr	r3, [r3, #4]
 801562c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801562e:	8952      	ldrh	r2, [r2, #10]
 8015630:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8015632:	68ba      	ldr	r2, [r7, #8]
 8015634:	429a      	cmp	r2, r3
 8015636:	d10d      	bne.n	8015654 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8015638:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801563c:	2b00      	cmp	r3, #0
 801563e:	d006      	beq.n	801564e <tcp_write+0x276>
 8015640:	4b1c      	ldr	r3, [pc, #112]	; (80156b4 <tcp_write+0x2dc>)
 8015642:	f240 2231 	movw	r2, #561	; 0x231
 8015646:	4922      	ldr	r1, [pc, #136]	; (80156d0 <tcp_write+0x2f8>)
 8015648:	481c      	ldr	r0, [pc, #112]	; (80156bc <tcp_write+0x2e4>)
 801564a:	f005 f973 	bl	801a934 <iprintf>
          extendlen = seglen;
 801564e:	8bfb      	ldrh	r3, [r7, #30]
 8015650:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8015652:	e01a      	b.n	801568a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8015654:	8bfb      	ldrh	r3, [r7, #30]
 8015656:	2201      	movs	r2, #1
 8015658:	4619      	mov	r1, r3
 801565a:	2000      	movs	r0, #0
 801565c:	f7fa fed2 	bl	8010404 <pbuf_alloc>
 8015660:	6578      	str	r0, [r7, #84]	; 0x54
 8015662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015664:	2b00      	cmp	r3, #0
 8015666:	f000 81e0 	beq.w	8015a2a <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801566a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801566e:	68ba      	ldr	r2, [r7, #8]
 8015670:	441a      	add	r2, r3
 8015672:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015674:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8015676:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015678:	f7fb fa36 	bl	8010ae8 <pbuf_clen>
 801567c:	4603      	mov	r3, r0
 801567e:	461a      	mov	r2, r3
 8015680:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8015684:	4413      	add	r3, r2
 8015686:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801568a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801568e:	8bfb      	ldrh	r3, [r7, #30]
 8015690:	4413      	add	r3, r2
 8015692:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8015696:	e0dc      	b.n	8015852 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801569e:	2b00      	cmp	r3, #0
 80156a0:	f000 80d7 	beq.w	8015852 <tcp_write+0x47a>
 80156a4:	4b03      	ldr	r3, [pc, #12]	; (80156b4 <tcp_write+0x2dc>)
 80156a6:	f240 224a 	movw	r2, #586	; 0x24a
 80156aa:	490a      	ldr	r1, [pc, #40]	; (80156d4 <tcp_write+0x2fc>)
 80156ac:	4803      	ldr	r0, [pc, #12]	; (80156bc <tcp_write+0x2e4>)
 80156ae:	f005 f941 	bl	801a934 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80156b2:	e0ce      	b.n	8015852 <tcp_write+0x47a>
 80156b4:	0801dd54 	.word	0x0801dd54
 80156b8:	0801def4 	.word	0x0801def4
 80156bc:	0801dda8 	.word	0x0801dda8
 80156c0:	0801df0c 	.word	0x0801df0c
 80156c4:	0801df40 	.word	0x0801df40
 80156c8:	0801df58 	.word	0x0801df58
 80156cc:	0801df78 	.word	0x0801df78
 80156d0:	0801df98 	.word	0x0801df98
 80156d4:	0801dfc4 	.word	0x0801dfc4
    struct pbuf *p;
    u16_t left = len - pos;
 80156d8:	88fa      	ldrh	r2, [r7, #6]
 80156da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80156de:	1ad3      	subs	r3, r2, r3
 80156e0:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80156e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80156e6:	b29b      	uxth	r3, r3
 80156e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80156ea:	1ad3      	subs	r3, r2, r3
 80156ec:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80156ee:	8b7a      	ldrh	r2, [r7, #26]
 80156f0:	8bbb      	ldrh	r3, [r7, #28]
 80156f2:	4293      	cmp	r3, r2
 80156f4:	bf28      	it	cs
 80156f6:	4613      	movcs	r3, r2
 80156f8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80156fa:	797b      	ldrb	r3, [r7, #5]
 80156fc:	f003 0301 	and.w	r3, r3, #1
 8015700:	2b00      	cmp	r3, #0
 8015702:	d036      	beq.n	8015772 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8015704:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015708:	b29a      	uxth	r2, r3
 801570a:	8b3b      	ldrh	r3, [r7, #24]
 801570c:	4413      	add	r3, r2
 801570e:	b299      	uxth	r1, r3
 8015710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015712:	2b00      	cmp	r3, #0
 8015714:	bf0c      	ite	eq
 8015716:	2301      	moveq	r3, #1
 8015718:	2300      	movne	r3, #0
 801571a:	b2db      	uxtb	r3, r3
 801571c:	f107 0012 	add.w	r0, r7, #18
 8015720:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8015722:	9302      	str	r3, [sp, #8]
 8015724:	797b      	ldrb	r3, [r7, #5]
 8015726:	9301      	str	r3, [sp, #4]
 8015728:	68fb      	ldr	r3, [r7, #12]
 801572a:	9300      	str	r3, [sp, #0]
 801572c:	4603      	mov	r3, r0
 801572e:	2036      	movs	r0, #54	; 0x36
 8015730:	f7ff fd5e 	bl	80151f0 <tcp_pbuf_prealloc>
 8015734:	6338      	str	r0, [r7, #48]	; 0x30
 8015736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015738:	2b00      	cmp	r3, #0
 801573a:	f000 8178 	beq.w	8015a2e <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801573e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015740:	895b      	ldrh	r3, [r3, #10]
 8015742:	8b3a      	ldrh	r2, [r7, #24]
 8015744:	429a      	cmp	r2, r3
 8015746:	d906      	bls.n	8015756 <tcp_write+0x37e>
 8015748:	4b8c      	ldr	r3, [pc, #560]	; (801597c <tcp_write+0x5a4>)
 801574a:	f240 2266 	movw	r2, #614	; 0x266
 801574e:	498c      	ldr	r1, [pc, #560]	; (8015980 <tcp_write+0x5a8>)
 8015750:	488c      	ldr	r0, [pc, #560]	; (8015984 <tcp_write+0x5ac>)
 8015752:	f005 f8ef 	bl	801a934 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8015756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015758:	685a      	ldr	r2, [r3, #4]
 801575a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801575e:	18d0      	adds	r0, r2, r3
 8015760:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015764:	68ba      	ldr	r2, [r7, #8]
 8015766:	4413      	add	r3, r2
 8015768:	8b3a      	ldrh	r2, [r7, #24]
 801576a:	4619      	mov	r1, r3
 801576c:	f004 ffd2 	bl	801a714 <memcpy>
 8015770:	e02f      	b.n	80157d2 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8015772:	8a7b      	ldrh	r3, [r7, #18]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d006      	beq.n	8015786 <tcp_write+0x3ae>
 8015778:	4b80      	ldr	r3, [pc, #512]	; (801597c <tcp_write+0x5a4>)
 801577a:	f240 2271 	movw	r2, #625	; 0x271
 801577e:	4982      	ldr	r1, [pc, #520]	; (8015988 <tcp_write+0x5b0>)
 8015780:	4880      	ldr	r0, [pc, #512]	; (8015984 <tcp_write+0x5ac>)
 8015782:	f005 f8d7 	bl	801a934 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8015786:	8b3b      	ldrh	r3, [r7, #24]
 8015788:	2201      	movs	r2, #1
 801578a:	4619      	mov	r1, r3
 801578c:	2036      	movs	r0, #54	; 0x36
 801578e:	f7fa fe39 	bl	8010404 <pbuf_alloc>
 8015792:	6178      	str	r0, [r7, #20]
 8015794:	697b      	ldr	r3, [r7, #20]
 8015796:	2b00      	cmp	r3, #0
 8015798:	f000 814b 	beq.w	8015a32 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801579c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80157a0:	68ba      	ldr	r2, [r7, #8]
 80157a2:	441a      	add	r2, r3
 80157a4:	697b      	ldr	r3, [r7, #20]
 80157a6:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80157a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80157ac:	b29b      	uxth	r3, r3
 80157ae:	f44f 7220 	mov.w	r2, #640	; 0x280
 80157b2:	4619      	mov	r1, r3
 80157b4:	2036      	movs	r0, #54	; 0x36
 80157b6:	f7fa fe25 	bl	8010404 <pbuf_alloc>
 80157ba:	6338      	str	r0, [r7, #48]	; 0x30
 80157bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d103      	bne.n	80157ca <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80157c2:	6978      	ldr	r0, [r7, #20]
 80157c4:	f7fb f902 	bl	80109cc <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80157c8:	e136      	b.n	8015a38 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80157ca:	6979      	ldr	r1, [r7, #20]
 80157cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80157ce:	f7fb f9cb 	bl	8010b68 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80157d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80157d4:	f7fb f988 	bl	8010ae8 <pbuf_clen>
 80157d8:	4603      	mov	r3, r0
 80157da:	461a      	mov	r2, r3
 80157dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80157e0:	4413      	add	r3, r2
 80157e2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80157e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80157ea:	2b09      	cmp	r3, #9
 80157ec:	d903      	bls.n	80157f6 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80157ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80157f0:	f7fb f8ec 	bl	80109cc <pbuf_free>
      goto memerr;
 80157f4:	e120      	b.n	8015a38 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80157fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80157fe:	441a      	add	r2, r3
 8015800:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015804:	9300      	str	r3, [sp, #0]
 8015806:	4613      	mov	r3, r2
 8015808:	2200      	movs	r2, #0
 801580a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801580c:	68f8      	ldr	r0, [r7, #12]
 801580e:	f7ff fc51 	bl	80150b4 <tcp_create_segment>
 8015812:	64f8      	str	r0, [r7, #76]	; 0x4c
 8015814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015816:	2b00      	cmp	r3, #0
 8015818:	f000 810d 	beq.w	8015a36 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801581c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801581e:	2b00      	cmp	r3, #0
 8015820:	d102      	bne.n	8015828 <tcp_write+0x450>
      queue = seg;
 8015822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015824:	647b      	str	r3, [r7, #68]	; 0x44
 8015826:	e00c      	b.n	8015842 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8015828:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801582a:	2b00      	cmp	r3, #0
 801582c:	d106      	bne.n	801583c <tcp_write+0x464>
 801582e:	4b53      	ldr	r3, [pc, #332]	; (801597c <tcp_write+0x5a4>)
 8015830:	f240 22ab 	movw	r2, #683	; 0x2ab
 8015834:	4955      	ldr	r1, [pc, #340]	; (801598c <tcp_write+0x5b4>)
 8015836:	4853      	ldr	r0, [pc, #332]	; (8015984 <tcp_write+0x5ac>)
 8015838:	f005 f87c 	bl	801a934 <iprintf>
      prev_seg->next = seg;
 801583c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801583e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015840:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8015842:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015844:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8015846:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801584a:	8b3b      	ldrh	r3, [r7, #24]
 801584c:	4413      	add	r3, r2
 801584e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8015852:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015856:	88fb      	ldrh	r3, [r7, #6]
 8015858:	429a      	cmp	r2, r3
 801585a:	f4ff af3d 	bcc.w	80156d8 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801585e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015860:	2b00      	cmp	r3, #0
 8015862:	d02c      	beq.n	80158be <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8015864:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015866:	685b      	ldr	r3, [r3, #4]
 8015868:	62fb      	str	r3, [r7, #44]	; 0x2c
 801586a:	e01e      	b.n	80158aa <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 801586c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801586e:	891a      	ldrh	r2, [r3, #8]
 8015870:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8015872:	4413      	add	r3, r2
 8015874:	b29a      	uxth	r2, r3
 8015876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015878:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801587a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801587c:	681b      	ldr	r3, [r3, #0]
 801587e:	2b00      	cmp	r3, #0
 8015880:	d110      	bne.n	80158a4 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8015882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015884:	685b      	ldr	r3, [r3, #4]
 8015886:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015888:	8952      	ldrh	r2, [r2, #10]
 801588a:	4413      	add	r3, r2
 801588c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801588e:	68b9      	ldr	r1, [r7, #8]
 8015890:	4618      	mov	r0, r3
 8015892:	f004 ff3f 	bl	801a714 <memcpy>
        p->len += oversize_used;
 8015896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015898:	895a      	ldrh	r2, [r3, #10]
 801589a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801589c:	4413      	add	r3, r2
 801589e:	b29a      	uxth	r2, r3
 80158a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158a2:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80158a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80158aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d1dd      	bne.n	801586c <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 80158b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158b2:	891a      	ldrh	r2, [r3, #8]
 80158b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80158b6:	4413      	add	r3, r2
 80158b8:	b29a      	uxth	r2, r3
 80158ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158bc:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80158be:	8a7a      	ldrh	r2, [r7, #18]
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80158c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d018      	beq.n	80158fe <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80158cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d106      	bne.n	80158e0 <tcp_write+0x508>
 80158d2:	4b2a      	ldr	r3, [pc, #168]	; (801597c <tcp_write+0x5a4>)
 80158d4:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80158d8:	492d      	ldr	r1, [pc, #180]	; (8015990 <tcp_write+0x5b8>)
 80158da:	482a      	ldr	r0, [pc, #168]	; (8015984 <tcp_write+0x5ac>)
 80158dc:	f005 f82a 	bl	801a934 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80158e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158e2:	685b      	ldr	r3, [r3, #4]
 80158e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80158e6:	4618      	mov	r0, r3
 80158e8:	f7fb f93e 	bl	8010b68 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80158ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158ee:	891a      	ldrh	r2, [r3, #8]
 80158f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80158f2:	891b      	ldrh	r3, [r3, #8]
 80158f4:	4413      	add	r3, r2
 80158f6:	b29a      	uxth	r2, r3
 80158f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80158fa:	811a      	strh	r2, [r3, #8]
 80158fc:	e037      	b.n	801596e <tcp_write+0x596>
  } else if (extendlen > 0) {
 80158fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015900:	2b00      	cmp	r3, #0
 8015902:	d034      	beq.n	801596e <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8015904:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015906:	2b00      	cmp	r3, #0
 8015908:	d003      	beq.n	8015912 <tcp_write+0x53a>
 801590a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801590c:	685b      	ldr	r3, [r3, #4]
 801590e:	2b00      	cmp	r3, #0
 8015910:	d106      	bne.n	8015920 <tcp_write+0x548>
 8015912:	4b1a      	ldr	r3, [pc, #104]	; (801597c <tcp_write+0x5a4>)
 8015914:	f240 22e6 	movw	r2, #742	; 0x2e6
 8015918:	491e      	ldr	r1, [pc, #120]	; (8015994 <tcp_write+0x5bc>)
 801591a:	481a      	ldr	r0, [pc, #104]	; (8015984 <tcp_write+0x5ac>)
 801591c:	f005 f80a 	bl	801a934 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015920:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015922:	685b      	ldr	r3, [r3, #4]
 8015924:	62bb      	str	r3, [r7, #40]	; 0x28
 8015926:	e009      	b.n	801593c <tcp_write+0x564>
      p->tot_len += extendlen;
 8015928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801592a:	891a      	ldrh	r2, [r3, #8]
 801592c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801592e:	4413      	add	r3, r2
 8015930:	b29a      	uxth	r2, r3
 8015932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015934:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	62bb      	str	r3, [r7, #40]	; 0x28
 801593c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	2b00      	cmp	r3, #0
 8015942:	d1f1      	bne.n	8015928 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8015944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015946:	891a      	ldrh	r2, [r3, #8]
 8015948:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801594a:	4413      	add	r3, r2
 801594c:	b29a      	uxth	r2, r3
 801594e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015950:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8015952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015954:	895a      	ldrh	r2, [r3, #10]
 8015956:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015958:	4413      	add	r3, r2
 801595a:	b29a      	uxth	r2, r3
 801595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801595e:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8015960:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015962:	891a      	ldrh	r2, [r3, #8]
 8015964:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015966:	4413      	add	r3, r2
 8015968:	b29a      	uxth	r2, r3
 801596a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801596c:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801596e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015970:	2b00      	cmp	r3, #0
 8015972:	d111      	bne.n	8015998 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015978:	66da      	str	r2, [r3, #108]	; 0x6c
 801597a:	e010      	b.n	801599e <tcp_write+0x5c6>
 801597c:	0801dd54 	.word	0x0801dd54
 8015980:	0801dff4 	.word	0x0801dff4
 8015984:	0801dda8 	.word	0x0801dda8
 8015988:	0801e034 	.word	0x0801e034
 801598c:	0801e044 	.word	0x0801e044
 8015990:	0801e058 	.word	0x0801e058
 8015994:	0801e090 	.word	0x0801e090
  } else {
    last_unsent->next = queue;
 8015998:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801599a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801599c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801599e:	68fb      	ldr	r3, [r7, #12]
 80159a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80159a2:	88fb      	ldrh	r3, [r7, #6]
 80159a4:	441a      	add	r2, r3
 80159a6:	68fb      	ldr	r3, [r7, #12]
 80159a8:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80159b0:	88fb      	ldrh	r3, [r7, #6]
 80159b2:	1ad3      	subs	r3, r2, r3
 80159b4:	b29a      	uxth	r2, r3
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80159bc:	68fb      	ldr	r3, [r7, #12]
 80159be:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80159c2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d00e      	beq.n	80159ee <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d10a      	bne.n	80159ee <tcp_write+0x616>
 80159d8:	68fb      	ldr	r3, [r7, #12]
 80159da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d106      	bne.n	80159ee <tcp_write+0x616>
 80159e0:	4b2c      	ldr	r3, [pc, #176]	; (8015a94 <tcp_write+0x6bc>)
 80159e2:	f240 3212 	movw	r2, #786	; 0x312
 80159e6:	492c      	ldr	r1, [pc, #176]	; (8015a98 <tcp_write+0x6c0>)
 80159e8:	482c      	ldr	r0, [pc, #176]	; (8015a9c <tcp_write+0x6c4>)
 80159ea:	f004 ffa3 	bl	801a934 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80159ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d016      	beq.n	8015a22 <tcp_write+0x64a>
 80159f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80159f6:	68db      	ldr	r3, [r3, #12]
 80159f8:	2b00      	cmp	r3, #0
 80159fa:	d012      	beq.n	8015a22 <tcp_write+0x64a>
 80159fc:	797b      	ldrb	r3, [r7, #5]
 80159fe:	f003 0302 	and.w	r3, r3, #2
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d10d      	bne.n	8015a22 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8015a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015a08:	68db      	ldr	r3, [r3, #12]
 8015a0a:	899b      	ldrh	r3, [r3, #12]
 8015a0c:	b29c      	uxth	r4, r3
 8015a0e:	2008      	movs	r0, #8
 8015a10:	f7f9 fc94 	bl	800f33c <lwip_htons>
 8015a14:	4603      	mov	r3, r0
 8015a16:	461a      	mov	r2, r3
 8015a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015a1a:	68db      	ldr	r3, [r3, #12]
 8015a1c:	4322      	orrs	r2, r4
 8015a1e:	b292      	uxth	r2, r2
 8015a20:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8015a22:	2300      	movs	r3, #0
 8015a24:	e031      	b.n	8015a8a <tcp_write+0x6b2>
          goto memerr;
 8015a26:	bf00      	nop
 8015a28:	e006      	b.n	8015a38 <tcp_write+0x660>
            goto memerr;
 8015a2a:	bf00      	nop
 8015a2c:	e004      	b.n	8015a38 <tcp_write+0x660>
        goto memerr;
 8015a2e:	bf00      	nop
 8015a30:	e002      	b.n	8015a38 <tcp_write+0x660>
        goto memerr;
 8015a32:	bf00      	nop
 8015a34:	e000      	b.n	8015a38 <tcp_write+0x660>
      goto memerr;
 8015a36:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015a38:	68fb      	ldr	r3, [r7, #12]
 8015a3a:	8b5b      	ldrh	r3, [r3, #26]
 8015a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a40:	b29a      	uxth	r2, r3
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8015a46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d002      	beq.n	8015a52 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8015a4c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8015a4e:	f7fa ffbd 	bl	80109cc <pbuf_free>
  }
  if (queue != NULL) {
 8015a52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d002      	beq.n	8015a5e <tcp_write+0x686>
    tcp_segs_free(queue);
 8015a58:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015a5a:	f7fc fb6b 	bl	8012134 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8015a5e:	68fb      	ldr	r3, [r7, #12]
 8015a60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d00e      	beq.n	8015a86 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8015a68:	68fb      	ldr	r3, [r7, #12]
 8015a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d10a      	bne.n	8015a86 <tcp_write+0x6ae>
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015a74:	2b00      	cmp	r3, #0
 8015a76:	d106      	bne.n	8015a86 <tcp_write+0x6ae>
 8015a78:	4b06      	ldr	r3, [pc, #24]	; (8015a94 <tcp_write+0x6bc>)
 8015a7a:	f240 3227 	movw	r2, #807	; 0x327
 8015a7e:	4906      	ldr	r1, [pc, #24]	; (8015a98 <tcp_write+0x6c0>)
 8015a80:	4806      	ldr	r0, [pc, #24]	; (8015a9c <tcp_write+0x6c4>)
 8015a82:	f004 ff57 	bl	801a934 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8015a86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	375c      	adds	r7, #92	; 0x5c
 8015a8e:	46bd      	mov	sp, r7
 8015a90:	bd90      	pop	{r4, r7, pc}
 8015a92:	bf00      	nop
 8015a94:	0801dd54 	.word	0x0801dd54
 8015a98:	0801e0c8 	.word	0x0801e0c8
 8015a9c:	0801dda8 	.word	0x0801dda8

08015aa0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8015aa0:	b590      	push	{r4, r7, lr}
 8015aa2:	b08b      	sub	sp, #44	; 0x2c
 8015aa4:	af02      	add	r7, sp, #8
 8015aa6:	6078      	str	r0, [r7, #4]
 8015aa8:	460b      	mov	r3, r1
 8015aaa:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015aac:	2300      	movs	r3, #0
 8015aae:	61fb      	str	r3, [r7, #28]
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d106      	bne.n	8015acc <tcp_split_unsent_seg+0x2c>
 8015abe:	4b95      	ldr	r3, [pc, #596]	; (8015d14 <tcp_split_unsent_seg+0x274>)
 8015ac0:	f240 324b 	movw	r2, #843	; 0x34b
 8015ac4:	4994      	ldr	r1, [pc, #592]	; (8015d18 <tcp_split_unsent_seg+0x278>)
 8015ac6:	4895      	ldr	r0, [pc, #596]	; (8015d1c <tcp_split_unsent_seg+0x27c>)
 8015ac8:	f004 ff34 	bl	801a934 <iprintf>

  useg = pcb->unsent;
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ad0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8015ad2:	697b      	ldr	r3, [r7, #20]
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d102      	bne.n	8015ade <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8015adc:	e116      	b.n	8015d0c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8015ade:	887b      	ldrh	r3, [r7, #2]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d109      	bne.n	8015af8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015ae4:	4b8b      	ldr	r3, [pc, #556]	; (8015d14 <tcp_split_unsent_seg+0x274>)
 8015ae6:	f240 3253 	movw	r2, #851	; 0x353
 8015aea:	498d      	ldr	r1, [pc, #564]	; (8015d20 <tcp_split_unsent_seg+0x280>)
 8015aec:	488b      	ldr	r0, [pc, #556]	; (8015d1c <tcp_split_unsent_seg+0x27c>)
 8015aee:	f004 ff21 	bl	801a934 <iprintf>
    return ERR_VAL;
 8015af2:	f06f 0305 	mvn.w	r3, #5
 8015af6:	e109      	b.n	8015d0c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015af8:	697b      	ldr	r3, [r7, #20]
 8015afa:	891b      	ldrh	r3, [r3, #8]
 8015afc:	887a      	ldrh	r2, [r7, #2]
 8015afe:	429a      	cmp	r2, r3
 8015b00:	d301      	bcc.n	8015b06 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8015b02:	2300      	movs	r3, #0
 8015b04:	e102      	b.n	8015d0c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015b0a:	887a      	ldrh	r2, [r7, #2]
 8015b0c:	429a      	cmp	r2, r3
 8015b0e:	d906      	bls.n	8015b1e <tcp_split_unsent_seg+0x7e>
 8015b10:	4b80      	ldr	r3, [pc, #512]	; (8015d14 <tcp_split_unsent_seg+0x274>)
 8015b12:	f240 325b 	movw	r2, #859	; 0x35b
 8015b16:	4983      	ldr	r1, [pc, #524]	; (8015d24 <tcp_split_unsent_seg+0x284>)
 8015b18:	4880      	ldr	r0, [pc, #512]	; (8015d1c <tcp_split_unsent_seg+0x27c>)
 8015b1a:	f004 ff0b 	bl	801a934 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8015b1e:	697b      	ldr	r3, [r7, #20]
 8015b20:	891b      	ldrh	r3, [r3, #8]
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d106      	bne.n	8015b34 <tcp_split_unsent_seg+0x94>
 8015b26:	4b7b      	ldr	r3, [pc, #492]	; (8015d14 <tcp_split_unsent_seg+0x274>)
 8015b28:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8015b2c:	497e      	ldr	r1, [pc, #504]	; (8015d28 <tcp_split_unsent_seg+0x288>)
 8015b2e:	487b      	ldr	r0, [pc, #492]	; (8015d1c <tcp_split_unsent_seg+0x27c>)
 8015b30:	f004 ff00 	bl	801a934 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015b34:	697b      	ldr	r3, [r7, #20]
 8015b36:	7a9b      	ldrb	r3, [r3, #10]
 8015b38:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015b3a:	7bfb      	ldrb	r3, [r7, #15]
 8015b3c:	009b      	lsls	r3, r3, #2
 8015b3e:	b2db      	uxtb	r3, r3
 8015b40:	f003 0304 	and.w	r3, r3, #4
 8015b44:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015b46:	697b      	ldr	r3, [r7, #20]
 8015b48:	891a      	ldrh	r2, [r3, #8]
 8015b4a:	887b      	ldrh	r3, [r7, #2]
 8015b4c:	1ad3      	subs	r3, r2, r3
 8015b4e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8015b50:	7bbb      	ldrb	r3, [r7, #14]
 8015b52:	b29a      	uxth	r2, r3
 8015b54:	89bb      	ldrh	r3, [r7, #12]
 8015b56:	4413      	add	r3, r2
 8015b58:	b29b      	uxth	r3, r3
 8015b5a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015b5e:	4619      	mov	r1, r3
 8015b60:	2036      	movs	r0, #54	; 0x36
 8015b62:	f7fa fc4f 	bl	8010404 <pbuf_alloc>
 8015b66:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015b68:	693b      	ldr	r3, [r7, #16]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	f000 80b7 	beq.w	8015cde <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015b70:	697b      	ldr	r3, [r7, #20]
 8015b72:	685b      	ldr	r3, [r3, #4]
 8015b74:	891a      	ldrh	r2, [r3, #8]
 8015b76:	697b      	ldr	r3, [r7, #20]
 8015b78:	891b      	ldrh	r3, [r3, #8]
 8015b7a:	1ad3      	subs	r3, r2, r3
 8015b7c:	b29a      	uxth	r2, r3
 8015b7e:	887b      	ldrh	r3, [r7, #2]
 8015b80:	4413      	add	r3, r2
 8015b82:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015b84:	697b      	ldr	r3, [r7, #20]
 8015b86:	6858      	ldr	r0, [r3, #4]
 8015b88:	693b      	ldr	r3, [r7, #16]
 8015b8a:	685a      	ldr	r2, [r3, #4]
 8015b8c:	7bbb      	ldrb	r3, [r7, #14]
 8015b8e:	18d1      	adds	r1, r2, r3
 8015b90:	897b      	ldrh	r3, [r7, #10]
 8015b92:	89ba      	ldrh	r2, [r7, #12]
 8015b94:	f7fb f920 	bl	8010dd8 <pbuf_copy_partial>
 8015b98:	4603      	mov	r3, r0
 8015b9a:	461a      	mov	r2, r3
 8015b9c:	89bb      	ldrh	r3, [r7, #12]
 8015b9e:	4293      	cmp	r3, r2
 8015ba0:	f040 809f 	bne.w	8015ce2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015ba4:	697b      	ldr	r3, [r7, #20]
 8015ba6:	68db      	ldr	r3, [r3, #12]
 8015ba8:	899b      	ldrh	r3, [r3, #12]
 8015baa:	b29b      	uxth	r3, r3
 8015bac:	4618      	mov	r0, r3
 8015bae:	f7f9 fbc5 	bl	800f33c <lwip_htons>
 8015bb2:	4603      	mov	r3, r0
 8015bb4:	b2db      	uxtb	r3, r3
 8015bb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015bba:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015bbc:	2300      	movs	r3, #0
 8015bbe:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8015bc0:	7efb      	ldrb	r3, [r7, #27]
 8015bc2:	f003 0308 	and.w	r3, r3, #8
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d007      	beq.n	8015bda <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015bca:	7efb      	ldrb	r3, [r7, #27]
 8015bcc:	f023 0308 	bic.w	r3, r3, #8
 8015bd0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8015bd2:	7ebb      	ldrb	r3, [r7, #26]
 8015bd4:	f043 0308 	orr.w	r3, r3, #8
 8015bd8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015bda:	7efb      	ldrb	r3, [r7, #27]
 8015bdc:	f003 0301 	and.w	r3, r3, #1
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d007      	beq.n	8015bf4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015be4:	7efb      	ldrb	r3, [r7, #27]
 8015be6:	f023 0301 	bic.w	r3, r3, #1
 8015bea:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015bec:	7ebb      	ldrb	r3, [r7, #26]
 8015bee:	f043 0301 	orr.w	r3, r3, #1
 8015bf2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015bf4:	697b      	ldr	r3, [r7, #20]
 8015bf6:	68db      	ldr	r3, [r3, #12]
 8015bf8:	685b      	ldr	r3, [r3, #4]
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	f7f9 fbb3 	bl	800f366 <lwip_htonl>
 8015c00:	4602      	mov	r2, r0
 8015c02:	887b      	ldrh	r3, [r7, #2]
 8015c04:	18d1      	adds	r1, r2, r3
 8015c06:	7eba      	ldrb	r2, [r7, #26]
 8015c08:	7bfb      	ldrb	r3, [r7, #15]
 8015c0a:	9300      	str	r3, [sp, #0]
 8015c0c:	460b      	mov	r3, r1
 8015c0e:	6939      	ldr	r1, [r7, #16]
 8015c10:	6878      	ldr	r0, [r7, #4]
 8015c12:	f7ff fa4f 	bl	80150b4 <tcp_create_segment>
 8015c16:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015c18:	69fb      	ldr	r3, [r7, #28]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d063      	beq.n	8015ce6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015c1e:	697b      	ldr	r3, [r7, #20]
 8015c20:	685b      	ldr	r3, [r3, #4]
 8015c22:	4618      	mov	r0, r3
 8015c24:	f7fa ff60 	bl	8010ae8 <pbuf_clen>
 8015c28:	4603      	mov	r3, r0
 8015c2a:	461a      	mov	r2, r3
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015c32:	1a9b      	subs	r3, r3, r2
 8015c34:	b29a      	uxth	r2, r3
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015c3c:	697b      	ldr	r3, [r7, #20]
 8015c3e:	6858      	ldr	r0, [r3, #4]
 8015c40:	697b      	ldr	r3, [r7, #20]
 8015c42:	685b      	ldr	r3, [r3, #4]
 8015c44:	891a      	ldrh	r2, [r3, #8]
 8015c46:	89bb      	ldrh	r3, [r7, #12]
 8015c48:	1ad3      	subs	r3, r2, r3
 8015c4a:	b29b      	uxth	r3, r3
 8015c4c:	4619      	mov	r1, r3
 8015c4e:	f7fa fd37 	bl	80106c0 <pbuf_realloc>
  useg->len -= remainder;
 8015c52:	697b      	ldr	r3, [r7, #20]
 8015c54:	891a      	ldrh	r2, [r3, #8]
 8015c56:	89bb      	ldrh	r3, [r7, #12]
 8015c58:	1ad3      	subs	r3, r2, r3
 8015c5a:	b29a      	uxth	r2, r3
 8015c5c:	697b      	ldr	r3, [r7, #20]
 8015c5e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015c60:	697b      	ldr	r3, [r7, #20]
 8015c62:	68db      	ldr	r3, [r3, #12]
 8015c64:	899b      	ldrh	r3, [r3, #12]
 8015c66:	b29c      	uxth	r4, r3
 8015c68:	7efb      	ldrb	r3, [r7, #27]
 8015c6a:	b29b      	uxth	r3, r3
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f7f9 fb65 	bl	800f33c <lwip_htons>
 8015c72:	4603      	mov	r3, r0
 8015c74:	461a      	mov	r2, r3
 8015c76:	697b      	ldr	r3, [r7, #20]
 8015c78:	68db      	ldr	r3, [r3, #12]
 8015c7a:	4322      	orrs	r2, r4
 8015c7c:	b292      	uxth	r2, r2
 8015c7e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015c80:	697b      	ldr	r3, [r7, #20]
 8015c82:	685b      	ldr	r3, [r3, #4]
 8015c84:	4618      	mov	r0, r3
 8015c86:	f7fa ff2f 	bl	8010ae8 <pbuf_clen>
 8015c8a:	4603      	mov	r3, r0
 8015c8c:	461a      	mov	r2, r3
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015c94:	4413      	add	r3, r2
 8015c96:	b29a      	uxth	r2, r3
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015c9e:	69fb      	ldr	r3, [r7, #28]
 8015ca0:	685b      	ldr	r3, [r3, #4]
 8015ca2:	4618      	mov	r0, r3
 8015ca4:	f7fa ff20 	bl	8010ae8 <pbuf_clen>
 8015ca8:	4603      	mov	r3, r0
 8015caa:	461a      	mov	r2, r3
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015cb2:	4413      	add	r3, r2
 8015cb4:	b29a      	uxth	r2, r3
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015cbc:	697b      	ldr	r3, [r7, #20]
 8015cbe:	681a      	ldr	r2, [r3, #0]
 8015cc0:	69fb      	ldr	r3, [r7, #28]
 8015cc2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	69fa      	ldr	r2, [r7, #28]
 8015cc8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015cca:	69fb      	ldr	r3, [r7, #28]
 8015ccc:	681b      	ldr	r3, [r3, #0]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d103      	bne.n	8015cda <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	2200      	movs	r2, #0
 8015cd6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015cda:	2300      	movs	r3, #0
 8015cdc:	e016      	b.n	8015d0c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8015cde:	bf00      	nop
 8015ce0:	e002      	b.n	8015ce8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015ce2:	bf00      	nop
 8015ce4:	e000      	b.n	8015ce8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015ce6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015ce8:	69fb      	ldr	r3, [r7, #28]
 8015cea:	2b00      	cmp	r3, #0
 8015cec:	d006      	beq.n	8015cfc <tcp_split_unsent_seg+0x25c>
 8015cee:	4b09      	ldr	r3, [pc, #36]	; (8015d14 <tcp_split_unsent_seg+0x274>)
 8015cf0:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015cf4:	490d      	ldr	r1, [pc, #52]	; (8015d2c <tcp_split_unsent_seg+0x28c>)
 8015cf6:	4809      	ldr	r0, [pc, #36]	; (8015d1c <tcp_split_unsent_seg+0x27c>)
 8015cf8:	f004 fe1c 	bl	801a934 <iprintf>
  if (p != NULL) {
 8015cfc:	693b      	ldr	r3, [r7, #16]
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d002      	beq.n	8015d08 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015d02:	6938      	ldr	r0, [r7, #16]
 8015d04:	f7fa fe62 	bl	80109cc <pbuf_free>
  }

  return ERR_MEM;
 8015d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015d0c:	4618      	mov	r0, r3
 8015d0e:	3724      	adds	r7, #36	; 0x24
 8015d10:	46bd      	mov	sp, r7
 8015d12:	bd90      	pop	{r4, r7, pc}
 8015d14:	0801dd54 	.word	0x0801dd54
 8015d18:	0801e0e8 	.word	0x0801e0e8
 8015d1c:	0801dda8 	.word	0x0801dda8
 8015d20:	0801e10c 	.word	0x0801e10c
 8015d24:	0801e130 	.word	0x0801e130
 8015d28:	0801e140 	.word	0x0801e140
 8015d2c:	0801e150 	.word	0x0801e150

08015d30 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015d30:	b590      	push	{r4, r7, lr}
 8015d32:	b085      	sub	sp, #20
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d106      	bne.n	8015d4c <tcp_send_fin+0x1c>
 8015d3e:	4b21      	ldr	r3, [pc, #132]	; (8015dc4 <tcp_send_fin+0x94>)
 8015d40:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015d44:	4920      	ldr	r1, [pc, #128]	; (8015dc8 <tcp_send_fin+0x98>)
 8015d46:	4821      	ldr	r0, [pc, #132]	; (8015dcc <tcp_send_fin+0x9c>)
 8015d48:	f004 fdf4 	bl	801a934 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d02e      	beq.n	8015db2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d58:	60fb      	str	r3, [r7, #12]
 8015d5a:	e002      	b.n	8015d62 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015d62:	68fb      	ldr	r3, [r7, #12]
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d1f8      	bne.n	8015d5c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015d6a:	68fb      	ldr	r3, [r7, #12]
 8015d6c:	68db      	ldr	r3, [r3, #12]
 8015d6e:	899b      	ldrh	r3, [r3, #12]
 8015d70:	b29b      	uxth	r3, r3
 8015d72:	4618      	mov	r0, r3
 8015d74:	f7f9 fae2 	bl	800f33c <lwip_htons>
 8015d78:	4603      	mov	r3, r0
 8015d7a:	b2db      	uxtb	r3, r3
 8015d7c:	f003 0307 	and.w	r3, r3, #7
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d116      	bne.n	8015db2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	68db      	ldr	r3, [r3, #12]
 8015d88:	899b      	ldrh	r3, [r3, #12]
 8015d8a:	b29c      	uxth	r4, r3
 8015d8c:	2001      	movs	r0, #1
 8015d8e:	f7f9 fad5 	bl	800f33c <lwip_htons>
 8015d92:	4603      	mov	r3, r0
 8015d94:	461a      	mov	r2, r3
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	68db      	ldr	r3, [r3, #12]
 8015d9a:	4322      	orrs	r2, r4
 8015d9c:	b292      	uxth	r2, r2
 8015d9e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	8b5b      	ldrh	r3, [r3, #26]
 8015da4:	f043 0320 	orr.w	r3, r3, #32
 8015da8:	b29a      	uxth	r2, r3
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015dae:	2300      	movs	r3, #0
 8015db0:	e004      	b.n	8015dbc <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015db2:	2101      	movs	r1, #1
 8015db4:	6878      	ldr	r0, [r7, #4]
 8015db6:	f000 f80b 	bl	8015dd0 <tcp_enqueue_flags>
 8015dba:	4603      	mov	r3, r0
}
 8015dbc:	4618      	mov	r0, r3
 8015dbe:	3714      	adds	r7, #20
 8015dc0:	46bd      	mov	sp, r7
 8015dc2:	bd90      	pop	{r4, r7, pc}
 8015dc4:	0801dd54 	.word	0x0801dd54
 8015dc8:	0801e15c 	.word	0x0801e15c
 8015dcc:	0801dda8 	.word	0x0801dda8

08015dd0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015dd0:	b580      	push	{r7, lr}
 8015dd2:	b08a      	sub	sp, #40	; 0x28
 8015dd4:	af02      	add	r7, sp, #8
 8015dd6:	6078      	str	r0, [r7, #4]
 8015dd8:	460b      	mov	r3, r1
 8015dda:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015ddc:	2300      	movs	r3, #0
 8015dde:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015de0:	2300      	movs	r3, #0
 8015de2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015de4:	78fb      	ldrb	r3, [r7, #3]
 8015de6:	f003 0303 	and.w	r3, r3, #3
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	d106      	bne.n	8015dfc <tcp_enqueue_flags+0x2c>
 8015dee:	4b67      	ldr	r3, [pc, #412]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015df0:	f240 4211 	movw	r2, #1041	; 0x411
 8015df4:	4966      	ldr	r1, [pc, #408]	; (8015f90 <tcp_enqueue_flags+0x1c0>)
 8015df6:	4867      	ldr	r0, [pc, #412]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015df8:	f004 fd9c 	bl	801a934 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d106      	bne.n	8015e10 <tcp_enqueue_flags+0x40>
 8015e02:	4b62      	ldr	r3, [pc, #392]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015e04:	f240 4213 	movw	r2, #1043	; 0x413
 8015e08:	4963      	ldr	r1, [pc, #396]	; (8015f98 <tcp_enqueue_flags+0x1c8>)
 8015e0a:	4862      	ldr	r0, [pc, #392]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015e0c:	f004 fd92 	bl	801a934 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015e10:	78fb      	ldrb	r3, [r7, #3]
 8015e12:	f003 0302 	and.w	r3, r3, #2
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d001      	beq.n	8015e1e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015e1a:	2301      	movs	r3, #1
 8015e1c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015e1e:	7ffb      	ldrb	r3, [r7, #31]
 8015e20:	009b      	lsls	r3, r3, #2
 8015e22:	b2db      	uxtb	r3, r3
 8015e24:	f003 0304 	and.w	r3, r3, #4
 8015e28:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015e2a:	7dfb      	ldrb	r3, [r7, #23]
 8015e2c:	b29b      	uxth	r3, r3
 8015e2e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015e32:	4619      	mov	r1, r3
 8015e34:	2036      	movs	r0, #54	; 0x36
 8015e36:	f7fa fae5 	bl	8010404 <pbuf_alloc>
 8015e3a:	6138      	str	r0, [r7, #16]
 8015e3c:	693b      	ldr	r3, [r7, #16]
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d109      	bne.n	8015e56 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	8b5b      	ldrh	r3, [r3, #26]
 8015e46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015e4a:	b29a      	uxth	r2, r3
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015e50:	f04f 33ff 	mov.w	r3, #4294967295
 8015e54:	e095      	b.n	8015f82 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015e56:	693b      	ldr	r3, [r7, #16]
 8015e58:	895a      	ldrh	r2, [r3, #10]
 8015e5a:	7dfb      	ldrb	r3, [r7, #23]
 8015e5c:	b29b      	uxth	r3, r3
 8015e5e:	429a      	cmp	r2, r3
 8015e60:	d206      	bcs.n	8015e70 <tcp_enqueue_flags+0xa0>
 8015e62:	4b4a      	ldr	r3, [pc, #296]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015e64:	f240 4239 	movw	r2, #1081	; 0x439
 8015e68:	494c      	ldr	r1, [pc, #304]	; (8015f9c <tcp_enqueue_flags+0x1cc>)
 8015e6a:	484a      	ldr	r0, [pc, #296]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015e6c:	f004 fd62 	bl	801a934 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015e74:	78fa      	ldrb	r2, [r7, #3]
 8015e76:	7ffb      	ldrb	r3, [r7, #31]
 8015e78:	9300      	str	r3, [sp, #0]
 8015e7a:	460b      	mov	r3, r1
 8015e7c:	6939      	ldr	r1, [r7, #16]
 8015e7e:	6878      	ldr	r0, [r7, #4]
 8015e80:	f7ff f918 	bl	80150b4 <tcp_create_segment>
 8015e84:	60f8      	str	r0, [r7, #12]
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d109      	bne.n	8015ea0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	8b5b      	ldrh	r3, [r3, #26]
 8015e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015e94:	b29a      	uxth	r2, r3
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8015e9e:	e070      	b.n	8015f82 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	68db      	ldr	r3, [r3, #12]
 8015ea4:	f003 0303 	and.w	r3, r3, #3
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d006      	beq.n	8015eba <tcp_enqueue_flags+0xea>
 8015eac:	4b37      	ldr	r3, [pc, #220]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015eae:	f240 4242 	movw	r2, #1090	; 0x442
 8015eb2:	493b      	ldr	r1, [pc, #236]	; (8015fa0 <tcp_enqueue_flags+0x1d0>)
 8015eb4:	4837      	ldr	r0, [pc, #220]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015eb6:	f004 fd3d 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	891b      	ldrh	r3, [r3, #8]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d006      	beq.n	8015ed0 <tcp_enqueue_flags+0x100>
 8015ec2:	4b32      	ldr	r3, [pc, #200]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015ec4:	f240 4243 	movw	r2, #1091	; 0x443
 8015ec8:	4936      	ldr	r1, [pc, #216]	; (8015fa4 <tcp_enqueue_flags+0x1d4>)
 8015eca:	4832      	ldr	r0, [pc, #200]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015ecc:	f004 fd32 	bl	801a934 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d103      	bne.n	8015ee0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	68fa      	ldr	r2, [r7, #12]
 8015edc:	66da      	str	r2, [r3, #108]	; 0x6c
 8015ede:	e00d      	b.n	8015efc <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015ee0:	687b      	ldr	r3, [r7, #4]
 8015ee2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015ee4:	61bb      	str	r3, [r7, #24]
 8015ee6:	e002      	b.n	8015eee <tcp_enqueue_flags+0x11e>
 8015ee8:	69bb      	ldr	r3, [r7, #24]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	61bb      	str	r3, [r7, #24]
 8015eee:	69bb      	ldr	r3, [r7, #24]
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d1f8      	bne.n	8015ee8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015ef6:	69bb      	ldr	r3, [r7, #24]
 8015ef8:	68fa      	ldr	r2, [r7, #12]
 8015efa:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	2200      	movs	r2, #0
 8015f00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015f04:	78fb      	ldrb	r3, [r7, #3]
 8015f06:	f003 0302 	and.w	r3, r3, #2
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d104      	bne.n	8015f18 <tcp_enqueue_flags+0x148>
 8015f0e:	78fb      	ldrb	r3, [r7, #3]
 8015f10:	f003 0301 	and.w	r3, r3, #1
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d004      	beq.n	8015f22 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015f1c:	1c5a      	adds	r2, r3, #1
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015f22:	78fb      	ldrb	r3, [r7, #3]
 8015f24:	f003 0301 	and.w	r3, r3, #1
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d006      	beq.n	8015f3a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	8b5b      	ldrh	r3, [r3, #26]
 8015f30:	f043 0320 	orr.w	r3, r3, #32
 8015f34:	b29a      	uxth	r2, r3
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	685b      	ldr	r3, [r3, #4]
 8015f3e:	4618      	mov	r0, r3
 8015f40:	f7fa fdd2 	bl	8010ae8 <pbuf_clen>
 8015f44:	4603      	mov	r3, r0
 8015f46:	461a      	mov	r2, r3
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f4e:	4413      	add	r3, r2
 8015f50:	b29a      	uxth	r2, r3
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d00e      	beq.n	8015f80 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d10a      	bne.n	8015f80 <tcp_enqueue_flags+0x1b0>
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d106      	bne.n	8015f80 <tcp_enqueue_flags+0x1b0>
 8015f72:	4b06      	ldr	r3, [pc, #24]	; (8015f8c <tcp_enqueue_flags+0x1bc>)
 8015f74:	f240 4265 	movw	r2, #1125	; 0x465
 8015f78:	490b      	ldr	r1, [pc, #44]	; (8015fa8 <tcp_enqueue_flags+0x1d8>)
 8015f7a:	4806      	ldr	r0, [pc, #24]	; (8015f94 <tcp_enqueue_flags+0x1c4>)
 8015f7c:	f004 fcda 	bl	801a934 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015f80:	2300      	movs	r3, #0
}
 8015f82:	4618      	mov	r0, r3
 8015f84:	3720      	adds	r7, #32
 8015f86:	46bd      	mov	sp, r7
 8015f88:	bd80      	pop	{r7, pc}
 8015f8a:	bf00      	nop
 8015f8c:	0801dd54 	.word	0x0801dd54
 8015f90:	0801e178 	.word	0x0801e178
 8015f94:	0801dda8 	.word	0x0801dda8
 8015f98:	0801e1d0 	.word	0x0801e1d0
 8015f9c:	0801e1f0 	.word	0x0801e1f0
 8015fa0:	0801e22c 	.word	0x0801e22c
 8015fa4:	0801e244 	.word	0x0801e244
 8015fa8:	0801e270 	.word	0x0801e270

08015fac <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015fac:	b5b0      	push	{r4, r5, r7, lr}
 8015fae:	b08a      	sub	sp, #40	; 0x28
 8015fb0:	af00      	add	r7, sp, #0
 8015fb2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d106      	bne.n	8015fc8 <tcp_output+0x1c>
 8015fba:	4b8a      	ldr	r3, [pc, #552]	; (80161e4 <tcp_output+0x238>)
 8015fbc:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8015fc0:	4989      	ldr	r1, [pc, #548]	; (80161e8 <tcp_output+0x23c>)
 8015fc2:	488a      	ldr	r0, [pc, #552]	; (80161ec <tcp_output+0x240>)
 8015fc4:	f004 fcb6 	bl	801a934 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	7d1b      	ldrb	r3, [r3, #20]
 8015fcc:	2b01      	cmp	r3, #1
 8015fce:	d106      	bne.n	8015fde <tcp_output+0x32>
 8015fd0:	4b84      	ldr	r3, [pc, #528]	; (80161e4 <tcp_output+0x238>)
 8015fd2:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015fd6:	4986      	ldr	r1, [pc, #536]	; (80161f0 <tcp_output+0x244>)
 8015fd8:	4884      	ldr	r0, [pc, #528]	; (80161ec <tcp_output+0x240>)
 8015fda:	f004 fcab 	bl	801a934 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015fde:	4b85      	ldr	r3, [pc, #532]	; (80161f4 <tcp_output+0x248>)
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	687a      	ldr	r2, [r7, #4]
 8015fe4:	429a      	cmp	r2, r3
 8015fe6:	d101      	bne.n	8015fec <tcp_output+0x40>
    return ERR_OK;
 8015fe8:	2300      	movs	r3, #0
 8015fea:	e1ce      	b.n	801638a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015ff8:	4293      	cmp	r3, r2
 8015ffa:	bf28      	it	cs
 8015ffc:	4613      	movcs	r3, r2
 8015ffe:	b29b      	uxth	r3, r3
 8016000:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016006:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8016008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801600a:	2b00      	cmp	r3, #0
 801600c:	d10b      	bne.n	8016026 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	8b5b      	ldrh	r3, [r3, #26]
 8016012:	f003 0302 	and.w	r3, r3, #2
 8016016:	2b00      	cmp	r3, #0
 8016018:	f000 81aa 	beq.w	8016370 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801601c:	6878      	ldr	r0, [r7, #4]
 801601e:	f000 fdcb 	bl	8016bb8 <tcp_send_empty_ack>
 8016022:	4603      	mov	r3, r0
 8016024:	e1b1      	b.n	801638a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016026:	6879      	ldr	r1, [r7, #4]
 8016028:	687b      	ldr	r3, [r7, #4]
 801602a:	3304      	adds	r3, #4
 801602c:	461a      	mov	r2, r3
 801602e:	6878      	ldr	r0, [r7, #4]
 8016030:	f7ff f824 	bl	801507c <tcp_route>
 8016034:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016036:	697b      	ldr	r3, [r7, #20]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d102      	bne.n	8016042 <tcp_output+0x96>
    return ERR_RTE;
 801603c:	f06f 0303 	mvn.w	r3, #3
 8016040:	e1a3      	b.n	801638a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	2b00      	cmp	r3, #0
 8016046:	d003      	beq.n	8016050 <tcp_output+0xa4>
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	681b      	ldr	r3, [r3, #0]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d111      	bne.n	8016074 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016050:	697b      	ldr	r3, [r7, #20]
 8016052:	2b00      	cmp	r3, #0
 8016054:	d002      	beq.n	801605c <tcp_output+0xb0>
 8016056:	697b      	ldr	r3, [r7, #20]
 8016058:	3304      	adds	r3, #4
 801605a:	e000      	b.n	801605e <tcp_output+0xb2>
 801605c:	2300      	movs	r3, #0
 801605e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016060:	693b      	ldr	r3, [r7, #16]
 8016062:	2b00      	cmp	r3, #0
 8016064:	d102      	bne.n	801606c <tcp_output+0xc0>
      return ERR_RTE;
 8016066:	f06f 0303 	mvn.w	r3, #3
 801606a:	e18e      	b.n	801638a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801606c:	693b      	ldr	r3, [r7, #16]
 801606e:	681a      	ldr	r2, [r3, #0]
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8016074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016076:	68db      	ldr	r3, [r3, #12]
 8016078:	685b      	ldr	r3, [r3, #4]
 801607a:	4618      	mov	r0, r3
 801607c:	f7f9 f973 	bl	800f366 <lwip_htonl>
 8016080:	4602      	mov	r2, r0
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016086:	1ad3      	subs	r3, r2, r3
 8016088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801608a:	8912      	ldrh	r2, [r2, #8]
 801608c:	4413      	add	r3, r2
 801608e:	69ba      	ldr	r2, [r7, #24]
 8016090:	429a      	cmp	r2, r3
 8016092:	d227      	bcs.n	80160e4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801609a:	461a      	mov	r2, r3
 801609c:	69bb      	ldr	r3, [r7, #24]
 801609e:	4293      	cmp	r3, r2
 80160a0:	d114      	bne.n	80160cc <tcp_output+0x120>
 80160a2:	687b      	ldr	r3, [r7, #4]
 80160a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d110      	bne.n	80160cc <tcp_output+0x120>
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d10b      	bne.n	80160cc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2200      	movs	r2, #0
 80160b8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	2201      	movs	r2, #1
 80160c0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	2200      	movs	r2, #0
 80160c8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	8b5b      	ldrh	r3, [r3, #26]
 80160d0:	f003 0302 	and.w	r3, r3, #2
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	f000 814d 	beq.w	8016374 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80160da:	6878      	ldr	r0, [r7, #4]
 80160dc:	f000 fd6c 	bl	8016bb8 <tcp_send_empty_ack>
 80160e0:	4603      	mov	r3, r0
 80160e2:	e152      	b.n	801638a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	2200      	movs	r2, #0
 80160e8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80160f0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80160f2:	6a3b      	ldr	r3, [r7, #32]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	f000 811c 	beq.w	8016332 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80160fa:	e002      	b.n	8016102 <tcp_output+0x156>
 80160fc:	6a3b      	ldr	r3, [r7, #32]
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	623b      	str	r3, [r7, #32]
 8016102:	6a3b      	ldr	r3, [r7, #32]
 8016104:	681b      	ldr	r3, [r3, #0]
 8016106:	2b00      	cmp	r3, #0
 8016108:	d1f8      	bne.n	80160fc <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801610a:	e112      	b.n	8016332 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801610c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801610e:	68db      	ldr	r3, [r3, #12]
 8016110:	899b      	ldrh	r3, [r3, #12]
 8016112:	b29b      	uxth	r3, r3
 8016114:	4618      	mov	r0, r3
 8016116:	f7f9 f911 	bl	800f33c <lwip_htons>
 801611a:	4603      	mov	r3, r0
 801611c:	b2db      	uxtb	r3, r3
 801611e:	f003 0304 	and.w	r3, r3, #4
 8016122:	2b00      	cmp	r3, #0
 8016124:	d006      	beq.n	8016134 <tcp_output+0x188>
 8016126:	4b2f      	ldr	r3, [pc, #188]	; (80161e4 <tcp_output+0x238>)
 8016128:	f240 5236 	movw	r2, #1334	; 0x536
 801612c:	4932      	ldr	r1, [pc, #200]	; (80161f8 <tcp_output+0x24c>)
 801612e:	482f      	ldr	r0, [pc, #188]	; (80161ec <tcp_output+0x240>)
 8016130:	f004 fc00 	bl	801a934 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016138:	2b00      	cmp	r3, #0
 801613a:	d01f      	beq.n	801617c <tcp_output+0x1d0>
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	8b5b      	ldrh	r3, [r3, #26]
 8016140:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8016144:	2b00      	cmp	r3, #0
 8016146:	d119      	bne.n	801617c <tcp_output+0x1d0>
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801614c:	2b00      	cmp	r3, #0
 801614e:	d00b      	beq.n	8016168 <tcp_output+0x1bc>
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016154:	681b      	ldr	r3, [r3, #0]
 8016156:	2b00      	cmp	r3, #0
 8016158:	d110      	bne.n	801617c <tcp_output+0x1d0>
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801615e:	891a      	ldrh	r2, [r3, #8]
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016164:	429a      	cmp	r2, r3
 8016166:	d209      	bcs.n	801617c <tcp_output+0x1d0>
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801616e:	2b00      	cmp	r3, #0
 8016170:	d004      	beq.n	801617c <tcp_output+0x1d0>
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016178:	2b08      	cmp	r3, #8
 801617a:	d901      	bls.n	8016180 <tcp_output+0x1d4>
 801617c:	2301      	movs	r3, #1
 801617e:	e000      	b.n	8016182 <tcp_output+0x1d6>
 8016180:	2300      	movs	r3, #0
 8016182:	2b00      	cmp	r3, #0
 8016184:	d106      	bne.n	8016194 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	8b5b      	ldrh	r3, [r3, #26]
 801618a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801618e:	2b00      	cmp	r3, #0
 8016190:	f000 80e4 	beq.w	801635c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	7d1b      	ldrb	r3, [r3, #20]
 8016198:	2b02      	cmp	r3, #2
 801619a:	d00d      	beq.n	80161b8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801619c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801619e:	68db      	ldr	r3, [r3, #12]
 80161a0:	899b      	ldrh	r3, [r3, #12]
 80161a2:	b29c      	uxth	r4, r3
 80161a4:	2010      	movs	r0, #16
 80161a6:	f7f9 f8c9 	bl	800f33c <lwip_htons>
 80161aa:	4603      	mov	r3, r0
 80161ac:	461a      	mov	r2, r3
 80161ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161b0:	68db      	ldr	r3, [r3, #12]
 80161b2:	4322      	orrs	r2, r4
 80161b4:	b292      	uxth	r2, r2
 80161b6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80161b8:	697a      	ldr	r2, [r7, #20]
 80161ba:	6879      	ldr	r1, [r7, #4]
 80161bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80161be:	f000 f909 	bl	80163d4 <tcp_output_segment>
 80161c2:	4603      	mov	r3, r0
 80161c4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80161c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d016      	beq.n	80161fc <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	8b5b      	ldrh	r3, [r3, #26]
 80161d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80161d6:	b29a      	uxth	r2, r3
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	835a      	strh	r2, [r3, #26]
      return err;
 80161dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161e0:	e0d3      	b.n	801638a <tcp_output+0x3de>
 80161e2:	bf00      	nop
 80161e4:	0801dd54 	.word	0x0801dd54
 80161e8:	0801e298 	.word	0x0801e298
 80161ec:	0801dda8 	.word	0x0801dda8
 80161f0:	0801e2b0 	.word	0x0801e2b0
 80161f4:	2000db14 	.word	0x2000db14
 80161f8:	0801e2d8 	.word	0x0801e2d8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80161fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80161fe:	681a      	ldr	r2, [r3, #0]
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	7d1b      	ldrb	r3, [r3, #20]
 8016208:	2b02      	cmp	r3, #2
 801620a:	d006      	beq.n	801621a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	8b5b      	ldrh	r3, [r3, #26]
 8016210:	f023 0303 	bic.w	r3, r3, #3
 8016214:	b29a      	uxth	r2, r3
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801621c:	68db      	ldr	r3, [r3, #12]
 801621e:	685b      	ldr	r3, [r3, #4]
 8016220:	4618      	mov	r0, r3
 8016222:	f7f9 f8a0 	bl	800f366 <lwip_htonl>
 8016226:	4604      	mov	r4, r0
 8016228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801622a:	891b      	ldrh	r3, [r3, #8]
 801622c:	461d      	mov	r5, r3
 801622e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016230:	68db      	ldr	r3, [r3, #12]
 8016232:	899b      	ldrh	r3, [r3, #12]
 8016234:	b29b      	uxth	r3, r3
 8016236:	4618      	mov	r0, r3
 8016238:	f7f9 f880 	bl	800f33c <lwip_htons>
 801623c:	4603      	mov	r3, r0
 801623e:	b2db      	uxtb	r3, r3
 8016240:	f003 0303 	and.w	r3, r3, #3
 8016244:	2b00      	cmp	r3, #0
 8016246:	d001      	beq.n	801624c <tcp_output+0x2a0>
 8016248:	2301      	movs	r3, #1
 801624a:	e000      	b.n	801624e <tcp_output+0x2a2>
 801624c:	2300      	movs	r3, #0
 801624e:	442b      	add	r3, r5
 8016250:	4423      	add	r3, r4
 8016252:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016258:	68bb      	ldr	r3, [r7, #8]
 801625a:	1ad3      	subs	r3, r2, r3
 801625c:	2b00      	cmp	r3, #0
 801625e:	da02      	bge.n	8016266 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	68ba      	ldr	r2, [r7, #8]
 8016264:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016268:	891b      	ldrh	r3, [r3, #8]
 801626a:	461c      	mov	r4, r3
 801626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801626e:	68db      	ldr	r3, [r3, #12]
 8016270:	899b      	ldrh	r3, [r3, #12]
 8016272:	b29b      	uxth	r3, r3
 8016274:	4618      	mov	r0, r3
 8016276:	f7f9 f861 	bl	800f33c <lwip_htons>
 801627a:	4603      	mov	r3, r0
 801627c:	b2db      	uxtb	r3, r3
 801627e:	f003 0303 	and.w	r3, r3, #3
 8016282:	2b00      	cmp	r3, #0
 8016284:	d001      	beq.n	801628a <tcp_output+0x2de>
 8016286:	2301      	movs	r3, #1
 8016288:	e000      	b.n	801628c <tcp_output+0x2e0>
 801628a:	2300      	movs	r3, #0
 801628c:	4423      	add	r3, r4
 801628e:	2b00      	cmp	r3, #0
 8016290:	d049      	beq.n	8016326 <tcp_output+0x37a>
      seg->next = NULL;
 8016292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016294:	2200      	movs	r2, #0
 8016296:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801629c:	2b00      	cmp	r3, #0
 801629e:	d105      	bne.n	80162ac <tcp_output+0x300>
        pcb->unacked = seg;
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80162a4:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80162a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162a8:	623b      	str	r3, [r7, #32]
 80162aa:	e03f      	b.n	801632c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80162ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162ae:	68db      	ldr	r3, [r3, #12]
 80162b0:	685b      	ldr	r3, [r3, #4]
 80162b2:	4618      	mov	r0, r3
 80162b4:	f7f9 f857 	bl	800f366 <lwip_htonl>
 80162b8:	4604      	mov	r4, r0
 80162ba:	6a3b      	ldr	r3, [r7, #32]
 80162bc:	68db      	ldr	r3, [r3, #12]
 80162be:	685b      	ldr	r3, [r3, #4]
 80162c0:	4618      	mov	r0, r3
 80162c2:	f7f9 f850 	bl	800f366 <lwip_htonl>
 80162c6:	4603      	mov	r3, r0
 80162c8:	1ae3      	subs	r3, r4, r3
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	da24      	bge.n	8016318 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	3370      	adds	r3, #112	; 0x70
 80162d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80162d4:	e002      	b.n	80162dc <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80162d6:	69fb      	ldr	r3, [r7, #28]
 80162d8:	681b      	ldr	r3, [r3, #0]
 80162da:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80162dc:	69fb      	ldr	r3, [r7, #28]
 80162de:	681b      	ldr	r3, [r3, #0]
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	d011      	beq.n	8016308 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80162e4:	69fb      	ldr	r3, [r7, #28]
 80162e6:	681b      	ldr	r3, [r3, #0]
 80162e8:	68db      	ldr	r3, [r3, #12]
 80162ea:	685b      	ldr	r3, [r3, #4]
 80162ec:	4618      	mov	r0, r3
 80162ee:	f7f9 f83a 	bl	800f366 <lwip_htonl>
 80162f2:	4604      	mov	r4, r0
 80162f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162f6:	68db      	ldr	r3, [r3, #12]
 80162f8:	685b      	ldr	r3, [r3, #4]
 80162fa:	4618      	mov	r0, r3
 80162fc:	f7f9 f833 	bl	800f366 <lwip_htonl>
 8016300:	4603      	mov	r3, r0
 8016302:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016304:	2b00      	cmp	r3, #0
 8016306:	dbe6      	blt.n	80162d6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016308:	69fb      	ldr	r3, [r7, #28]
 801630a:	681a      	ldr	r2, [r3, #0]
 801630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801630e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016310:	69fb      	ldr	r3, [r7, #28]
 8016312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016314:	601a      	str	r2, [r3, #0]
 8016316:	e009      	b.n	801632c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016318:	6a3b      	ldr	r3, [r7, #32]
 801631a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801631c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801631e:	6a3b      	ldr	r3, [r7, #32]
 8016320:	681b      	ldr	r3, [r3, #0]
 8016322:	623b      	str	r3, [r7, #32]
 8016324:	e002      	b.n	801632c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016326:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016328:	f7fb ff19 	bl	801215e <tcp_seg_free>
    }
    seg = pcb->unsent;
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016330:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8016332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016334:	2b00      	cmp	r3, #0
 8016336:	d012      	beq.n	801635e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801633a:	68db      	ldr	r3, [r3, #12]
 801633c:	685b      	ldr	r3, [r3, #4]
 801633e:	4618      	mov	r0, r3
 8016340:	f7f9 f811 	bl	800f366 <lwip_htonl>
 8016344:	4602      	mov	r2, r0
 8016346:	687b      	ldr	r3, [r7, #4]
 8016348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801634a:	1ad3      	subs	r3, r2, r3
 801634c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801634e:	8912      	ldrh	r2, [r2, #8]
 8016350:	4413      	add	r3, r2
  while (seg != NULL &&
 8016352:	69ba      	ldr	r2, [r7, #24]
 8016354:	429a      	cmp	r2, r3
 8016356:	f4bf aed9 	bcs.w	801610c <tcp_output+0x160>
 801635a:	e000      	b.n	801635e <tcp_output+0x3b2>
      break;
 801635c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016362:	2b00      	cmp	r3, #0
 8016364:	d108      	bne.n	8016378 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	2200      	movs	r2, #0
 801636a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801636e:	e004      	b.n	801637a <tcp_output+0x3ce>
    goto output_done;
 8016370:	bf00      	nop
 8016372:	e002      	b.n	801637a <tcp_output+0x3ce>
    goto output_done;
 8016374:	bf00      	nop
 8016376:	e000      	b.n	801637a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016378:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	8b5b      	ldrh	r3, [r3, #26]
 801637e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016382:	b29a      	uxth	r2, r3
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8016388:	2300      	movs	r3, #0
}
 801638a:	4618      	mov	r0, r3
 801638c:	3728      	adds	r7, #40	; 0x28
 801638e:	46bd      	mov	sp, r7
 8016390:	bdb0      	pop	{r4, r5, r7, pc}
 8016392:	bf00      	nop

08016394 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8016394:	b580      	push	{r7, lr}
 8016396:	b082      	sub	sp, #8
 8016398:	af00      	add	r7, sp, #0
 801639a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d106      	bne.n	80163b0 <tcp_output_segment_busy+0x1c>
 80163a2:	4b09      	ldr	r3, [pc, #36]	; (80163c8 <tcp_output_segment_busy+0x34>)
 80163a4:	f240 529a 	movw	r2, #1434	; 0x59a
 80163a8:	4908      	ldr	r1, [pc, #32]	; (80163cc <tcp_output_segment_busy+0x38>)
 80163aa:	4809      	ldr	r0, [pc, #36]	; (80163d0 <tcp_output_segment_busy+0x3c>)
 80163ac:	f004 fac2 	bl	801a934 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	685b      	ldr	r3, [r3, #4]
 80163b4:	7b9b      	ldrb	r3, [r3, #14]
 80163b6:	2b01      	cmp	r3, #1
 80163b8:	d001      	beq.n	80163be <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80163ba:	2301      	movs	r3, #1
 80163bc:	e000      	b.n	80163c0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80163be:	2300      	movs	r3, #0
}
 80163c0:	4618      	mov	r0, r3
 80163c2:	3708      	adds	r7, #8
 80163c4:	46bd      	mov	sp, r7
 80163c6:	bd80      	pop	{r7, pc}
 80163c8:	0801dd54 	.word	0x0801dd54
 80163cc:	0801e2f0 	.word	0x0801e2f0
 80163d0:	0801dda8 	.word	0x0801dda8

080163d4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80163d4:	b5b0      	push	{r4, r5, r7, lr}
 80163d6:	b08c      	sub	sp, #48	; 0x30
 80163d8:	af04      	add	r7, sp, #16
 80163da:	60f8      	str	r0, [r7, #12]
 80163dc:	60b9      	str	r1, [r7, #8]
 80163de:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80163e0:	68fb      	ldr	r3, [r7, #12]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d106      	bne.n	80163f4 <tcp_output_segment+0x20>
 80163e6:	4b63      	ldr	r3, [pc, #396]	; (8016574 <tcp_output_segment+0x1a0>)
 80163e8:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80163ec:	4962      	ldr	r1, [pc, #392]	; (8016578 <tcp_output_segment+0x1a4>)
 80163ee:	4863      	ldr	r0, [pc, #396]	; (801657c <tcp_output_segment+0x1a8>)
 80163f0:	f004 faa0 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80163f4:	68bb      	ldr	r3, [r7, #8]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d106      	bne.n	8016408 <tcp_output_segment+0x34>
 80163fa:	4b5e      	ldr	r3, [pc, #376]	; (8016574 <tcp_output_segment+0x1a0>)
 80163fc:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8016400:	495f      	ldr	r1, [pc, #380]	; (8016580 <tcp_output_segment+0x1ac>)
 8016402:	485e      	ldr	r0, [pc, #376]	; (801657c <tcp_output_segment+0x1a8>)
 8016404:	f004 fa96 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	2b00      	cmp	r3, #0
 801640c:	d106      	bne.n	801641c <tcp_output_segment+0x48>
 801640e:	4b59      	ldr	r3, [pc, #356]	; (8016574 <tcp_output_segment+0x1a0>)
 8016410:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8016414:	495b      	ldr	r1, [pc, #364]	; (8016584 <tcp_output_segment+0x1b0>)
 8016416:	4859      	ldr	r0, [pc, #356]	; (801657c <tcp_output_segment+0x1a8>)
 8016418:	f004 fa8c 	bl	801a934 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801641c:	68f8      	ldr	r0, [r7, #12]
 801641e:	f7ff ffb9 	bl	8016394 <tcp_output_segment_busy>
 8016422:	4603      	mov	r3, r0
 8016424:	2b00      	cmp	r3, #0
 8016426:	d001      	beq.n	801642c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016428:	2300      	movs	r3, #0
 801642a:	e09f      	b.n	801656c <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801642c:	68bb      	ldr	r3, [r7, #8]
 801642e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	68dc      	ldr	r4, [r3, #12]
 8016434:	4610      	mov	r0, r2
 8016436:	f7f8 ff96 	bl	800f366 <lwip_htonl>
 801643a:	4603      	mov	r3, r0
 801643c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801643e:	68bb      	ldr	r3, [r7, #8]
 8016440:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	68dc      	ldr	r4, [r3, #12]
 8016446:	4610      	mov	r0, r2
 8016448:	f7f8 ff78 	bl	800f33c <lwip_htons>
 801644c:	4603      	mov	r3, r0
 801644e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016450:	68bb      	ldr	r3, [r7, #8]
 8016452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016454:	68ba      	ldr	r2, [r7, #8]
 8016456:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016458:	441a      	add	r2, r3
 801645a:	68bb      	ldr	r3, [r7, #8]
 801645c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	68db      	ldr	r3, [r3, #12]
 8016462:	3314      	adds	r3, #20
 8016464:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	7a9b      	ldrb	r3, [r3, #10]
 801646a:	f003 0301 	and.w	r3, r3, #1
 801646e:	2b00      	cmp	r3, #0
 8016470:	d015      	beq.n	801649e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8016472:	68bb      	ldr	r3, [r7, #8]
 8016474:	3304      	adds	r3, #4
 8016476:	461a      	mov	r2, r3
 8016478:	6879      	ldr	r1, [r7, #4]
 801647a:	f44f 7006 	mov.w	r0, #536	; 0x218
 801647e:	f7fc fa33 	bl	80128e8 <tcp_eff_send_mss_netif>
 8016482:	4603      	mov	r3, r0
 8016484:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8016486:	8b7b      	ldrh	r3, [r7, #26]
 8016488:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801648c:	4618      	mov	r0, r3
 801648e:	f7f8 ff6a 	bl	800f366 <lwip_htonl>
 8016492:	4602      	mov	r2, r0
 8016494:	69fb      	ldr	r3, [r7, #28]
 8016496:	601a      	str	r2, [r3, #0]
    opts += 1;
 8016498:	69fb      	ldr	r3, [r7, #28]
 801649a:	3304      	adds	r3, #4
 801649c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801649e:	68bb      	ldr	r3, [r7, #8]
 80164a0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	da02      	bge.n	80164ae <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80164a8:	68bb      	ldr	r3, [r7, #8]
 80164aa:	2200      	movs	r2, #0
 80164ac:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80164ae:	68bb      	ldr	r3, [r7, #8]
 80164b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d10c      	bne.n	80164d0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80164b6:	4b34      	ldr	r3, [pc, #208]	; (8016588 <tcp_output_segment+0x1b4>)
 80164b8:	681a      	ldr	r2, [r3, #0]
 80164ba:	68bb      	ldr	r3, [r7, #8]
 80164bc:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80164be:	68fb      	ldr	r3, [r7, #12]
 80164c0:	68db      	ldr	r3, [r3, #12]
 80164c2:	685b      	ldr	r3, [r3, #4]
 80164c4:	4618      	mov	r0, r3
 80164c6:	f7f8 ff4e 	bl	800f366 <lwip_htonl>
 80164ca:	4602      	mov	r2, r0
 80164cc:	68bb      	ldr	r3, [r7, #8]
 80164ce:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80164d0:	68fb      	ldr	r3, [r7, #12]
 80164d2:	68da      	ldr	r2, [r3, #12]
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	685b      	ldr	r3, [r3, #4]
 80164d8:	685b      	ldr	r3, [r3, #4]
 80164da:	1ad3      	subs	r3, r2, r3
 80164dc:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	685b      	ldr	r3, [r3, #4]
 80164e2:	8959      	ldrh	r1, [r3, #10]
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	685b      	ldr	r3, [r3, #4]
 80164e8:	8b3a      	ldrh	r2, [r7, #24]
 80164ea:	1a8a      	subs	r2, r1, r2
 80164ec:	b292      	uxth	r2, r2
 80164ee:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80164f0:	68fb      	ldr	r3, [r7, #12]
 80164f2:	685b      	ldr	r3, [r3, #4]
 80164f4:	8919      	ldrh	r1, [r3, #8]
 80164f6:	68fb      	ldr	r3, [r7, #12]
 80164f8:	685b      	ldr	r3, [r3, #4]
 80164fa:	8b3a      	ldrh	r2, [r7, #24]
 80164fc:	1a8a      	subs	r2, r1, r2
 80164fe:	b292      	uxth	r2, r2
 8016500:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	685b      	ldr	r3, [r3, #4]
 8016506:	68fa      	ldr	r2, [r7, #12]
 8016508:	68d2      	ldr	r2, [r2, #12]
 801650a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	68db      	ldr	r3, [r3, #12]
 8016510:	2200      	movs	r2, #0
 8016512:	741a      	strb	r2, [r3, #16]
 8016514:	2200      	movs	r2, #0
 8016516:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	68db      	ldr	r3, [r3, #12]
 801651c:	f103 0214 	add.w	r2, r3, #20
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	7a9b      	ldrb	r3, [r3, #10]
 8016524:	009b      	lsls	r3, r3, #2
 8016526:	f003 0304 	and.w	r3, r3, #4
 801652a:	4413      	add	r3, r2
 801652c:	69fa      	ldr	r2, [r7, #28]
 801652e:	429a      	cmp	r2, r3
 8016530:	d006      	beq.n	8016540 <tcp_output_segment+0x16c>
 8016532:	4b10      	ldr	r3, [pc, #64]	; (8016574 <tcp_output_segment+0x1a0>)
 8016534:	f240 621c 	movw	r2, #1564	; 0x61c
 8016538:	4914      	ldr	r1, [pc, #80]	; (801658c <tcp_output_segment+0x1b8>)
 801653a:	4810      	ldr	r0, [pc, #64]	; (801657c <tcp_output_segment+0x1a8>)
 801653c:	f004 f9fa 	bl	801a934 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	6858      	ldr	r0, [r3, #4]
 8016544:	68b9      	ldr	r1, [r7, #8]
 8016546:	68bb      	ldr	r3, [r7, #8]
 8016548:	1d1c      	adds	r4, r3, #4
 801654a:	68bb      	ldr	r3, [r7, #8]
 801654c:	7add      	ldrb	r5, [r3, #11]
 801654e:	68bb      	ldr	r3, [r7, #8]
 8016550:	7a9b      	ldrb	r3, [r3, #10]
 8016552:	687a      	ldr	r2, [r7, #4]
 8016554:	9202      	str	r2, [sp, #8]
 8016556:	2206      	movs	r2, #6
 8016558:	9201      	str	r2, [sp, #4]
 801655a:	9300      	str	r3, [sp, #0]
 801655c:	462b      	mov	r3, r5
 801655e:	4622      	mov	r2, r4
 8016560:	f002 fd96 	bl	8019090 <ip4_output_if>
 8016564:	4603      	mov	r3, r0
 8016566:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016568:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801656c:	4618      	mov	r0, r3
 801656e:	3720      	adds	r7, #32
 8016570:	46bd      	mov	sp, r7
 8016572:	bdb0      	pop	{r4, r5, r7, pc}
 8016574:	0801dd54 	.word	0x0801dd54
 8016578:	0801e318 	.word	0x0801e318
 801657c:	0801dda8 	.word	0x0801dda8
 8016580:	0801e338 	.word	0x0801e338
 8016584:	0801e358 	.word	0x0801e358
 8016588:	2000dac8 	.word	0x2000dac8
 801658c:	0801e37c 	.word	0x0801e37c

08016590 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8016590:	b5b0      	push	{r4, r5, r7, lr}
 8016592:	b084      	sub	sp, #16
 8016594:	af00      	add	r7, sp, #0
 8016596:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d106      	bne.n	80165ac <tcp_rexmit_rto_prepare+0x1c>
 801659e:	4b31      	ldr	r3, [pc, #196]	; (8016664 <tcp_rexmit_rto_prepare+0xd4>)
 80165a0:	f240 6263 	movw	r2, #1635	; 0x663
 80165a4:	4930      	ldr	r1, [pc, #192]	; (8016668 <tcp_rexmit_rto_prepare+0xd8>)
 80165a6:	4831      	ldr	r0, [pc, #196]	; (801666c <tcp_rexmit_rto_prepare+0xdc>)
 80165a8:	f004 f9c4 	bl	801a934 <iprintf>

  if (pcb->unacked == NULL) {
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	d102      	bne.n	80165ba <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80165b4:	f06f 0305 	mvn.w	r3, #5
 80165b8:	e050      	b.n	801665c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165be:	60fb      	str	r3, [r7, #12]
 80165c0:	e00b      	b.n	80165da <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80165c2:	68f8      	ldr	r0, [r7, #12]
 80165c4:	f7ff fee6 	bl	8016394 <tcp_output_segment_busy>
 80165c8:	4603      	mov	r3, r0
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d002      	beq.n	80165d4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80165ce:	f06f 0305 	mvn.w	r3, #5
 80165d2:	e043      	b.n	801665c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80165d4:	68fb      	ldr	r3, [r7, #12]
 80165d6:	681b      	ldr	r3, [r3, #0]
 80165d8:	60fb      	str	r3, [r7, #12]
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	681b      	ldr	r3, [r3, #0]
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d1ef      	bne.n	80165c2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80165e2:	68f8      	ldr	r0, [r7, #12]
 80165e4:	f7ff fed6 	bl	8016394 <tcp_output_segment_busy>
 80165e8:	4603      	mov	r3, r0
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d002      	beq.n	80165f4 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80165ee:	f06f 0305 	mvn.w	r3, #5
 80165f2:	e033      	b.n	801665c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80165f8:	68fb      	ldr	r3, [r7, #12]
 80165fa:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	2200      	movs	r2, #0
 8016608:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	8b5b      	ldrh	r3, [r3, #26]
 801660e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8016612:	b29a      	uxth	r2, r3
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016618:	68fb      	ldr	r3, [r7, #12]
 801661a:	68db      	ldr	r3, [r3, #12]
 801661c:	685b      	ldr	r3, [r3, #4]
 801661e:	4618      	mov	r0, r3
 8016620:	f7f8 fea1 	bl	800f366 <lwip_htonl>
 8016624:	4604      	mov	r4, r0
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	891b      	ldrh	r3, [r3, #8]
 801662a:	461d      	mov	r5, r3
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	68db      	ldr	r3, [r3, #12]
 8016630:	899b      	ldrh	r3, [r3, #12]
 8016632:	b29b      	uxth	r3, r3
 8016634:	4618      	mov	r0, r3
 8016636:	f7f8 fe81 	bl	800f33c <lwip_htons>
 801663a:	4603      	mov	r3, r0
 801663c:	b2db      	uxtb	r3, r3
 801663e:	f003 0303 	and.w	r3, r3, #3
 8016642:	2b00      	cmp	r3, #0
 8016644:	d001      	beq.n	801664a <tcp_rexmit_rto_prepare+0xba>
 8016646:	2301      	movs	r3, #1
 8016648:	e000      	b.n	801664c <tcp_rexmit_rto_prepare+0xbc>
 801664a:	2300      	movs	r3, #0
 801664c:	442b      	add	r3, r5
 801664e:	18e2      	adds	r2, r4, r3
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	2200      	movs	r2, #0
 8016658:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801665a:	2300      	movs	r3, #0
}
 801665c:	4618      	mov	r0, r3
 801665e:	3710      	adds	r7, #16
 8016660:	46bd      	mov	sp, r7
 8016662:	bdb0      	pop	{r4, r5, r7, pc}
 8016664:	0801dd54 	.word	0x0801dd54
 8016668:	0801e390 	.word	0x0801e390
 801666c:	0801dda8 	.word	0x0801dda8

08016670 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8016670:	b580      	push	{r7, lr}
 8016672:	b082      	sub	sp, #8
 8016674:	af00      	add	r7, sp, #0
 8016676:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	2b00      	cmp	r3, #0
 801667c:	d106      	bne.n	801668c <tcp_rexmit_rto_commit+0x1c>
 801667e:	4b0d      	ldr	r3, [pc, #52]	; (80166b4 <tcp_rexmit_rto_commit+0x44>)
 8016680:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8016684:	490c      	ldr	r1, [pc, #48]	; (80166b8 <tcp_rexmit_rto_commit+0x48>)
 8016686:	480d      	ldr	r0, [pc, #52]	; (80166bc <tcp_rexmit_rto_commit+0x4c>)
 8016688:	f004 f954 	bl	801a934 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016692:	2bff      	cmp	r3, #255	; 0xff
 8016694:	d007      	beq.n	80166a6 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801669c:	3301      	adds	r3, #1
 801669e:	b2da      	uxtb	r2, r3
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80166a6:	6878      	ldr	r0, [r7, #4]
 80166a8:	f7ff fc80 	bl	8015fac <tcp_output>
}
 80166ac:	bf00      	nop
 80166ae:	3708      	adds	r7, #8
 80166b0:	46bd      	mov	sp, r7
 80166b2:	bd80      	pop	{r7, pc}
 80166b4:	0801dd54 	.word	0x0801dd54
 80166b8:	0801e3b4 	.word	0x0801e3b4
 80166bc:	0801dda8 	.word	0x0801dda8

080166c0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80166c0:	b580      	push	{r7, lr}
 80166c2:	b082      	sub	sp, #8
 80166c4:	af00      	add	r7, sp, #0
 80166c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d106      	bne.n	80166dc <tcp_rexmit_rto+0x1c>
 80166ce:	4b0a      	ldr	r3, [pc, #40]	; (80166f8 <tcp_rexmit_rto+0x38>)
 80166d0:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80166d4:	4909      	ldr	r1, [pc, #36]	; (80166fc <tcp_rexmit_rto+0x3c>)
 80166d6:	480a      	ldr	r0, [pc, #40]	; (8016700 <tcp_rexmit_rto+0x40>)
 80166d8:	f004 f92c 	bl	801a934 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80166dc:	6878      	ldr	r0, [r7, #4]
 80166de:	f7ff ff57 	bl	8016590 <tcp_rexmit_rto_prepare>
 80166e2:	4603      	mov	r3, r0
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d102      	bne.n	80166ee <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80166e8:	6878      	ldr	r0, [r7, #4]
 80166ea:	f7ff ffc1 	bl	8016670 <tcp_rexmit_rto_commit>
  }
}
 80166ee:	bf00      	nop
 80166f0:	3708      	adds	r7, #8
 80166f2:	46bd      	mov	sp, r7
 80166f4:	bd80      	pop	{r7, pc}
 80166f6:	bf00      	nop
 80166f8:	0801dd54 	.word	0x0801dd54
 80166fc:	0801e3d8 	.word	0x0801e3d8
 8016700:	0801dda8 	.word	0x0801dda8

08016704 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016704:	b590      	push	{r4, r7, lr}
 8016706:	b085      	sub	sp, #20
 8016708:	af00      	add	r7, sp, #0
 801670a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d106      	bne.n	8016720 <tcp_rexmit+0x1c>
 8016712:	4b2f      	ldr	r3, [pc, #188]	; (80167d0 <tcp_rexmit+0xcc>)
 8016714:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8016718:	492e      	ldr	r1, [pc, #184]	; (80167d4 <tcp_rexmit+0xd0>)
 801671a:	482f      	ldr	r0, [pc, #188]	; (80167d8 <tcp_rexmit+0xd4>)
 801671c:	f004 f90a 	bl	801a934 <iprintf>

  if (pcb->unacked == NULL) {
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016724:	2b00      	cmp	r3, #0
 8016726:	d102      	bne.n	801672e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8016728:	f06f 0305 	mvn.w	r3, #5
 801672c:	e04c      	b.n	80167c8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016732:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016734:	68b8      	ldr	r0, [r7, #8]
 8016736:	f7ff fe2d 	bl	8016394 <tcp_output_segment_busy>
 801673a:	4603      	mov	r3, r0
 801673c:	2b00      	cmp	r3, #0
 801673e:	d002      	beq.n	8016746 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8016740:	f06f 0305 	mvn.w	r3, #5
 8016744:	e040      	b.n	80167c8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8016746:	68bb      	ldr	r3, [r7, #8]
 8016748:	681a      	ldr	r2, [r3, #0]
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	336c      	adds	r3, #108	; 0x6c
 8016752:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016754:	e002      	b.n	801675c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	681b      	ldr	r3, [r3, #0]
 801675a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d011      	beq.n	8016788 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	681b      	ldr	r3, [r3, #0]
 8016768:	68db      	ldr	r3, [r3, #12]
 801676a:	685b      	ldr	r3, [r3, #4]
 801676c:	4618      	mov	r0, r3
 801676e:	f7f8 fdfa 	bl	800f366 <lwip_htonl>
 8016772:	4604      	mov	r4, r0
 8016774:	68bb      	ldr	r3, [r7, #8]
 8016776:	68db      	ldr	r3, [r3, #12]
 8016778:	685b      	ldr	r3, [r3, #4]
 801677a:	4618      	mov	r0, r3
 801677c:	f7f8 fdf3 	bl	800f366 <lwip_htonl>
 8016780:	4603      	mov	r3, r0
 8016782:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8016784:	2b00      	cmp	r3, #0
 8016786:	dbe6      	blt.n	8016756 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	681a      	ldr	r2, [r3, #0]
 801678c:	68bb      	ldr	r3, [r7, #8]
 801678e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	68ba      	ldr	r2, [r7, #8]
 8016794:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8016796:	68bb      	ldr	r3, [r7, #8]
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	2b00      	cmp	r3, #0
 801679c:	d103      	bne.n	80167a6 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	2200      	movs	r2, #0
 80167a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80167ac:	2bff      	cmp	r3, #255	; 0xff
 80167ae:	d007      	beq.n	80167c0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80167b6:	3301      	adds	r3, #1
 80167b8:	b2da      	uxtb	r2, r3
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80167c0:	687b      	ldr	r3, [r7, #4]
 80167c2:	2200      	movs	r2, #0
 80167c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80167c6:	2300      	movs	r3, #0
}
 80167c8:	4618      	mov	r0, r3
 80167ca:	3714      	adds	r7, #20
 80167cc:	46bd      	mov	sp, r7
 80167ce:	bd90      	pop	{r4, r7, pc}
 80167d0:	0801dd54 	.word	0x0801dd54
 80167d4:	0801e3f4 	.word	0x0801e3f4
 80167d8:	0801dda8 	.word	0x0801dda8

080167dc <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80167dc:	b580      	push	{r7, lr}
 80167de:	b082      	sub	sp, #8
 80167e0:	af00      	add	r7, sp, #0
 80167e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d106      	bne.n	80167f8 <tcp_rexmit_fast+0x1c>
 80167ea:	4b2a      	ldr	r3, [pc, #168]	; (8016894 <tcp_rexmit_fast+0xb8>)
 80167ec:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80167f0:	4929      	ldr	r1, [pc, #164]	; (8016898 <tcp_rexmit_fast+0xbc>)
 80167f2:	482a      	ldr	r0, [pc, #168]	; (801689c <tcp_rexmit_fast+0xc0>)
 80167f4:	f004 f89e 	bl	801a934 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	d044      	beq.n	801688a <tcp_rexmit_fast+0xae>
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	8b5b      	ldrh	r3, [r3, #26]
 8016804:	f003 0304 	and.w	r3, r3, #4
 8016808:	2b00      	cmp	r3, #0
 801680a:	d13e      	bne.n	801688a <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801680c:	6878      	ldr	r0, [r7, #4]
 801680e:	f7ff ff79 	bl	8016704 <tcp_rexmit>
 8016812:	4603      	mov	r3, r0
 8016814:	2b00      	cmp	r3, #0
 8016816:	d138      	bne.n	801688a <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801681e:	687b      	ldr	r3, [r7, #4]
 8016820:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8016824:	4293      	cmp	r3, r2
 8016826:	bf28      	it	cs
 8016828:	4613      	movcs	r3, r2
 801682a:	b29b      	uxth	r3, r3
 801682c:	0fda      	lsrs	r2, r3, #31
 801682e:	4413      	add	r3, r2
 8016830:	105b      	asrs	r3, r3, #1
 8016832:	b29a      	uxth	r2, r3
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8016840:	461a      	mov	r2, r3
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016846:	005b      	lsls	r3, r3, #1
 8016848:	429a      	cmp	r2, r3
 801684a:	d206      	bcs.n	801685a <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016850:	005b      	lsls	r3, r3, #1
 8016852:	b29a      	uxth	r2, r3
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016864:	4619      	mov	r1, r3
 8016866:	0049      	lsls	r1, r1, #1
 8016868:	440b      	add	r3, r1
 801686a:	b29b      	uxth	r3, r3
 801686c:	4413      	add	r3, r2
 801686e:	b29a      	uxth	r2, r3
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	8b5b      	ldrh	r3, [r3, #26]
 801687a:	f043 0304 	orr.w	r3, r3, #4
 801687e:	b29a      	uxth	r2, r3
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	2200      	movs	r2, #0
 8016888:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801688a:	bf00      	nop
 801688c:	3708      	adds	r7, #8
 801688e:	46bd      	mov	sp, r7
 8016890:	bd80      	pop	{r7, pc}
 8016892:	bf00      	nop
 8016894:	0801dd54 	.word	0x0801dd54
 8016898:	0801e40c 	.word	0x0801e40c
 801689c:	0801dda8 	.word	0x0801dda8

080168a0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b086      	sub	sp, #24
 80168a4:	af00      	add	r7, sp, #0
 80168a6:	60f8      	str	r0, [r7, #12]
 80168a8:	607b      	str	r3, [r7, #4]
 80168aa:	460b      	mov	r3, r1
 80168ac:	817b      	strh	r3, [r7, #10]
 80168ae:	4613      	mov	r3, r2
 80168b0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80168b2:	897a      	ldrh	r2, [r7, #10]
 80168b4:	893b      	ldrh	r3, [r7, #8]
 80168b6:	4413      	add	r3, r2
 80168b8:	b29b      	uxth	r3, r3
 80168ba:	3314      	adds	r3, #20
 80168bc:	b29b      	uxth	r3, r3
 80168be:	f44f 7220 	mov.w	r2, #640	; 0x280
 80168c2:	4619      	mov	r1, r3
 80168c4:	2022      	movs	r0, #34	; 0x22
 80168c6:	f7f9 fd9d 	bl	8010404 <pbuf_alloc>
 80168ca:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80168cc:	697b      	ldr	r3, [r7, #20]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d04d      	beq.n	801696e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80168d2:	897b      	ldrh	r3, [r7, #10]
 80168d4:	3313      	adds	r3, #19
 80168d6:	697a      	ldr	r2, [r7, #20]
 80168d8:	8952      	ldrh	r2, [r2, #10]
 80168da:	4293      	cmp	r3, r2
 80168dc:	db06      	blt.n	80168ec <tcp_output_alloc_header_common+0x4c>
 80168de:	4b26      	ldr	r3, [pc, #152]	; (8016978 <tcp_output_alloc_header_common+0xd8>)
 80168e0:	f240 7223 	movw	r2, #1827	; 0x723
 80168e4:	4925      	ldr	r1, [pc, #148]	; (801697c <tcp_output_alloc_header_common+0xdc>)
 80168e6:	4826      	ldr	r0, [pc, #152]	; (8016980 <tcp_output_alloc_header_common+0xe0>)
 80168e8:	f004 f824 	bl	801a934 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80168ec:	697b      	ldr	r3, [r7, #20]
 80168ee:	685b      	ldr	r3, [r3, #4]
 80168f0:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80168f2:	8c3b      	ldrh	r3, [r7, #32]
 80168f4:	4618      	mov	r0, r3
 80168f6:	f7f8 fd21 	bl	800f33c <lwip_htons>
 80168fa:	4603      	mov	r3, r0
 80168fc:	461a      	mov	r2, r3
 80168fe:	693b      	ldr	r3, [r7, #16]
 8016900:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016902:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016904:	4618      	mov	r0, r3
 8016906:	f7f8 fd19 	bl	800f33c <lwip_htons>
 801690a:	4603      	mov	r3, r0
 801690c:	461a      	mov	r2, r3
 801690e:	693b      	ldr	r3, [r7, #16]
 8016910:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016912:	693b      	ldr	r3, [r7, #16]
 8016914:	687a      	ldr	r2, [r7, #4]
 8016916:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016918:	68f8      	ldr	r0, [r7, #12]
 801691a:	f7f8 fd24 	bl	800f366 <lwip_htonl>
 801691e:	4602      	mov	r2, r0
 8016920:	693b      	ldr	r3, [r7, #16]
 8016922:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016924:	897b      	ldrh	r3, [r7, #10]
 8016926:	089b      	lsrs	r3, r3, #2
 8016928:	b29b      	uxth	r3, r3
 801692a:	3305      	adds	r3, #5
 801692c:	b29b      	uxth	r3, r3
 801692e:	031b      	lsls	r3, r3, #12
 8016930:	b29a      	uxth	r2, r3
 8016932:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016936:	b29b      	uxth	r3, r3
 8016938:	4313      	orrs	r3, r2
 801693a:	b29b      	uxth	r3, r3
 801693c:	4618      	mov	r0, r3
 801693e:	f7f8 fcfd 	bl	800f33c <lwip_htons>
 8016942:	4603      	mov	r3, r0
 8016944:	461a      	mov	r2, r3
 8016946:	693b      	ldr	r3, [r7, #16]
 8016948:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801694a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801694c:	4618      	mov	r0, r3
 801694e:	f7f8 fcf5 	bl	800f33c <lwip_htons>
 8016952:	4603      	mov	r3, r0
 8016954:	461a      	mov	r2, r3
 8016956:	693b      	ldr	r3, [r7, #16]
 8016958:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801695a:	693b      	ldr	r3, [r7, #16]
 801695c:	2200      	movs	r2, #0
 801695e:	741a      	strb	r2, [r3, #16]
 8016960:	2200      	movs	r2, #0
 8016962:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016964:	693b      	ldr	r3, [r7, #16]
 8016966:	2200      	movs	r2, #0
 8016968:	749a      	strb	r2, [r3, #18]
 801696a:	2200      	movs	r2, #0
 801696c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801696e:	697b      	ldr	r3, [r7, #20]
}
 8016970:	4618      	mov	r0, r3
 8016972:	3718      	adds	r7, #24
 8016974:	46bd      	mov	sp, r7
 8016976:	bd80      	pop	{r7, pc}
 8016978:	0801dd54 	.word	0x0801dd54
 801697c:	0801e42c 	.word	0x0801e42c
 8016980:	0801dda8 	.word	0x0801dda8

08016984 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8016984:	b5b0      	push	{r4, r5, r7, lr}
 8016986:	b08a      	sub	sp, #40	; 0x28
 8016988:	af04      	add	r7, sp, #16
 801698a:	60f8      	str	r0, [r7, #12]
 801698c:	607b      	str	r3, [r7, #4]
 801698e:	460b      	mov	r3, r1
 8016990:	817b      	strh	r3, [r7, #10]
 8016992:	4613      	mov	r3, r2
 8016994:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	2b00      	cmp	r3, #0
 801699a:	d106      	bne.n	80169aa <tcp_output_alloc_header+0x26>
 801699c:	4b15      	ldr	r3, [pc, #84]	; (80169f4 <tcp_output_alloc_header+0x70>)
 801699e:	f240 7242 	movw	r2, #1858	; 0x742
 80169a2:	4915      	ldr	r1, [pc, #84]	; (80169f8 <tcp_output_alloc_header+0x74>)
 80169a4:	4815      	ldr	r0, [pc, #84]	; (80169fc <tcp_output_alloc_header+0x78>)
 80169a6:	f003 ffc5 	bl	801a934 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	8adb      	ldrh	r3, [r3, #22]
 80169b2:	68fa      	ldr	r2, [r7, #12]
 80169b4:	8b12      	ldrh	r2, [r2, #24]
 80169b6:	68f9      	ldr	r1, [r7, #12]
 80169b8:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80169ba:	893d      	ldrh	r5, [r7, #8]
 80169bc:	897c      	ldrh	r4, [r7, #10]
 80169be:	9103      	str	r1, [sp, #12]
 80169c0:	2110      	movs	r1, #16
 80169c2:	9102      	str	r1, [sp, #8]
 80169c4:	9201      	str	r2, [sp, #4]
 80169c6:	9300      	str	r3, [sp, #0]
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	462a      	mov	r2, r5
 80169cc:	4621      	mov	r1, r4
 80169ce:	f7ff ff67 	bl	80168a0 <tcp_output_alloc_header_common>
 80169d2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80169d4:	697b      	ldr	r3, [r7, #20]
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d006      	beq.n	80169e8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169de:	68fa      	ldr	r2, [r7, #12]
 80169e0:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80169e2:	441a      	add	r2, r3
 80169e4:	68fb      	ldr	r3, [r7, #12]
 80169e6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80169e8:	697b      	ldr	r3, [r7, #20]
}
 80169ea:	4618      	mov	r0, r3
 80169ec:	3718      	adds	r7, #24
 80169ee:	46bd      	mov	sp, r7
 80169f0:	bdb0      	pop	{r4, r5, r7, pc}
 80169f2:	bf00      	nop
 80169f4:	0801dd54 	.word	0x0801dd54
 80169f8:	0801e45c 	.word	0x0801e45c
 80169fc:	0801dda8 	.word	0x0801dda8

08016a00 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016a00:	b580      	push	{r7, lr}
 8016a02:	b088      	sub	sp, #32
 8016a04:	af00      	add	r7, sp, #0
 8016a06:	60f8      	str	r0, [r7, #12]
 8016a08:	60b9      	str	r1, [r7, #8]
 8016a0a:	4611      	mov	r1, r2
 8016a0c:	461a      	mov	r2, r3
 8016a0e:	460b      	mov	r3, r1
 8016a10:	71fb      	strb	r3, [r7, #7]
 8016a12:	4613      	mov	r3, r2
 8016a14:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016a16:	2300      	movs	r3, #0
 8016a18:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8016a1a:	68bb      	ldr	r3, [r7, #8]
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	d106      	bne.n	8016a2e <tcp_output_fill_options+0x2e>
 8016a20:	4b13      	ldr	r3, [pc, #76]	; (8016a70 <tcp_output_fill_options+0x70>)
 8016a22:	f240 7256 	movw	r2, #1878	; 0x756
 8016a26:	4913      	ldr	r1, [pc, #76]	; (8016a74 <tcp_output_fill_options+0x74>)
 8016a28:	4813      	ldr	r0, [pc, #76]	; (8016a78 <tcp_output_fill_options+0x78>)
 8016a2a:	f003 ff83 	bl	801a934 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8016a2e:	68bb      	ldr	r3, [r7, #8]
 8016a30:	685b      	ldr	r3, [r3, #4]
 8016a32:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016a34:	69bb      	ldr	r3, [r7, #24]
 8016a36:	3314      	adds	r3, #20
 8016a38:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8016a3a:	69bb      	ldr	r3, [r7, #24]
 8016a3c:	f103 0214 	add.w	r2, r3, #20
 8016a40:	8bfb      	ldrh	r3, [r7, #30]
 8016a42:	009b      	lsls	r3, r3, #2
 8016a44:	4619      	mov	r1, r3
 8016a46:	79fb      	ldrb	r3, [r7, #7]
 8016a48:	009b      	lsls	r3, r3, #2
 8016a4a:	f003 0304 	and.w	r3, r3, #4
 8016a4e:	440b      	add	r3, r1
 8016a50:	4413      	add	r3, r2
 8016a52:	697a      	ldr	r2, [r7, #20]
 8016a54:	429a      	cmp	r2, r3
 8016a56:	d006      	beq.n	8016a66 <tcp_output_fill_options+0x66>
 8016a58:	4b05      	ldr	r3, [pc, #20]	; (8016a70 <tcp_output_fill_options+0x70>)
 8016a5a:	f240 7275 	movw	r2, #1909	; 0x775
 8016a5e:	4907      	ldr	r1, [pc, #28]	; (8016a7c <tcp_output_fill_options+0x7c>)
 8016a60:	4805      	ldr	r0, [pc, #20]	; (8016a78 <tcp_output_fill_options+0x78>)
 8016a62:	f003 ff67 	bl	801a934 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016a66:	bf00      	nop
 8016a68:	3720      	adds	r7, #32
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	bd80      	pop	{r7, pc}
 8016a6e:	bf00      	nop
 8016a70:	0801dd54 	.word	0x0801dd54
 8016a74:	0801e484 	.word	0x0801e484
 8016a78:	0801dda8 	.word	0x0801dda8
 8016a7c:	0801e37c 	.word	0x0801e37c

08016a80 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8016a80:	b580      	push	{r7, lr}
 8016a82:	b08a      	sub	sp, #40	; 0x28
 8016a84:	af04      	add	r7, sp, #16
 8016a86:	60f8      	str	r0, [r7, #12]
 8016a88:	60b9      	str	r1, [r7, #8]
 8016a8a:	607a      	str	r2, [r7, #4]
 8016a8c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8016a8e:	68bb      	ldr	r3, [r7, #8]
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d106      	bne.n	8016aa2 <tcp_output_control_segment+0x22>
 8016a94:	4b1c      	ldr	r3, [pc, #112]	; (8016b08 <tcp_output_control_segment+0x88>)
 8016a96:	f240 7287 	movw	r2, #1927	; 0x787
 8016a9a:	491c      	ldr	r1, [pc, #112]	; (8016b0c <tcp_output_control_segment+0x8c>)
 8016a9c:	481c      	ldr	r0, [pc, #112]	; (8016b10 <tcp_output_control_segment+0x90>)
 8016a9e:	f003 ff49 	bl	801a934 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8016aa2:	683a      	ldr	r2, [r7, #0]
 8016aa4:	6879      	ldr	r1, [r7, #4]
 8016aa6:	68f8      	ldr	r0, [r7, #12]
 8016aa8:	f7fe fae8 	bl	801507c <tcp_route>
 8016aac:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8016aae:	693b      	ldr	r3, [r7, #16]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d102      	bne.n	8016aba <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016ab4:	23fc      	movs	r3, #252	; 0xfc
 8016ab6:	75fb      	strb	r3, [r7, #23]
 8016ab8:	e01c      	b.n	8016af4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d006      	beq.n	8016ace <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	7adb      	ldrb	r3, [r3, #11]
 8016ac4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	7a9b      	ldrb	r3, [r3, #10]
 8016aca:	757b      	strb	r3, [r7, #21]
 8016acc:	e003      	b.n	8016ad6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8016ace:	23ff      	movs	r3, #255	; 0xff
 8016ad0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8016ad2:	2300      	movs	r3, #0
 8016ad4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016ad6:	7dba      	ldrb	r2, [r7, #22]
 8016ad8:	693b      	ldr	r3, [r7, #16]
 8016ada:	9302      	str	r3, [sp, #8]
 8016adc:	2306      	movs	r3, #6
 8016ade:	9301      	str	r3, [sp, #4]
 8016ae0:	7d7b      	ldrb	r3, [r7, #21]
 8016ae2:	9300      	str	r3, [sp, #0]
 8016ae4:	4613      	mov	r3, r2
 8016ae6:	683a      	ldr	r2, [r7, #0]
 8016ae8:	6879      	ldr	r1, [r7, #4]
 8016aea:	68b8      	ldr	r0, [r7, #8]
 8016aec:	f002 fad0 	bl	8019090 <ip4_output_if>
 8016af0:	4603      	mov	r3, r0
 8016af2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016af4:	68b8      	ldr	r0, [r7, #8]
 8016af6:	f7f9 ff69 	bl	80109cc <pbuf_free>
  return err;
 8016afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016afe:	4618      	mov	r0, r3
 8016b00:	3718      	adds	r7, #24
 8016b02:	46bd      	mov	sp, r7
 8016b04:	bd80      	pop	{r7, pc}
 8016b06:	bf00      	nop
 8016b08:	0801dd54 	.word	0x0801dd54
 8016b0c:	0801e4ac 	.word	0x0801e4ac
 8016b10:	0801dda8 	.word	0x0801dda8

08016b14 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016b14:	b590      	push	{r4, r7, lr}
 8016b16:	b08b      	sub	sp, #44	; 0x2c
 8016b18:	af04      	add	r7, sp, #16
 8016b1a:	60f8      	str	r0, [r7, #12]
 8016b1c:	60b9      	str	r1, [r7, #8]
 8016b1e:	607a      	str	r2, [r7, #4]
 8016b20:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016b22:	683b      	ldr	r3, [r7, #0]
 8016b24:	2b00      	cmp	r3, #0
 8016b26:	d106      	bne.n	8016b36 <tcp_rst+0x22>
 8016b28:	4b1f      	ldr	r3, [pc, #124]	; (8016ba8 <tcp_rst+0x94>)
 8016b2a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8016b2e:	491f      	ldr	r1, [pc, #124]	; (8016bac <tcp_rst+0x98>)
 8016b30:	481f      	ldr	r0, [pc, #124]	; (8016bb0 <tcp_rst+0x9c>)
 8016b32:	f003 feff 	bl	801a934 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d106      	bne.n	8016b4a <tcp_rst+0x36>
 8016b3c:	4b1a      	ldr	r3, [pc, #104]	; (8016ba8 <tcp_rst+0x94>)
 8016b3e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8016b42:	491c      	ldr	r1, [pc, #112]	; (8016bb4 <tcp_rst+0xa0>)
 8016b44:	481a      	ldr	r0, [pc, #104]	; (8016bb0 <tcp_rst+0x9c>)
 8016b46:	f003 fef5 	bl	801a934 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8016b4e:	f246 0308 	movw	r3, #24584	; 0x6008
 8016b52:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016b54:	7dfb      	ldrb	r3, [r7, #23]
 8016b56:	b29c      	uxth	r4, r3
 8016b58:	68b8      	ldr	r0, [r7, #8]
 8016b5a:	f7f8 fc04 	bl	800f366 <lwip_htonl>
 8016b5e:	4602      	mov	r2, r0
 8016b60:	8abb      	ldrh	r3, [r7, #20]
 8016b62:	9303      	str	r3, [sp, #12]
 8016b64:	2314      	movs	r3, #20
 8016b66:	9302      	str	r3, [sp, #8]
 8016b68:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8016b6a:	9301      	str	r3, [sp, #4]
 8016b6c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8016b6e:	9300      	str	r3, [sp, #0]
 8016b70:	4613      	mov	r3, r2
 8016b72:	2200      	movs	r2, #0
 8016b74:	4621      	mov	r1, r4
 8016b76:	6878      	ldr	r0, [r7, #4]
 8016b78:	f7ff fe92 	bl	80168a0 <tcp_output_alloc_header_common>
 8016b7c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8016b7e:	693b      	ldr	r3, [r7, #16]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d00c      	beq.n	8016b9e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016b84:	7dfb      	ldrb	r3, [r7, #23]
 8016b86:	2200      	movs	r2, #0
 8016b88:	6939      	ldr	r1, [r7, #16]
 8016b8a:	68f8      	ldr	r0, [r7, #12]
 8016b8c:	f7ff ff38 	bl	8016a00 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8016b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b92:	683a      	ldr	r2, [r7, #0]
 8016b94:	6939      	ldr	r1, [r7, #16]
 8016b96:	68f8      	ldr	r0, [r7, #12]
 8016b98:	f7ff ff72 	bl	8016a80 <tcp_output_control_segment>
 8016b9c:	e000      	b.n	8016ba0 <tcp_rst+0x8c>
    return;
 8016b9e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016ba0:	371c      	adds	r7, #28
 8016ba2:	46bd      	mov	sp, r7
 8016ba4:	bd90      	pop	{r4, r7, pc}
 8016ba6:	bf00      	nop
 8016ba8:	0801dd54 	.word	0x0801dd54
 8016bac:	0801e4d8 	.word	0x0801e4d8
 8016bb0:	0801dda8 	.word	0x0801dda8
 8016bb4:	0801e4f4 	.word	0x0801e4f4

08016bb8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016bb8:	b590      	push	{r4, r7, lr}
 8016bba:	b087      	sub	sp, #28
 8016bbc:	af00      	add	r7, sp, #0
 8016bbe:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016bc0:	2300      	movs	r3, #0
 8016bc2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016bc4:	2300      	movs	r3, #0
 8016bc6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d106      	bne.n	8016bdc <tcp_send_empty_ack+0x24>
 8016bce:	4b28      	ldr	r3, [pc, #160]	; (8016c70 <tcp_send_empty_ack+0xb8>)
 8016bd0:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016bd4:	4927      	ldr	r1, [pc, #156]	; (8016c74 <tcp_send_empty_ack+0xbc>)
 8016bd6:	4828      	ldr	r0, [pc, #160]	; (8016c78 <tcp_send_empty_ack+0xc0>)
 8016bd8:	f003 feac 	bl	801a934 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016bdc:	7dfb      	ldrb	r3, [r7, #23]
 8016bde:	009b      	lsls	r3, r3, #2
 8016be0:	b2db      	uxtb	r3, r3
 8016be2:	f003 0304 	and.w	r3, r3, #4
 8016be6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016be8:	7d7b      	ldrb	r3, [r7, #21]
 8016bea:	b29c      	uxth	r4, r3
 8016bec:	687b      	ldr	r3, [r7, #4]
 8016bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016bf0:	4618      	mov	r0, r3
 8016bf2:	f7f8 fbb8 	bl	800f366 <lwip_htonl>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	2200      	movs	r2, #0
 8016bfa:	4621      	mov	r1, r4
 8016bfc:	6878      	ldr	r0, [r7, #4]
 8016bfe:	f7ff fec1 	bl	8016984 <tcp_output_alloc_header>
 8016c02:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016c04:	693b      	ldr	r3, [r7, #16]
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d109      	bne.n	8016c1e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	8b5b      	ldrh	r3, [r3, #26]
 8016c0e:	f043 0303 	orr.w	r3, r3, #3
 8016c12:	b29a      	uxth	r2, r3
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016c18:	f06f 0301 	mvn.w	r3, #1
 8016c1c:	e023      	b.n	8016c66 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016c1e:	7dbb      	ldrb	r3, [r7, #22]
 8016c20:	7dfa      	ldrb	r2, [r7, #23]
 8016c22:	6939      	ldr	r1, [r7, #16]
 8016c24:	6878      	ldr	r0, [r7, #4]
 8016c26:	f7ff feeb 	bl	8016a00 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016c2a:	687a      	ldr	r2, [r7, #4]
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	3304      	adds	r3, #4
 8016c30:	6939      	ldr	r1, [r7, #16]
 8016c32:	6878      	ldr	r0, [r7, #4]
 8016c34:	f7ff ff24 	bl	8016a80 <tcp_output_control_segment>
 8016c38:	4603      	mov	r3, r0
 8016c3a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016c3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d007      	beq.n	8016c54 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	8b5b      	ldrh	r3, [r3, #26]
 8016c48:	f043 0303 	orr.w	r3, r3, #3
 8016c4c:	b29a      	uxth	r2, r3
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	835a      	strh	r2, [r3, #26]
 8016c52:	e006      	b.n	8016c62 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	8b5b      	ldrh	r3, [r3, #26]
 8016c58:	f023 0303 	bic.w	r3, r3, #3
 8016c5c:	b29a      	uxth	r2, r3
 8016c5e:	687b      	ldr	r3, [r7, #4]
 8016c60:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016c66:	4618      	mov	r0, r3
 8016c68:	371c      	adds	r7, #28
 8016c6a:	46bd      	mov	sp, r7
 8016c6c:	bd90      	pop	{r4, r7, pc}
 8016c6e:	bf00      	nop
 8016c70:	0801dd54 	.word	0x0801dd54
 8016c74:	0801e510 	.word	0x0801e510
 8016c78:	0801dda8 	.word	0x0801dda8

08016c7c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016c7c:	b590      	push	{r4, r7, lr}
 8016c7e:	b087      	sub	sp, #28
 8016c80:	af00      	add	r7, sp, #0
 8016c82:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016c84:	2300      	movs	r3, #0
 8016c86:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d106      	bne.n	8016c9c <tcp_keepalive+0x20>
 8016c8e:	4b18      	ldr	r3, [pc, #96]	; (8016cf0 <tcp_keepalive+0x74>)
 8016c90:	f640 0224 	movw	r2, #2084	; 0x824
 8016c94:	4917      	ldr	r1, [pc, #92]	; (8016cf4 <tcp_keepalive+0x78>)
 8016c96:	4818      	ldr	r0, [pc, #96]	; (8016cf8 <tcp_keepalive+0x7c>)
 8016c98:	f003 fe4c 	bl	801a934 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016c9c:	7dfb      	ldrb	r3, [r7, #23]
 8016c9e:	b29c      	uxth	r4, r3
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016ca4:	3b01      	subs	r3, #1
 8016ca6:	4618      	mov	r0, r3
 8016ca8:	f7f8 fb5d 	bl	800f366 <lwip_htonl>
 8016cac:	4603      	mov	r3, r0
 8016cae:	2200      	movs	r2, #0
 8016cb0:	4621      	mov	r1, r4
 8016cb2:	6878      	ldr	r0, [r7, #4]
 8016cb4:	f7ff fe66 	bl	8016984 <tcp_output_alloc_header>
 8016cb8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016cba:	693b      	ldr	r3, [r7, #16]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d102      	bne.n	8016cc6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8016cc4:	e010      	b.n	8016ce8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016cc6:	7dfb      	ldrb	r3, [r7, #23]
 8016cc8:	2200      	movs	r2, #0
 8016cca:	6939      	ldr	r1, [r7, #16]
 8016ccc:	6878      	ldr	r0, [r7, #4]
 8016cce:	f7ff fe97 	bl	8016a00 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016cd2:	687a      	ldr	r2, [r7, #4]
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	3304      	adds	r3, #4
 8016cd8:	6939      	ldr	r1, [r7, #16]
 8016cda:	6878      	ldr	r0, [r7, #4]
 8016cdc:	f7ff fed0 	bl	8016a80 <tcp_output_control_segment>
 8016ce0:	4603      	mov	r3, r0
 8016ce2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016ce8:	4618      	mov	r0, r3
 8016cea:	371c      	adds	r7, #28
 8016cec:	46bd      	mov	sp, r7
 8016cee:	bd90      	pop	{r4, r7, pc}
 8016cf0:	0801dd54 	.word	0x0801dd54
 8016cf4:	0801e530 	.word	0x0801e530
 8016cf8:	0801dda8 	.word	0x0801dda8

08016cfc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016cfc:	b590      	push	{r4, r7, lr}
 8016cfe:	b08b      	sub	sp, #44	; 0x2c
 8016d00:	af00      	add	r7, sp, #0
 8016d02:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016d04:	2300      	movs	r3, #0
 8016d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d106      	bne.n	8016d1e <tcp_zero_window_probe+0x22>
 8016d10:	4b4c      	ldr	r3, [pc, #304]	; (8016e44 <tcp_zero_window_probe+0x148>)
 8016d12:	f640 024f 	movw	r2, #2127	; 0x84f
 8016d16:	494c      	ldr	r1, [pc, #304]	; (8016e48 <tcp_zero_window_probe+0x14c>)
 8016d18:	484c      	ldr	r0, [pc, #304]	; (8016e4c <tcp_zero_window_probe+0x150>)
 8016d1a:	f003 fe0b 	bl	801a934 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d22:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016d24:	6a3b      	ldr	r3, [r7, #32]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d101      	bne.n	8016d2e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016d2a:	2300      	movs	r3, #0
 8016d2c:	e086      	b.n	8016e3c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016d34:	2bff      	cmp	r3, #255	; 0xff
 8016d36:	d007      	beq.n	8016d48 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016d3e:	3301      	adds	r3, #1
 8016d40:	b2da      	uxtb	r2, r3
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016d48:	6a3b      	ldr	r3, [r7, #32]
 8016d4a:	68db      	ldr	r3, [r3, #12]
 8016d4c:	899b      	ldrh	r3, [r3, #12]
 8016d4e:	b29b      	uxth	r3, r3
 8016d50:	4618      	mov	r0, r3
 8016d52:	f7f8 faf3 	bl	800f33c <lwip_htons>
 8016d56:	4603      	mov	r3, r0
 8016d58:	b2db      	uxtb	r3, r3
 8016d5a:	f003 0301 	and.w	r3, r3, #1
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d005      	beq.n	8016d6e <tcp_zero_window_probe+0x72>
 8016d62:	6a3b      	ldr	r3, [r7, #32]
 8016d64:	891b      	ldrh	r3, [r3, #8]
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d101      	bne.n	8016d6e <tcp_zero_window_probe+0x72>
 8016d6a:	2301      	movs	r3, #1
 8016d6c:	e000      	b.n	8016d70 <tcp_zero_window_probe+0x74>
 8016d6e:	2300      	movs	r3, #0
 8016d70:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016d72:	7ffb      	ldrb	r3, [r7, #31]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	bf0c      	ite	eq
 8016d78:	2301      	moveq	r3, #1
 8016d7a:	2300      	movne	r3, #0
 8016d7c:	b2db      	uxtb	r3, r3
 8016d7e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016d80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d84:	b299      	uxth	r1, r3
 8016d86:	6a3b      	ldr	r3, [r7, #32]
 8016d88:	68db      	ldr	r3, [r3, #12]
 8016d8a:	685b      	ldr	r3, [r3, #4]
 8016d8c:	8bba      	ldrh	r2, [r7, #28]
 8016d8e:	6878      	ldr	r0, [r7, #4]
 8016d90:	f7ff fdf8 	bl	8016984 <tcp_output_alloc_header>
 8016d94:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016d96:	69bb      	ldr	r3, [r7, #24]
 8016d98:	2b00      	cmp	r3, #0
 8016d9a:	d102      	bne.n	8016da2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8016da0:	e04c      	b.n	8016e3c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016da2:	69bb      	ldr	r3, [r7, #24]
 8016da4:	685b      	ldr	r3, [r3, #4]
 8016da6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016da8:	7ffb      	ldrb	r3, [r7, #31]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d011      	beq.n	8016dd2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016dae:	697b      	ldr	r3, [r7, #20]
 8016db0:	899b      	ldrh	r3, [r3, #12]
 8016db2:	b29b      	uxth	r3, r3
 8016db4:	b21b      	sxth	r3, r3
 8016db6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016dba:	b21c      	sxth	r4, r3
 8016dbc:	2011      	movs	r0, #17
 8016dbe:	f7f8 fabd 	bl	800f33c <lwip_htons>
 8016dc2:	4603      	mov	r3, r0
 8016dc4:	b21b      	sxth	r3, r3
 8016dc6:	4323      	orrs	r3, r4
 8016dc8:	b21b      	sxth	r3, r3
 8016dca:	b29a      	uxth	r2, r3
 8016dcc:	697b      	ldr	r3, [r7, #20]
 8016dce:	819a      	strh	r2, [r3, #12]
 8016dd0:	e010      	b.n	8016df4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016dd2:	69bb      	ldr	r3, [r7, #24]
 8016dd4:	685b      	ldr	r3, [r3, #4]
 8016dd6:	3314      	adds	r3, #20
 8016dd8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016dda:	6a3b      	ldr	r3, [r7, #32]
 8016ddc:	6858      	ldr	r0, [r3, #4]
 8016dde:	6a3b      	ldr	r3, [r7, #32]
 8016de0:	685b      	ldr	r3, [r3, #4]
 8016de2:	891a      	ldrh	r2, [r3, #8]
 8016de4:	6a3b      	ldr	r3, [r7, #32]
 8016de6:	891b      	ldrh	r3, [r3, #8]
 8016de8:	1ad3      	subs	r3, r2, r3
 8016dea:	b29b      	uxth	r3, r3
 8016dec:	2201      	movs	r2, #1
 8016dee:	6939      	ldr	r1, [r7, #16]
 8016df0:	f7f9 fff2 	bl	8010dd8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016df4:	6a3b      	ldr	r3, [r7, #32]
 8016df6:	68db      	ldr	r3, [r3, #12]
 8016df8:	685b      	ldr	r3, [r3, #4]
 8016dfa:	4618      	mov	r0, r3
 8016dfc:	f7f8 fab3 	bl	800f366 <lwip_htonl>
 8016e00:	4603      	mov	r3, r0
 8016e02:	3301      	adds	r3, #1
 8016e04:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	1ad3      	subs	r3, r2, r3
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	da02      	bge.n	8016e18 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	68fa      	ldr	r2, [r7, #12]
 8016e16:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016e18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016e1c:	2200      	movs	r2, #0
 8016e1e:	69b9      	ldr	r1, [r7, #24]
 8016e20:	6878      	ldr	r0, [r7, #4]
 8016e22:	f7ff fded 	bl	8016a00 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016e26:	687a      	ldr	r2, [r7, #4]
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	3304      	adds	r3, #4
 8016e2c:	69b9      	ldr	r1, [r7, #24]
 8016e2e:	6878      	ldr	r0, [r7, #4]
 8016e30:	f7ff fe26 	bl	8016a80 <tcp_output_control_segment>
 8016e34:	4603      	mov	r3, r0
 8016e36:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016e38:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016e3c:	4618      	mov	r0, r3
 8016e3e:	372c      	adds	r7, #44	; 0x2c
 8016e40:	46bd      	mov	sp, r7
 8016e42:	bd90      	pop	{r4, r7, pc}
 8016e44:	0801dd54 	.word	0x0801dd54
 8016e48:	0801e54c 	.word	0x0801e54c
 8016e4c:	0801dda8 	.word	0x0801dda8

08016e50 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b082      	sub	sp, #8
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016e58:	f7fa f8ac 	bl	8010fb4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016e5c:	4b0a      	ldr	r3, [pc, #40]	; (8016e88 <tcpip_tcp_timer+0x38>)
 8016e5e:	681b      	ldr	r3, [r3, #0]
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	d103      	bne.n	8016e6c <tcpip_tcp_timer+0x1c>
 8016e64:	4b09      	ldr	r3, [pc, #36]	; (8016e8c <tcpip_tcp_timer+0x3c>)
 8016e66:	681b      	ldr	r3, [r3, #0]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d005      	beq.n	8016e78 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016e6c:	2200      	movs	r2, #0
 8016e6e:	4908      	ldr	r1, [pc, #32]	; (8016e90 <tcpip_tcp_timer+0x40>)
 8016e70:	20fa      	movs	r0, #250	; 0xfa
 8016e72:	f000 f8f3 	bl	801705c <sys_timeout>
 8016e76:	e003      	b.n	8016e80 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016e78:	4b06      	ldr	r3, [pc, #24]	; (8016e94 <tcpip_tcp_timer+0x44>)
 8016e7a:	2200      	movs	r2, #0
 8016e7c:	601a      	str	r2, [r3, #0]
  }
}
 8016e7e:	bf00      	nop
 8016e80:	bf00      	nop
 8016e82:	3708      	adds	r7, #8
 8016e84:	46bd      	mov	sp, r7
 8016e86:	bd80      	pop	{r7, pc}
 8016e88:	2000dad4 	.word	0x2000dad4
 8016e8c:	2000dad8 	.word	0x2000dad8
 8016e90:	08016e51 	.word	0x08016e51
 8016e94:	2000db20 	.word	0x2000db20

08016e98 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016e98:	b580      	push	{r7, lr}
 8016e9a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016e9c:	4b0a      	ldr	r3, [pc, #40]	; (8016ec8 <tcp_timer_needed+0x30>)
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d10f      	bne.n	8016ec4 <tcp_timer_needed+0x2c>
 8016ea4:	4b09      	ldr	r3, [pc, #36]	; (8016ecc <tcp_timer_needed+0x34>)
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	d103      	bne.n	8016eb4 <tcp_timer_needed+0x1c>
 8016eac:	4b08      	ldr	r3, [pc, #32]	; (8016ed0 <tcp_timer_needed+0x38>)
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d007      	beq.n	8016ec4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016eb4:	4b04      	ldr	r3, [pc, #16]	; (8016ec8 <tcp_timer_needed+0x30>)
 8016eb6:	2201      	movs	r2, #1
 8016eb8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016eba:	2200      	movs	r2, #0
 8016ebc:	4905      	ldr	r1, [pc, #20]	; (8016ed4 <tcp_timer_needed+0x3c>)
 8016ebe:	20fa      	movs	r0, #250	; 0xfa
 8016ec0:	f000 f8cc 	bl	801705c <sys_timeout>
  }
}
 8016ec4:	bf00      	nop
 8016ec6:	bd80      	pop	{r7, pc}
 8016ec8:	2000db20 	.word	0x2000db20
 8016ecc:	2000dad4 	.word	0x2000dad4
 8016ed0:	2000dad8 	.word	0x2000dad8
 8016ed4:	08016e51 	.word	0x08016e51

08016ed8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016ed8:	b580      	push	{r7, lr}
 8016eda:	b086      	sub	sp, #24
 8016edc:	af00      	add	r7, sp, #0
 8016ede:	60f8      	str	r0, [r7, #12]
 8016ee0:	60b9      	str	r1, [r7, #8]
 8016ee2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016ee4:	200a      	movs	r0, #10
 8016ee6:	f7f8 fedf 	bl	800fca8 <memp_malloc>
 8016eea:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016eec:	693b      	ldr	r3, [r7, #16]
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d109      	bne.n	8016f06 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016ef2:	693b      	ldr	r3, [r7, #16]
 8016ef4:	2b00      	cmp	r3, #0
 8016ef6:	d151      	bne.n	8016f9c <sys_timeout_abs+0xc4>
 8016ef8:	4b2a      	ldr	r3, [pc, #168]	; (8016fa4 <sys_timeout_abs+0xcc>)
 8016efa:	22be      	movs	r2, #190	; 0xbe
 8016efc:	492a      	ldr	r1, [pc, #168]	; (8016fa8 <sys_timeout_abs+0xd0>)
 8016efe:	482b      	ldr	r0, [pc, #172]	; (8016fac <sys_timeout_abs+0xd4>)
 8016f00:	f003 fd18 	bl	801a934 <iprintf>
    return;
 8016f04:	e04a      	b.n	8016f9c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016f06:	693b      	ldr	r3, [r7, #16]
 8016f08:	2200      	movs	r2, #0
 8016f0a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016f0c:	693b      	ldr	r3, [r7, #16]
 8016f0e:	68ba      	ldr	r2, [r7, #8]
 8016f10:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016f12:	693b      	ldr	r3, [r7, #16]
 8016f14:	687a      	ldr	r2, [r7, #4]
 8016f16:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016f18:	693b      	ldr	r3, [r7, #16]
 8016f1a:	68fa      	ldr	r2, [r7, #12]
 8016f1c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016f1e:	4b24      	ldr	r3, [pc, #144]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d103      	bne.n	8016f2e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016f26:	4a22      	ldr	r2, [pc, #136]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f28:	693b      	ldr	r3, [r7, #16]
 8016f2a:	6013      	str	r3, [r2, #0]
    return;
 8016f2c:	e037      	b.n	8016f9e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8016f2e:	693b      	ldr	r3, [r7, #16]
 8016f30:	685a      	ldr	r2, [r3, #4]
 8016f32:	4b1f      	ldr	r3, [pc, #124]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f34:	681b      	ldr	r3, [r3, #0]
 8016f36:	685b      	ldr	r3, [r3, #4]
 8016f38:	1ad3      	subs	r3, r2, r3
 8016f3a:	0fdb      	lsrs	r3, r3, #31
 8016f3c:	f003 0301 	and.w	r3, r3, #1
 8016f40:	b2db      	uxtb	r3, r3
 8016f42:	2b00      	cmp	r3, #0
 8016f44:	d007      	beq.n	8016f56 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016f46:	4b1a      	ldr	r3, [pc, #104]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f48:	681a      	ldr	r2, [r3, #0]
 8016f4a:	693b      	ldr	r3, [r7, #16]
 8016f4c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016f4e:	4a18      	ldr	r2, [pc, #96]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f50:	693b      	ldr	r3, [r7, #16]
 8016f52:	6013      	str	r3, [r2, #0]
 8016f54:	e023      	b.n	8016f9e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016f56:	4b16      	ldr	r3, [pc, #88]	; (8016fb0 <sys_timeout_abs+0xd8>)
 8016f58:	681b      	ldr	r3, [r3, #0]
 8016f5a:	617b      	str	r3, [r7, #20]
 8016f5c:	e01a      	b.n	8016f94 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8016f5e:	697b      	ldr	r3, [r7, #20]
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d00b      	beq.n	8016f7e <sys_timeout_abs+0xa6>
 8016f66:	693b      	ldr	r3, [r7, #16]
 8016f68:	685a      	ldr	r2, [r3, #4]
 8016f6a:	697b      	ldr	r3, [r7, #20]
 8016f6c:	681b      	ldr	r3, [r3, #0]
 8016f6e:	685b      	ldr	r3, [r3, #4]
 8016f70:	1ad3      	subs	r3, r2, r3
 8016f72:	0fdb      	lsrs	r3, r3, #31
 8016f74:	f003 0301 	and.w	r3, r3, #1
 8016f78:	b2db      	uxtb	r3, r3
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d007      	beq.n	8016f8e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8016f7e:	697b      	ldr	r3, [r7, #20]
 8016f80:	681a      	ldr	r2, [r3, #0]
 8016f82:	693b      	ldr	r3, [r7, #16]
 8016f84:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016f86:	697b      	ldr	r3, [r7, #20]
 8016f88:	693a      	ldr	r2, [r7, #16]
 8016f8a:	601a      	str	r2, [r3, #0]
        break;
 8016f8c:	e007      	b.n	8016f9e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016f8e:	697b      	ldr	r3, [r7, #20]
 8016f90:	681b      	ldr	r3, [r3, #0]
 8016f92:	617b      	str	r3, [r7, #20]
 8016f94:	697b      	ldr	r3, [r7, #20]
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d1e1      	bne.n	8016f5e <sys_timeout_abs+0x86>
 8016f9a:	e000      	b.n	8016f9e <sys_timeout_abs+0xc6>
    return;
 8016f9c:	bf00      	nop
      }
    }
  }
}
 8016f9e:	3718      	adds	r7, #24
 8016fa0:	46bd      	mov	sp, r7
 8016fa2:	bd80      	pop	{r7, pc}
 8016fa4:	0801e570 	.word	0x0801e570
 8016fa8:	0801e5a4 	.word	0x0801e5a4
 8016fac:	0801e5e4 	.word	0x0801e5e4
 8016fb0:	2000db18 	.word	0x2000db18

08016fb4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b086      	sub	sp, #24
 8016fb8:	af00      	add	r7, sp, #0
 8016fba:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016fc0:	697b      	ldr	r3, [r7, #20]
 8016fc2:	685b      	ldr	r3, [r3, #4]
 8016fc4:	4798      	blx	r3

  now = sys_now();
 8016fc6:	f7f2 fe8f 	bl	8009ce8 <sys_now>
 8016fca:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016fcc:	697b      	ldr	r3, [r7, #20]
 8016fce:	681a      	ldr	r2, [r3, #0]
 8016fd0:	4b0f      	ldr	r3, [pc, #60]	; (8017010 <lwip_cyclic_timer+0x5c>)
 8016fd2:	681b      	ldr	r3, [r3, #0]
 8016fd4:	4413      	add	r3, r2
 8016fd6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016fd8:	68fa      	ldr	r2, [r7, #12]
 8016fda:	693b      	ldr	r3, [r7, #16]
 8016fdc:	1ad3      	subs	r3, r2, r3
 8016fde:	0fdb      	lsrs	r3, r3, #31
 8016fe0:	f003 0301 	and.w	r3, r3, #1
 8016fe4:	b2db      	uxtb	r3, r3
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d009      	beq.n	8016ffe <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016fea:	697b      	ldr	r3, [r7, #20]
 8016fec:	681a      	ldr	r2, [r3, #0]
 8016fee:	693b      	ldr	r3, [r7, #16]
 8016ff0:	4413      	add	r3, r2
 8016ff2:	687a      	ldr	r2, [r7, #4]
 8016ff4:	4907      	ldr	r1, [pc, #28]	; (8017014 <lwip_cyclic_timer+0x60>)
 8016ff6:	4618      	mov	r0, r3
 8016ff8:	f7ff ff6e 	bl	8016ed8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016ffc:	e004      	b.n	8017008 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016ffe:	687a      	ldr	r2, [r7, #4]
 8017000:	4904      	ldr	r1, [pc, #16]	; (8017014 <lwip_cyclic_timer+0x60>)
 8017002:	68f8      	ldr	r0, [r7, #12]
 8017004:	f7ff ff68 	bl	8016ed8 <sys_timeout_abs>
}
 8017008:	bf00      	nop
 801700a:	3718      	adds	r7, #24
 801700c:	46bd      	mov	sp, r7
 801700e:	bd80      	pop	{r7, pc}
 8017010:	2000db1c 	.word	0x2000db1c
 8017014:	08016fb5 	.word	0x08016fb5

08017018 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017018:	b580      	push	{r7, lr}
 801701a:	b082      	sub	sp, #8
 801701c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801701e:	2301      	movs	r3, #1
 8017020:	607b      	str	r3, [r7, #4]
 8017022:	e00e      	b.n	8017042 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017024:	4a0b      	ldr	r2, [pc, #44]	; (8017054 <sys_timeouts_init+0x3c>)
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	00db      	lsls	r3, r3, #3
 8017030:	4a08      	ldr	r2, [pc, #32]	; (8017054 <sys_timeouts_init+0x3c>)
 8017032:	4413      	add	r3, r2
 8017034:	461a      	mov	r2, r3
 8017036:	4908      	ldr	r1, [pc, #32]	; (8017058 <sys_timeouts_init+0x40>)
 8017038:	f000 f810 	bl	801705c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	3301      	adds	r3, #1
 8017040:	607b      	str	r3, [r7, #4]
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	2b02      	cmp	r3, #2
 8017046:	d9ed      	bls.n	8017024 <sys_timeouts_init+0xc>
  }
}
 8017048:	bf00      	nop
 801704a:	bf00      	nop
 801704c:	3708      	adds	r7, #8
 801704e:	46bd      	mov	sp, r7
 8017050:	bd80      	pop	{r7, pc}
 8017052:	bf00      	nop
 8017054:	0801f19c 	.word	0x0801f19c
 8017058:	08016fb5 	.word	0x08016fb5

0801705c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801705c:	b580      	push	{r7, lr}
 801705e:	b086      	sub	sp, #24
 8017060:	af00      	add	r7, sp, #0
 8017062:	60f8      	str	r0, [r7, #12]
 8017064:	60b9      	str	r1, [r7, #8]
 8017066:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801706e:	d306      	bcc.n	801707e <sys_timeout+0x22>
 8017070:	4b0a      	ldr	r3, [pc, #40]	; (801709c <sys_timeout+0x40>)
 8017072:	f240 1229 	movw	r2, #297	; 0x129
 8017076:	490a      	ldr	r1, [pc, #40]	; (80170a0 <sys_timeout+0x44>)
 8017078:	480a      	ldr	r0, [pc, #40]	; (80170a4 <sys_timeout+0x48>)
 801707a:	f003 fc5b 	bl	801a934 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801707e:	f7f2 fe33 	bl	8009ce8 <sys_now>
 8017082:	4602      	mov	r2, r0
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	4413      	add	r3, r2
 8017088:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801708a:	687a      	ldr	r2, [r7, #4]
 801708c:	68b9      	ldr	r1, [r7, #8]
 801708e:	6978      	ldr	r0, [r7, #20]
 8017090:	f7ff ff22 	bl	8016ed8 <sys_timeout_abs>
#endif
}
 8017094:	bf00      	nop
 8017096:	3718      	adds	r7, #24
 8017098:	46bd      	mov	sp, r7
 801709a:	bd80      	pop	{r7, pc}
 801709c:	0801e570 	.word	0x0801e570
 80170a0:	0801e60c 	.word	0x0801e60c
 80170a4:	0801e5e4 	.word	0x0801e5e4

080170a8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80170a8:	b580      	push	{r7, lr}
 80170aa:	b084      	sub	sp, #16
 80170ac:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80170ae:	f7f2 fe1b 	bl	8009ce8 <sys_now>
 80170b2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80170b4:	4b17      	ldr	r3, [pc, #92]	; (8017114 <sys_check_timeouts+0x6c>)
 80170b6:	681b      	ldr	r3, [r3, #0]
 80170b8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80170ba:	68bb      	ldr	r3, [r7, #8]
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d022      	beq.n	8017106 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80170c0:	68bb      	ldr	r3, [r7, #8]
 80170c2:	685b      	ldr	r3, [r3, #4]
 80170c4:	68fa      	ldr	r2, [r7, #12]
 80170c6:	1ad3      	subs	r3, r2, r3
 80170c8:	0fdb      	lsrs	r3, r3, #31
 80170ca:	f003 0301 	and.w	r3, r3, #1
 80170ce:	b2db      	uxtb	r3, r3
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d11a      	bne.n	801710a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80170d4:	68bb      	ldr	r3, [r7, #8]
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	4a0e      	ldr	r2, [pc, #56]	; (8017114 <sys_check_timeouts+0x6c>)
 80170da:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80170dc:	68bb      	ldr	r3, [r7, #8]
 80170de:	689b      	ldr	r3, [r3, #8]
 80170e0:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80170e2:	68bb      	ldr	r3, [r7, #8]
 80170e4:	68db      	ldr	r3, [r3, #12]
 80170e6:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80170e8:	68bb      	ldr	r3, [r7, #8]
 80170ea:	685b      	ldr	r3, [r3, #4]
 80170ec:	4a0a      	ldr	r2, [pc, #40]	; (8017118 <sys_check_timeouts+0x70>)
 80170ee:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80170f0:	68b9      	ldr	r1, [r7, #8]
 80170f2:	200a      	movs	r0, #10
 80170f4:	f7f8 fe2a 	bl	800fd4c <memp_free>
    if (handler != NULL) {
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d0da      	beq.n	80170b4 <sys_check_timeouts+0xc>
      handler(arg);
 80170fe:	687b      	ldr	r3, [r7, #4]
 8017100:	6838      	ldr	r0, [r7, #0]
 8017102:	4798      	blx	r3
  do {
 8017104:	e7d6      	b.n	80170b4 <sys_check_timeouts+0xc>
      return;
 8017106:	bf00      	nop
 8017108:	e000      	b.n	801710c <sys_check_timeouts+0x64>
      return;
 801710a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801710c:	3710      	adds	r7, #16
 801710e:	46bd      	mov	sp, r7
 8017110:	bd80      	pop	{r7, pc}
 8017112:	bf00      	nop
 8017114:	2000db18 	.word	0x2000db18
 8017118:	2000db1c 	.word	0x2000db1c

0801711c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801711c:	b580      	push	{r7, lr}
 801711e:	b082      	sub	sp, #8
 8017120:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8017122:	4b16      	ldr	r3, [pc, #88]	; (801717c <sys_timeouts_sleeptime+0x60>)
 8017124:	681b      	ldr	r3, [r3, #0]
 8017126:	2b00      	cmp	r3, #0
 8017128:	d102      	bne.n	8017130 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801712a:	f04f 33ff 	mov.w	r3, #4294967295
 801712e:	e020      	b.n	8017172 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017130:	f7f2 fdda 	bl	8009ce8 <sys_now>
 8017134:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017136:	4b11      	ldr	r3, [pc, #68]	; (801717c <sys_timeouts_sleeptime+0x60>)
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	685a      	ldr	r2, [r3, #4]
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	1ad3      	subs	r3, r2, r3
 8017140:	0fdb      	lsrs	r3, r3, #31
 8017142:	f003 0301 	and.w	r3, r3, #1
 8017146:	b2db      	uxtb	r3, r3
 8017148:	2b00      	cmp	r3, #0
 801714a:	d001      	beq.n	8017150 <sys_timeouts_sleeptime+0x34>
    return 0;
 801714c:	2300      	movs	r3, #0
 801714e:	e010      	b.n	8017172 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8017150:	4b0a      	ldr	r3, [pc, #40]	; (801717c <sys_timeouts_sleeptime+0x60>)
 8017152:	681b      	ldr	r3, [r3, #0]
 8017154:	685a      	ldr	r2, [r3, #4]
 8017156:	687b      	ldr	r3, [r7, #4]
 8017158:	1ad3      	subs	r3, r2, r3
 801715a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801715c:	683b      	ldr	r3, [r7, #0]
 801715e:	2b00      	cmp	r3, #0
 8017160:	da06      	bge.n	8017170 <sys_timeouts_sleeptime+0x54>
 8017162:	4b07      	ldr	r3, [pc, #28]	; (8017180 <sys_timeouts_sleeptime+0x64>)
 8017164:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8017168:	4906      	ldr	r1, [pc, #24]	; (8017184 <sys_timeouts_sleeptime+0x68>)
 801716a:	4807      	ldr	r0, [pc, #28]	; (8017188 <sys_timeouts_sleeptime+0x6c>)
 801716c:	f003 fbe2 	bl	801a934 <iprintf>
    return ret;
 8017170:	683b      	ldr	r3, [r7, #0]
  }
}
 8017172:	4618      	mov	r0, r3
 8017174:	3708      	adds	r7, #8
 8017176:	46bd      	mov	sp, r7
 8017178:	bd80      	pop	{r7, pc}
 801717a:	bf00      	nop
 801717c:	2000db18 	.word	0x2000db18
 8017180:	0801e570 	.word	0x0801e570
 8017184:	0801e644 	.word	0x0801e644
 8017188:	0801e5e4 	.word	0x0801e5e4

0801718c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801718c:	b580      	push	{r7, lr}
 801718e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017190:	f003 fbe8 	bl	801a964 <rand>
 8017194:	4603      	mov	r3, r0
 8017196:	b29b      	uxth	r3, r3
 8017198:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801719c:	b29b      	uxth	r3, r3
 801719e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80171a2:	b29a      	uxth	r2, r3
 80171a4:	4b01      	ldr	r3, [pc, #4]	; (80171ac <udp_init+0x20>)
 80171a6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80171a8:	bf00      	nop
 80171aa:	bd80      	pop	{r7, pc}
 80171ac:	200000ac 	.word	0x200000ac

080171b0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80171b0:	b480      	push	{r7}
 80171b2:	b083      	sub	sp, #12
 80171b4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80171b6:	2300      	movs	r3, #0
 80171b8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80171ba:	4b17      	ldr	r3, [pc, #92]	; (8017218 <udp_new_port+0x68>)
 80171bc:	881b      	ldrh	r3, [r3, #0]
 80171be:	1c5a      	adds	r2, r3, #1
 80171c0:	b291      	uxth	r1, r2
 80171c2:	4a15      	ldr	r2, [pc, #84]	; (8017218 <udp_new_port+0x68>)
 80171c4:	8011      	strh	r1, [r2, #0]
 80171c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80171ca:	4293      	cmp	r3, r2
 80171cc:	d103      	bne.n	80171d6 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80171ce:	4b12      	ldr	r3, [pc, #72]	; (8017218 <udp_new_port+0x68>)
 80171d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80171d4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80171d6:	4b11      	ldr	r3, [pc, #68]	; (801721c <udp_new_port+0x6c>)
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	603b      	str	r3, [r7, #0]
 80171dc:	e011      	b.n	8017202 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80171de:	683b      	ldr	r3, [r7, #0]
 80171e0:	8a5a      	ldrh	r2, [r3, #18]
 80171e2:	4b0d      	ldr	r3, [pc, #52]	; (8017218 <udp_new_port+0x68>)
 80171e4:	881b      	ldrh	r3, [r3, #0]
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d108      	bne.n	80171fc <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80171ea:	88fb      	ldrh	r3, [r7, #6]
 80171ec:	3301      	adds	r3, #1
 80171ee:	80fb      	strh	r3, [r7, #6]
 80171f0:	88fb      	ldrh	r3, [r7, #6]
 80171f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80171f6:	d3e0      	bcc.n	80171ba <udp_new_port+0xa>
        return 0;
 80171f8:	2300      	movs	r3, #0
 80171fa:	e007      	b.n	801720c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80171fc:	683b      	ldr	r3, [r7, #0]
 80171fe:	68db      	ldr	r3, [r3, #12]
 8017200:	603b      	str	r3, [r7, #0]
 8017202:	683b      	ldr	r3, [r7, #0]
 8017204:	2b00      	cmp	r3, #0
 8017206:	d1ea      	bne.n	80171de <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017208:	4b03      	ldr	r3, [pc, #12]	; (8017218 <udp_new_port+0x68>)
 801720a:	881b      	ldrh	r3, [r3, #0]
}
 801720c:	4618      	mov	r0, r3
 801720e:	370c      	adds	r7, #12
 8017210:	46bd      	mov	sp, r7
 8017212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017216:	4770      	bx	lr
 8017218:	200000ac 	.word	0x200000ac
 801721c:	2000db24 	.word	0x2000db24

08017220 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017220:	b580      	push	{r7, lr}
 8017222:	b084      	sub	sp, #16
 8017224:	af00      	add	r7, sp, #0
 8017226:	60f8      	str	r0, [r7, #12]
 8017228:	60b9      	str	r1, [r7, #8]
 801722a:	4613      	mov	r3, r2
 801722c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801722e:	68fb      	ldr	r3, [r7, #12]
 8017230:	2b00      	cmp	r3, #0
 8017232:	d105      	bne.n	8017240 <udp_input_local_match+0x20>
 8017234:	4b27      	ldr	r3, [pc, #156]	; (80172d4 <udp_input_local_match+0xb4>)
 8017236:	2287      	movs	r2, #135	; 0x87
 8017238:	4927      	ldr	r1, [pc, #156]	; (80172d8 <udp_input_local_match+0xb8>)
 801723a:	4828      	ldr	r0, [pc, #160]	; (80172dc <udp_input_local_match+0xbc>)
 801723c:	f003 fb7a 	bl	801a934 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017240:	68bb      	ldr	r3, [r7, #8]
 8017242:	2b00      	cmp	r3, #0
 8017244:	d105      	bne.n	8017252 <udp_input_local_match+0x32>
 8017246:	4b23      	ldr	r3, [pc, #140]	; (80172d4 <udp_input_local_match+0xb4>)
 8017248:	2288      	movs	r2, #136	; 0x88
 801724a:	4925      	ldr	r1, [pc, #148]	; (80172e0 <udp_input_local_match+0xc0>)
 801724c:	4823      	ldr	r0, [pc, #140]	; (80172dc <udp_input_local_match+0xbc>)
 801724e:	f003 fb71 	bl	801a934 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017252:	68fb      	ldr	r3, [r7, #12]
 8017254:	7a1b      	ldrb	r3, [r3, #8]
 8017256:	2b00      	cmp	r3, #0
 8017258:	d00b      	beq.n	8017272 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	7a1a      	ldrb	r2, [r3, #8]
 801725e:	4b21      	ldr	r3, [pc, #132]	; (80172e4 <udp_input_local_match+0xc4>)
 8017260:	685b      	ldr	r3, [r3, #4]
 8017262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017266:	3301      	adds	r3, #1
 8017268:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801726a:	429a      	cmp	r2, r3
 801726c:	d001      	beq.n	8017272 <udp_input_local_match+0x52>
    return 0;
 801726e:	2300      	movs	r3, #0
 8017270:	e02b      	b.n	80172ca <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017272:	79fb      	ldrb	r3, [r7, #7]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d018      	beq.n	80172aa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d013      	beq.n	80172a6 <udp_input_local_match+0x86>
 801727e:	68fb      	ldr	r3, [r7, #12]
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d00f      	beq.n	80172a6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017286:	4b17      	ldr	r3, [pc, #92]	; (80172e4 <udp_input_local_match+0xc4>)
 8017288:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801728a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801728e:	d00a      	beq.n	80172a6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017290:	68fb      	ldr	r3, [r7, #12]
 8017292:	681a      	ldr	r2, [r3, #0]
 8017294:	4b13      	ldr	r3, [pc, #76]	; (80172e4 <udp_input_local_match+0xc4>)
 8017296:	695b      	ldr	r3, [r3, #20]
 8017298:	405a      	eors	r2, r3
 801729a:	68bb      	ldr	r3, [r7, #8]
 801729c:	3308      	adds	r3, #8
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d110      	bne.n	80172c8 <udp_input_local_match+0xa8>
          return 1;
 80172a6:	2301      	movs	r3, #1
 80172a8:	e00f      	b.n	80172ca <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80172aa:	68fb      	ldr	r3, [r7, #12]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d009      	beq.n	80172c4 <udp_input_local_match+0xa4>
 80172b0:	68fb      	ldr	r3, [r7, #12]
 80172b2:	681b      	ldr	r3, [r3, #0]
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	d005      	beq.n	80172c4 <udp_input_local_match+0xa4>
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	681a      	ldr	r2, [r3, #0]
 80172bc:	4b09      	ldr	r3, [pc, #36]	; (80172e4 <udp_input_local_match+0xc4>)
 80172be:	695b      	ldr	r3, [r3, #20]
 80172c0:	429a      	cmp	r2, r3
 80172c2:	d101      	bne.n	80172c8 <udp_input_local_match+0xa8>
        return 1;
 80172c4:	2301      	movs	r3, #1
 80172c6:	e000      	b.n	80172ca <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80172c8:	2300      	movs	r3, #0
}
 80172ca:	4618      	mov	r0, r3
 80172cc:	3710      	adds	r7, #16
 80172ce:	46bd      	mov	sp, r7
 80172d0:	bd80      	pop	{r7, pc}
 80172d2:	bf00      	nop
 80172d4:	0801e658 	.word	0x0801e658
 80172d8:	0801e688 	.word	0x0801e688
 80172dc:	0801e6ac 	.word	0x0801e6ac
 80172e0:	0801e6d4 	.word	0x0801e6d4
 80172e4:	2000a374 	.word	0x2000a374

080172e8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80172e8:	b590      	push	{r4, r7, lr}
 80172ea:	b08d      	sub	sp, #52	; 0x34
 80172ec:	af02      	add	r7, sp, #8
 80172ee:	6078      	str	r0, [r7, #4]
 80172f0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80172f2:	2300      	movs	r3, #0
 80172f4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d105      	bne.n	8017308 <udp_input+0x20>
 80172fc:	4b7c      	ldr	r3, [pc, #496]	; (80174f0 <udp_input+0x208>)
 80172fe:	22cf      	movs	r2, #207	; 0xcf
 8017300:	497c      	ldr	r1, [pc, #496]	; (80174f4 <udp_input+0x20c>)
 8017302:	487d      	ldr	r0, [pc, #500]	; (80174f8 <udp_input+0x210>)
 8017304:	f003 fb16 	bl	801a934 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017308:	683b      	ldr	r3, [r7, #0]
 801730a:	2b00      	cmp	r3, #0
 801730c:	d105      	bne.n	801731a <udp_input+0x32>
 801730e:	4b78      	ldr	r3, [pc, #480]	; (80174f0 <udp_input+0x208>)
 8017310:	22d0      	movs	r2, #208	; 0xd0
 8017312:	497a      	ldr	r1, [pc, #488]	; (80174fc <udp_input+0x214>)
 8017314:	4878      	ldr	r0, [pc, #480]	; (80174f8 <udp_input+0x210>)
 8017316:	f003 fb0d 	bl	801a934 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	895b      	ldrh	r3, [r3, #10]
 801731e:	2b07      	cmp	r3, #7
 8017320:	d803      	bhi.n	801732a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017322:	6878      	ldr	r0, [r7, #4]
 8017324:	f7f9 fb52 	bl	80109cc <pbuf_free>
    goto end;
 8017328:	e0de      	b.n	80174e8 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	685b      	ldr	r3, [r3, #4]
 801732e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017330:	4b73      	ldr	r3, [pc, #460]	; (8017500 <udp_input+0x218>)
 8017332:	695b      	ldr	r3, [r3, #20]
 8017334:	4a72      	ldr	r2, [pc, #456]	; (8017500 <udp_input+0x218>)
 8017336:	6812      	ldr	r2, [r2, #0]
 8017338:	4611      	mov	r1, r2
 801733a:	4618      	mov	r0, r3
 801733c:	f001 ff80 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8017340:	4603      	mov	r3, r0
 8017342:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017344:	697b      	ldr	r3, [r7, #20]
 8017346:	881b      	ldrh	r3, [r3, #0]
 8017348:	b29b      	uxth	r3, r3
 801734a:	4618      	mov	r0, r3
 801734c:	f7f7 fff6 	bl	800f33c <lwip_htons>
 8017350:	4603      	mov	r3, r0
 8017352:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017354:	697b      	ldr	r3, [r7, #20]
 8017356:	885b      	ldrh	r3, [r3, #2]
 8017358:	b29b      	uxth	r3, r3
 801735a:	4618      	mov	r0, r3
 801735c:	f7f7 ffee 	bl	800f33c <lwip_htons>
 8017360:	4603      	mov	r3, r0
 8017362:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017364:	2300      	movs	r3, #0
 8017366:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8017368:	2300      	movs	r3, #0
 801736a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801736c:	2300      	movs	r3, #0
 801736e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017370:	4b64      	ldr	r3, [pc, #400]	; (8017504 <udp_input+0x21c>)
 8017372:	681b      	ldr	r3, [r3, #0]
 8017374:	627b      	str	r3, [r7, #36]	; 0x24
 8017376:	e054      	b.n	8017422 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801737a:	8a5b      	ldrh	r3, [r3, #18]
 801737c:	89fa      	ldrh	r2, [r7, #14]
 801737e:	429a      	cmp	r2, r3
 8017380:	d14a      	bne.n	8017418 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8017382:	7cfb      	ldrb	r3, [r7, #19]
 8017384:	461a      	mov	r2, r3
 8017386:	6839      	ldr	r1, [r7, #0]
 8017388:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801738a:	f7ff ff49 	bl	8017220 <udp_input_local_match>
 801738e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8017390:	2b00      	cmp	r3, #0
 8017392:	d041      	beq.n	8017418 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8017394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017396:	7c1b      	ldrb	r3, [r3, #16]
 8017398:	f003 0304 	and.w	r3, r3, #4
 801739c:	2b00      	cmp	r3, #0
 801739e:	d11d      	bne.n	80173dc <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80173a0:	69fb      	ldr	r3, [r7, #28]
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d102      	bne.n	80173ac <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80173a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173a8:	61fb      	str	r3, [r7, #28]
 80173aa:	e017      	b.n	80173dc <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80173ac:	7cfb      	ldrb	r3, [r7, #19]
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d014      	beq.n	80173dc <udp_input+0xf4>
 80173b2:	4b53      	ldr	r3, [pc, #332]	; (8017500 <udp_input+0x218>)
 80173b4:	695b      	ldr	r3, [r3, #20]
 80173b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80173ba:	d10f      	bne.n	80173dc <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80173bc:	69fb      	ldr	r3, [r7, #28]
 80173be:	681a      	ldr	r2, [r3, #0]
 80173c0:	683b      	ldr	r3, [r7, #0]
 80173c2:	3304      	adds	r3, #4
 80173c4:	681b      	ldr	r3, [r3, #0]
 80173c6:	429a      	cmp	r2, r3
 80173c8:	d008      	beq.n	80173dc <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80173ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173cc:	681a      	ldr	r2, [r3, #0]
 80173ce:	683b      	ldr	r3, [r7, #0]
 80173d0:	3304      	adds	r3, #4
 80173d2:	681b      	ldr	r3, [r3, #0]
 80173d4:	429a      	cmp	r2, r3
 80173d6:	d101      	bne.n	80173dc <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80173d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173da:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80173dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173de:	8a9b      	ldrh	r3, [r3, #20]
 80173e0:	8a3a      	ldrh	r2, [r7, #16]
 80173e2:	429a      	cmp	r2, r3
 80173e4:	d118      	bne.n	8017418 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80173e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173e8:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d005      	beq.n	80173fa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80173ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173f0:	685a      	ldr	r2, [r3, #4]
 80173f2:	4b43      	ldr	r3, [pc, #268]	; (8017500 <udp_input+0x218>)
 80173f4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80173f6:	429a      	cmp	r2, r3
 80173f8:	d10e      	bne.n	8017418 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80173fa:	6a3b      	ldr	r3, [r7, #32]
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d014      	beq.n	801742a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017402:	68da      	ldr	r2, [r3, #12]
 8017404:	6a3b      	ldr	r3, [r7, #32]
 8017406:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017408:	4b3e      	ldr	r3, [pc, #248]	; (8017504 <udp_input+0x21c>)
 801740a:	681a      	ldr	r2, [r3, #0]
 801740c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801740e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017410:	4a3c      	ldr	r2, [pc, #240]	; (8017504 <udp_input+0x21c>)
 8017412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017414:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017416:	e008      	b.n	801742a <udp_input+0x142>
      }
    }

    prev = pcb;
 8017418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801741a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801741e:	68db      	ldr	r3, [r3, #12]
 8017420:	627b      	str	r3, [r7, #36]	; 0x24
 8017422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017424:	2b00      	cmp	r3, #0
 8017426:	d1a7      	bne.n	8017378 <udp_input+0x90>
 8017428:	e000      	b.n	801742c <udp_input+0x144>
        break;
 801742a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801742e:	2b00      	cmp	r3, #0
 8017430:	d101      	bne.n	8017436 <udp_input+0x14e>
    pcb = uncon_pcb;
 8017432:	69fb      	ldr	r3, [r7, #28]
 8017434:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017438:	2b00      	cmp	r3, #0
 801743a:	d002      	beq.n	8017442 <udp_input+0x15a>
    for_us = 1;
 801743c:	2301      	movs	r3, #1
 801743e:	76fb      	strb	r3, [r7, #27]
 8017440:	e00a      	b.n	8017458 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8017442:	683b      	ldr	r3, [r7, #0]
 8017444:	3304      	adds	r3, #4
 8017446:	681a      	ldr	r2, [r3, #0]
 8017448:	4b2d      	ldr	r3, [pc, #180]	; (8017500 <udp_input+0x218>)
 801744a:	695b      	ldr	r3, [r3, #20]
 801744c:	429a      	cmp	r2, r3
 801744e:	bf0c      	ite	eq
 8017450:	2301      	moveq	r3, #1
 8017452:	2300      	movne	r3, #0
 8017454:	b2db      	uxtb	r3, r3
 8017456:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017458:	7efb      	ldrb	r3, [r7, #27]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d041      	beq.n	80174e2 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801745e:	2108      	movs	r1, #8
 8017460:	6878      	ldr	r0, [r7, #4]
 8017462:	f7f9 fa2d 	bl	80108c0 <pbuf_remove_header>
 8017466:	4603      	mov	r3, r0
 8017468:	2b00      	cmp	r3, #0
 801746a:	d00a      	beq.n	8017482 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801746c:	4b20      	ldr	r3, [pc, #128]	; (80174f0 <udp_input+0x208>)
 801746e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8017472:	4925      	ldr	r1, [pc, #148]	; (8017508 <udp_input+0x220>)
 8017474:	4820      	ldr	r0, [pc, #128]	; (80174f8 <udp_input+0x210>)
 8017476:	f003 fa5d 	bl	801a934 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801747a:	6878      	ldr	r0, [r7, #4]
 801747c:	f7f9 faa6 	bl	80109cc <pbuf_free>
      goto end;
 8017480:	e032      	b.n	80174e8 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8017482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017484:	2b00      	cmp	r3, #0
 8017486:	d012      	beq.n	80174ae <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801748a:	699b      	ldr	r3, [r3, #24]
 801748c:	2b00      	cmp	r3, #0
 801748e:	d00a      	beq.n	80174a6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8017490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017492:	699c      	ldr	r4, [r3, #24]
 8017494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017496:	69d8      	ldr	r0, [r3, #28]
 8017498:	8a3b      	ldrh	r3, [r7, #16]
 801749a:	9300      	str	r3, [sp, #0]
 801749c:	4b1b      	ldr	r3, [pc, #108]	; (801750c <udp_input+0x224>)
 801749e:	687a      	ldr	r2, [r7, #4]
 80174a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80174a2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80174a4:	e021      	b.n	80174ea <udp_input+0x202>
        pbuf_free(p);
 80174a6:	6878      	ldr	r0, [r7, #4]
 80174a8:	f7f9 fa90 	bl	80109cc <pbuf_free>
        goto end;
 80174ac:	e01c      	b.n	80174e8 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80174ae:	7cfb      	ldrb	r3, [r7, #19]
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	d112      	bne.n	80174da <udp_input+0x1f2>
 80174b4:	4b12      	ldr	r3, [pc, #72]	; (8017500 <udp_input+0x218>)
 80174b6:	695b      	ldr	r3, [r3, #20]
 80174b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80174bc:	2be0      	cmp	r3, #224	; 0xe0
 80174be:	d00c      	beq.n	80174da <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80174c0:	4b0f      	ldr	r3, [pc, #60]	; (8017500 <udp_input+0x218>)
 80174c2:	899b      	ldrh	r3, [r3, #12]
 80174c4:	3308      	adds	r3, #8
 80174c6:	b29b      	uxth	r3, r3
 80174c8:	b21b      	sxth	r3, r3
 80174ca:	4619      	mov	r1, r3
 80174cc:	6878      	ldr	r0, [r7, #4]
 80174ce:	f7f9 fa6a 	bl	80109a6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80174d2:	2103      	movs	r1, #3
 80174d4:	6878      	ldr	r0, [r7, #4]
 80174d6:	f001 fb93 	bl	8018c00 <icmp_dest_unreach>
      pbuf_free(p);
 80174da:	6878      	ldr	r0, [r7, #4]
 80174dc:	f7f9 fa76 	bl	80109cc <pbuf_free>
  return;
 80174e0:	e003      	b.n	80174ea <udp_input+0x202>
    pbuf_free(p);
 80174e2:	6878      	ldr	r0, [r7, #4]
 80174e4:	f7f9 fa72 	bl	80109cc <pbuf_free>
  return;
 80174e8:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80174ea:	372c      	adds	r7, #44	; 0x2c
 80174ec:	46bd      	mov	sp, r7
 80174ee:	bd90      	pop	{r4, r7, pc}
 80174f0:	0801e658 	.word	0x0801e658
 80174f4:	0801e6fc 	.word	0x0801e6fc
 80174f8:	0801e6ac 	.word	0x0801e6ac
 80174fc:	0801e714 	.word	0x0801e714
 8017500:	2000a374 	.word	0x2000a374
 8017504:	2000db24 	.word	0x2000db24
 8017508:	0801e730 	.word	0x0801e730
 801750c:	2000a384 	.word	0x2000a384

08017510 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8017510:	b580      	push	{r7, lr}
 8017512:	b082      	sub	sp, #8
 8017514:	af00      	add	r7, sp, #0
 8017516:	6078      	str	r0, [r7, #4]
 8017518:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	2b00      	cmp	r3, #0
 801751e:	d109      	bne.n	8017534 <udp_send+0x24>
 8017520:	4b11      	ldr	r3, [pc, #68]	; (8017568 <udp_send+0x58>)
 8017522:	f240 12d5 	movw	r2, #469	; 0x1d5
 8017526:	4911      	ldr	r1, [pc, #68]	; (801756c <udp_send+0x5c>)
 8017528:	4811      	ldr	r0, [pc, #68]	; (8017570 <udp_send+0x60>)
 801752a:	f003 fa03 	bl	801a934 <iprintf>
 801752e:	f06f 030f 	mvn.w	r3, #15
 8017532:	e015      	b.n	8017560 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8017534:	683b      	ldr	r3, [r7, #0]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d109      	bne.n	801754e <udp_send+0x3e>
 801753a:	4b0b      	ldr	r3, [pc, #44]	; (8017568 <udp_send+0x58>)
 801753c:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8017540:	490c      	ldr	r1, [pc, #48]	; (8017574 <udp_send+0x64>)
 8017542:	480b      	ldr	r0, [pc, #44]	; (8017570 <udp_send+0x60>)
 8017544:	f003 f9f6 	bl	801a934 <iprintf>
 8017548:	f06f 030f 	mvn.w	r3, #15
 801754c:	e008      	b.n	8017560 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	1d1a      	adds	r2, r3, #4
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	8a9b      	ldrh	r3, [r3, #20]
 8017556:	6839      	ldr	r1, [r7, #0]
 8017558:	6878      	ldr	r0, [r7, #4]
 801755a:	f000 f80d 	bl	8017578 <udp_sendto>
 801755e:	4603      	mov	r3, r0
}
 8017560:	4618      	mov	r0, r3
 8017562:	3708      	adds	r7, #8
 8017564:	46bd      	mov	sp, r7
 8017566:	bd80      	pop	{r7, pc}
 8017568:	0801e658 	.word	0x0801e658
 801756c:	0801e74c 	.word	0x0801e74c
 8017570:	0801e6ac 	.word	0x0801e6ac
 8017574:	0801e764 	.word	0x0801e764

08017578 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8017578:	b580      	push	{r7, lr}
 801757a:	b088      	sub	sp, #32
 801757c:	af02      	add	r7, sp, #8
 801757e:	60f8      	str	r0, [r7, #12]
 8017580:	60b9      	str	r1, [r7, #8]
 8017582:	607a      	str	r2, [r7, #4]
 8017584:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8017586:	68fb      	ldr	r3, [r7, #12]
 8017588:	2b00      	cmp	r3, #0
 801758a:	d109      	bne.n	80175a0 <udp_sendto+0x28>
 801758c:	4b23      	ldr	r3, [pc, #140]	; (801761c <udp_sendto+0xa4>)
 801758e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8017592:	4923      	ldr	r1, [pc, #140]	; (8017620 <udp_sendto+0xa8>)
 8017594:	4823      	ldr	r0, [pc, #140]	; (8017624 <udp_sendto+0xac>)
 8017596:	f003 f9cd 	bl	801a934 <iprintf>
 801759a:	f06f 030f 	mvn.w	r3, #15
 801759e:	e038      	b.n	8017612 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80175a0:	68bb      	ldr	r3, [r7, #8]
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	d109      	bne.n	80175ba <udp_sendto+0x42>
 80175a6:	4b1d      	ldr	r3, [pc, #116]	; (801761c <udp_sendto+0xa4>)
 80175a8:	f240 2219 	movw	r2, #537	; 0x219
 80175ac:	491e      	ldr	r1, [pc, #120]	; (8017628 <udp_sendto+0xb0>)
 80175ae:	481d      	ldr	r0, [pc, #116]	; (8017624 <udp_sendto+0xac>)
 80175b0:	f003 f9c0 	bl	801a934 <iprintf>
 80175b4:	f06f 030f 	mvn.w	r3, #15
 80175b8:	e02b      	b.n	8017612 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	2b00      	cmp	r3, #0
 80175be:	d109      	bne.n	80175d4 <udp_sendto+0x5c>
 80175c0:	4b16      	ldr	r3, [pc, #88]	; (801761c <udp_sendto+0xa4>)
 80175c2:	f240 221a 	movw	r2, #538	; 0x21a
 80175c6:	4919      	ldr	r1, [pc, #100]	; (801762c <udp_sendto+0xb4>)
 80175c8:	4816      	ldr	r0, [pc, #88]	; (8017624 <udp_sendto+0xac>)
 80175ca:	f003 f9b3 	bl	801a934 <iprintf>
 80175ce:	f06f 030f 	mvn.w	r3, #15
 80175d2:	e01e      	b.n	8017612 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80175d4:	68fb      	ldr	r3, [r7, #12]
 80175d6:	7a1b      	ldrb	r3, [r3, #8]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d006      	beq.n	80175ea <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80175dc:	68fb      	ldr	r3, [r7, #12]
 80175de:	7a1b      	ldrb	r3, [r3, #8]
 80175e0:	4618      	mov	r0, r3
 80175e2:	f7f8 fe65 	bl	80102b0 <netif_get_by_index>
 80175e6:	6178      	str	r0, [r7, #20]
 80175e8:	e003      	b.n	80175f2 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 80175ea:	6878      	ldr	r0, [r7, #4]
 80175ec:	f001 fb92 	bl	8018d14 <ip4_route>
 80175f0:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80175f2:	697b      	ldr	r3, [r7, #20]
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d102      	bne.n	80175fe <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80175f8:	f06f 0303 	mvn.w	r3, #3
 80175fc:	e009      	b.n	8017612 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80175fe:	887a      	ldrh	r2, [r7, #2]
 8017600:	697b      	ldr	r3, [r7, #20]
 8017602:	9300      	str	r3, [sp, #0]
 8017604:	4613      	mov	r3, r2
 8017606:	687a      	ldr	r2, [r7, #4]
 8017608:	68b9      	ldr	r1, [r7, #8]
 801760a:	68f8      	ldr	r0, [r7, #12]
 801760c:	f000 f810 	bl	8017630 <udp_sendto_if>
 8017610:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017612:	4618      	mov	r0, r3
 8017614:	3718      	adds	r7, #24
 8017616:	46bd      	mov	sp, r7
 8017618:	bd80      	pop	{r7, pc}
 801761a:	bf00      	nop
 801761c:	0801e658 	.word	0x0801e658
 8017620:	0801e77c 	.word	0x0801e77c
 8017624:	0801e6ac 	.word	0x0801e6ac
 8017628:	0801e794 	.word	0x0801e794
 801762c:	0801e7b0 	.word	0x0801e7b0

08017630 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8017630:	b580      	push	{r7, lr}
 8017632:	b088      	sub	sp, #32
 8017634:	af02      	add	r7, sp, #8
 8017636:	60f8      	str	r0, [r7, #12]
 8017638:	60b9      	str	r1, [r7, #8]
 801763a:	607a      	str	r2, [r7, #4]
 801763c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	2b00      	cmp	r3, #0
 8017642:	d109      	bne.n	8017658 <udp_sendto_if+0x28>
 8017644:	4b2e      	ldr	r3, [pc, #184]	; (8017700 <udp_sendto_if+0xd0>)
 8017646:	f44f 7220 	mov.w	r2, #640	; 0x280
 801764a:	492e      	ldr	r1, [pc, #184]	; (8017704 <udp_sendto_if+0xd4>)
 801764c:	482e      	ldr	r0, [pc, #184]	; (8017708 <udp_sendto_if+0xd8>)
 801764e:	f003 f971 	bl	801a934 <iprintf>
 8017652:	f06f 030f 	mvn.w	r3, #15
 8017656:	e04f      	b.n	80176f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8017658:	68bb      	ldr	r3, [r7, #8]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d109      	bne.n	8017672 <udp_sendto_if+0x42>
 801765e:	4b28      	ldr	r3, [pc, #160]	; (8017700 <udp_sendto_if+0xd0>)
 8017660:	f240 2281 	movw	r2, #641	; 0x281
 8017664:	4929      	ldr	r1, [pc, #164]	; (801770c <udp_sendto_if+0xdc>)
 8017666:	4828      	ldr	r0, [pc, #160]	; (8017708 <udp_sendto_if+0xd8>)
 8017668:	f003 f964 	bl	801a934 <iprintf>
 801766c:	f06f 030f 	mvn.w	r3, #15
 8017670:	e042      	b.n	80176f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	2b00      	cmp	r3, #0
 8017676:	d109      	bne.n	801768c <udp_sendto_if+0x5c>
 8017678:	4b21      	ldr	r3, [pc, #132]	; (8017700 <udp_sendto_if+0xd0>)
 801767a:	f240 2282 	movw	r2, #642	; 0x282
 801767e:	4924      	ldr	r1, [pc, #144]	; (8017710 <udp_sendto_if+0xe0>)
 8017680:	4821      	ldr	r0, [pc, #132]	; (8017708 <udp_sendto_if+0xd8>)
 8017682:	f003 f957 	bl	801a934 <iprintf>
 8017686:	f06f 030f 	mvn.w	r3, #15
 801768a:	e035      	b.n	80176f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801768c:	6a3b      	ldr	r3, [r7, #32]
 801768e:	2b00      	cmp	r3, #0
 8017690:	d109      	bne.n	80176a6 <udp_sendto_if+0x76>
 8017692:	4b1b      	ldr	r3, [pc, #108]	; (8017700 <udp_sendto_if+0xd0>)
 8017694:	f240 2283 	movw	r2, #643	; 0x283
 8017698:	491e      	ldr	r1, [pc, #120]	; (8017714 <udp_sendto_if+0xe4>)
 801769a:	481b      	ldr	r0, [pc, #108]	; (8017708 <udp_sendto_if+0xd8>)
 801769c:	f003 f94a 	bl	801a934 <iprintf>
 80176a0:	f06f 030f 	mvn.w	r3, #15
 80176a4:	e028      	b.n	80176f8 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80176a6:	68fb      	ldr	r3, [r7, #12]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d009      	beq.n	80176c0 <udp_sendto_if+0x90>
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	681b      	ldr	r3, [r3, #0]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d005      	beq.n	80176c0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80176b4:	68fb      	ldr	r3, [r7, #12]
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80176bc:	2be0      	cmp	r3, #224	; 0xe0
 80176be:	d103      	bne.n	80176c8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80176c0:	6a3b      	ldr	r3, [r7, #32]
 80176c2:	3304      	adds	r3, #4
 80176c4:	617b      	str	r3, [r7, #20]
 80176c6:	e00b      	b.n	80176e0 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	681a      	ldr	r2, [r3, #0]
 80176cc:	6a3b      	ldr	r3, [r7, #32]
 80176ce:	3304      	adds	r3, #4
 80176d0:	681b      	ldr	r3, [r3, #0]
 80176d2:	429a      	cmp	r2, r3
 80176d4:	d002      	beq.n	80176dc <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80176d6:	f06f 0303 	mvn.w	r3, #3
 80176da:	e00d      	b.n	80176f8 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80176e0:	887a      	ldrh	r2, [r7, #2]
 80176e2:	697b      	ldr	r3, [r7, #20]
 80176e4:	9301      	str	r3, [sp, #4]
 80176e6:	6a3b      	ldr	r3, [r7, #32]
 80176e8:	9300      	str	r3, [sp, #0]
 80176ea:	4613      	mov	r3, r2
 80176ec:	687a      	ldr	r2, [r7, #4]
 80176ee:	68b9      	ldr	r1, [r7, #8]
 80176f0:	68f8      	ldr	r0, [r7, #12]
 80176f2:	f000 f811 	bl	8017718 <udp_sendto_if_src>
 80176f6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80176f8:	4618      	mov	r0, r3
 80176fa:	3718      	adds	r7, #24
 80176fc:	46bd      	mov	sp, r7
 80176fe:	bd80      	pop	{r7, pc}
 8017700:	0801e658 	.word	0x0801e658
 8017704:	0801e7cc 	.word	0x0801e7cc
 8017708:	0801e6ac 	.word	0x0801e6ac
 801770c:	0801e7e8 	.word	0x0801e7e8
 8017710:	0801e804 	.word	0x0801e804
 8017714:	0801e824 	.word	0x0801e824

08017718 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8017718:	b580      	push	{r7, lr}
 801771a:	b08c      	sub	sp, #48	; 0x30
 801771c:	af04      	add	r7, sp, #16
 801771e:	60f8      	str	r0, [r7, #12]
 8017720:	60b9      	str	r1, [r7, #8]
 8017722:	607a      	str	r2, [r7, #4]
 8017724:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d109      	bne.n	8017740 <udp_sendto_if_src+0x28>
 801772c:	4b65      	ldr	r3, [pc, #404]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 801772e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8017732:	4965      	ldr	r1, [pc, #404]	; (80178c8 <udp_sendto_if_src+0x1b0>)
 8017734:	4865      	ldr	r0, [pc, #404]	; (80178cc <udp_sendto_if_src+0x1b4>)
 8017736:	f003 f8fd 	bl	801a934 <iprintf>
 801773a:	f06f 030f 	mvn.w	r3, #15
 801773e:	e0bc      	b.n	80178ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8017740:	68bb      	ldr	r3, [r7, #8]
 8017742:	2b00      	cmp	r3, #0
 8017744:	d109      	bne.n	801775a <udp_sendto_if_src+0x42>
 8017746:	4b5f      	ldr	r3, [pc, #380]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 8017748:	f240 22d2 	movw	r2, #722	; 0x2d2
 801774c:	4960      	ldr	r1, [pc, #384]	; (80178d0 <udp_sendto_if_src+0x1b8>)
 801774e:	485f      	ldr	r0, [pc, #380]	; (80178cc <udp_sendto_if_src+0x1b4>)
 8017750:	f003 f8f0 	bl	801a934 <iprintf>
 8017754:	f06f 030f 	mvn.w	r3, #15
 8017758:	e0af      	b.n	80178ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	2b00      	cmp	r3, #0
 801775e:	d109      	bne.n	8017774 <udp_sendto_if_src+0x5c>
 8017760:	4b58      	ldr	r3, [pc, #352]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 8017762:	f240 22d3 	movw	r2, #723	; 0x2d3
 8017766:	495b      	ldr	r1, [pc, #364]	; (80178d4 <udp_sendto_if_src+0x1bc>)
 8017768:	4858      	ldr	r0, [pc, #352]	; (80178cc <udp_sendto_if_src+0x1b4>)
 801776a:	f003 f8e3 	bl	801a934 <iprintf>
 801776e:	f06f 030f 	mvn.w	r3, #15
 8017772:	e0a2      	b.n	80178ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8017774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017776:	2b00      	cmp	r3, #0
 8017778:	d109      	bne.n	801778e <udp_sendto_if_src+0x76>
 801777a:	4b52      	ldr	r3, [pc, #328]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 801777c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8017780:	4955      	ldr	r1, [pc, #340]	; (80178d8 <udp_sendto_if_src+0x1c0>)
 8017782:	4852      	ldr	r0, [pc, #328]	; (80178cc <udp_sendto_if_src+0x1b4>)
 8017784:	f003 f8d6 	bl	801a934 <iprintf>
 8017788:	f06f 030f 	mvn.w	r3, #15
 801778c:	e095      	b.n	80178ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801778e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017790:	2b00      	cmp	r3, #0
 8017792:	d109      	bne.n	80177a8 <udp_sendto_if_src+0x90>
 8017794:	4b4b      	ldr	r3, [pc, #300]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 8017796:	f240 22d5 	movw	r2, #725	; 0x2d5
 801779a:	4950      	ldr	r1, [pc, #320]	; (80178dc <udp_sendto_if_src+0x1c4>)
 801779c:	484b      	ldr	r0, [pc, #300]	; (80178cc <udp_sendto_if_src+0x1b4>)
 801779e:	f003 f8c9 	bl	801a934 <iprintf>
 80177a2:	f06f 030f 	mvn.w	r3, #15
 80177a6:	e088      	b.n	80178ba <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80177a8:	68fb      	ldr	r3, [r7, #12]
 80177aa:	8a5b      	ldrh	r3, [r3, #18]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d10f      	bne.n	80177d0 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80177b0:	68f9      	ldr	r1, [r7, #12]
 80177b2:	68fb      	ldr	r3, [r7, #12]
 80177b4:	8a5b      	ldrh	r3, [r3, #18]
 80177b6:	461a      	mov	r2, r3
 80177b8:	68f8      	ldr	r0, [r7, #12]
 80177ba:	f000 f893 	bl	80178e4 <udp_bind>
 80177be:	4603      	mov	r3, r0
 80177c0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80177c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d002      	beq.n	80177d0 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80177ca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80177ce:	e074      	b.n	80178ba <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80177d0:	68bb      	ldr	r3, [r7, #8]
 80177d2:	891b      	ldrh	r3, [r3, #8]
 80177d4:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80177d8:	4293      	cmp	r3, r2
 80177da:	d902      	bls.n	80177e2 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80177dc:	f04f 33ff 	mov.w	r3, #4294967295
 80177e0:	e06b      	b.n	80178ba <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80177e2:	2108      	movs	r1, #8
 80177e4:	68b8      	ldr	r0, [r7, #8]
 80177e6:	f7f9 f85b 	bl	80108a0 <pbuf_add_header>
 80177ea:	4603      	mov	r3, r0
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d015      	beq.n	801781c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80177f0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80177f4:	2108      	movs	r1, #8
 80177f6:	2022      	movs	r0, #34	; 0x22
 80177f8:	f7f8 fe04 	bl	8010404 <pbuf_alloc>
 80177fc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80177fe:	69fb      	ldr	r3, [r7, #28]
 8017800:	2b00      	cmp	r3, #0
 8017802:	d102      	bne.n	801780a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8017804:	f04f 33ff 	mov.w	r3, #4294967295
 8017808:	e057      	b.n	80178ba <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801780a:	68bb      	ldr	r3, [r7, #8]
 801780c:	891b      	ldrh	r3, [r3, #8]
 801780e:	2b00      	cmp	r3, #0
 8017810:	d006      	beq.n	8017820 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8017812:	68b9      	ldr	r1, [r7, #8]
 8017814:	69f8      	ldr	r0, [r7, #28]
 8017816:	f7f9 f9fd 	bl	8010c14 <pbuf_chain>
 801781a:	e001      	b.n	8017820 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801781c:	68bb      	ldr	r3, [r7, #8]
 801781e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8017820:	69fb      	ldr	r3, [r7, #28]
 8017822:	895b      	ldrh	r3, [r3, #10]
 8017824:	2b07      	cmp	r3, #7
 8017826:	d806      	bhi.n	8017836 <udp_sendto_if_src+0x11e>
 8017828:	4b26      	ldr	r3, [pc, #152]	; (80178c4 <udp_sendto_if_src+0x1ac>)
 801782a:	f240 320d 	movw	r2, #781	; 0x30d
 801782e:	492c      	ldr	r1, [pc, #176]	; (80178e0 <udp_sendto_if_src+0x1c8>)
 8017830:	4826      	ldr	r0, [pc, #152]	; (80178cc <udp_sendto_if_src+0x1b4>)
 8017832:	f003 f87f 	bl	801a934 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8017836:	69fb      	ldr	r3, [r7, #28]
 8017838:	685b      	ldr	r3, [r3, #4]
 801783a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801783c:	68fb      	ldr	r3, [r7, #12]
 801783e:	8a5b      	ldrh	r3, [r3, #18]
 8017840:	4618      	mov	r0, r3
 8017842:	f7f7 fd7b 	bl	800f33c <lwip_htons>
 8017846:	4603      	mov	r3, r0
 8017848:	461a      	mov	r2, r3
 801784a:	697b      	ldr	r3, [r7, #20]
 801784c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801784e:	887b      	ldrh	r3, [r7, #2]
 8017850:	4618      	mov	r0, r3
 8017852:	f7f7 fd73 	bl	800f33c <lwip_htons>
 8017856:	4603      	mov	r3, r0
 8017858:	461a      	mov	r2, r3
 801785a:	697b      	ldr	r3, [r7, #20]
 801785c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801785e:	697b      	ldr	r3, [r7, #20]
 8017860:	2200      	movs	r2, #0
 8017862:	719a      	strb	r2, [r3, #6]
 8017864:	2200      	movs	r2, #0
 8017866:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017868:	69fb      	ldr	r3, [r7, #28]
 801786a:	891b      	ldrh	r3, [r3, #8]
 801786c:	4618      	mov	r0, r3
 801786e:	f7f7 fd65 	bl	800f33c <lwip_htons>
 8017872:	4603      	mov	r3, r0
 8017874:	461a      	mov	r2, r3
 8017876:	697b      	ldr	r3, [r7, #20]
 8017878:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801787a:	2311      	movs	r3, #17
 801787c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801787e:	68fb      	ldr	r3, [r7, #12]
 8017880:	7adb      	ldrb	r3, [r3, #11]
 8017882:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8017884:	68fb      	ldr	r3, [r7, #12]
 8017886:	7a9b      	ldrb	r3, [r3, #10]
 8017888:	7cb9      	ldrb	r1, [r7, #18]
 801788a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801788c:	9202      	str	r2, [sp, #8]
 801788e:	7cfa      	ldrb	r2, [r7, #19]
 8017890:	9201      	str	r2, [sp, #4]
 8017892:	9300      	str	r3, [sp, #0]
 8017894:	460b      	mov	r3, r1
 8017896:	687a      	ldr	r2, [r7, #4]
 8017898:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801789a:	69f8      	ldr	r0, [r7, #28]
 801789c:	f001 fc22 	bl	80190e4 <ip4_output_if_src>
 80178a0:	4603      	mov	r3, r0
 80178a2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80178a4:	69fa      	ldr	r2, [r7, #28]
 80178a6:	68bb      	ldr	r3, [r7, #8]
 80178a8:	429a      	cmp	r2, r3
 80178aa:	d004      	beq.n	80178b6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80178ac:	69f8      	ldr	r0, [r7, #28]
 80178ae:	f7f9 f88d 	bl	80109cc <pbuf_free>
    q = NULL;
 80178b2:	2300      	movs	r3, #0
 80178b4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80178b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80178ba:	4618      	mov	r0, r3
 80178bc:	3720      	adds	r7, #32
 80178be:	46bd      	mov	sp, r7
 80178c0:	bd80      	pop	{r7, pc}
 80178c2:	bf00      	nop
 80178c4:	0801e658 	.word	0x0801e658
 80178c8:	0801e844 	.word	0x0801e844
 80178cc:	0801e6ac 	.word	0x0801e6ac
 80178d0:	0801e864 	.word	0x0801e864
 80178d4:	0801e884 	.word	0x0801e884
 80178d8:	0801e8a8 	.word	0x0801e8a8
 80178dc:	0801e8cc 	.word	0x0801e8cc
 80178e0:	0801e8f0 	.word	0x0801e8f0

080178e4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80178e4:	b580      	push	{r7, lr}
 80178e6:	b086      	sub	sp, #24
 80178e8:	af00      	add	r7, sp, #0
 80178ea:	60f8      	str	r0, [r7, #12]
 80178ec:	60b9      	str	r1, [r7, #8]
 80178ee:	4613      	mov	r3, r2
 80178f0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80178f2:	68bb      	ldr	r3, [r7, #8]
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d101      	bne.n	80178fc <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80178f8:	4b39      	ldr	r3, [pc, #228]	; (80179e0 <udp_bind+0xfc>)
 80178fa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80178fc:	68fb      	ldr	r3, [r7, #12]
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d109      	bne.n	8017916 <udp_bind+0x32>
 8017902:	4b38      	ldr	r3, [pc, #224]	; (80179e4 <udp_bind+0x100>)
 8017904:	f240 32b7 	movw	r2, #951	; 0x3b7
 8017908:	4937      	ldr	r1, [pc, #220]	; (80179e8 <udp_bind+0x104>)
 801790a:	4838      	ldr	r0, [pc, #224]	; (80179ec <udp_bind+0x108>)
 801790c:	f003 f812 	bl	801a934 <iprintf>
 8017910:	f06f 030f 	mvn.w	r3, #15
 8017914:	e060      	b.n	80179d8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017916:	2300      	movs	r3, #0
 8017918:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801791a:	4b35      	ldr	r3, [pc, #212]	; (80179f0 <udp_bind+0x10c>)
 801791c:	681b      	ldr	r3, [r3, #0]
 801791e:	617b      	str	r3, [r7, #20]
 8017920:	e009      	b.n	8017936 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8017922:	68fa      	ldr	r2, [r7, #12]
 8017924:	697b      	ldr	r3, [r7, #20]
 8017926:	429a      	cmp	r2, r3
 8017928:	d102      	bne.n	8017930 <udp_bind+0x4c>
      rebind = 1;
 801792a:	2301      	movs	r3, #1
 801792c:	74fb      	strb	r3, [r7, #19]
      break;
 801792e:	e005      	b.n	801793c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017930:	697b      	ldr	r3, [r7, #20]
 8017932:	68db      	ldr	r3, [r3, #12]
 8017934:	617b      	str	r3, [r7, #20]
 8017936:	697b      	ldr	r3, [r7, #20]
 8017938:	2b00      	cmp	r3, #0
 801793a:	d1f2      	bne.n	8017922 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801793c:	88fb      	ldrh	r3, [r7, #6]
 801793e:	2b00      	cmp	r3, #0
 8017940:	d109      	bne.n	8017956 <udp_bind+0x72>
    port = udp_new_port();
 8017942:	f7ff fc35 	bl	80171b0 <udp_new_port>
 8017946:	4603      	mov	r3, r0
 8017948:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801794a:	88fb      	ldrh	r3, [r7, #6]
 801794c:	2b00      	cmp	r3, #0
 801794e:	d12c      	bne.n	80179aa <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8017950:	f06f 0307 	mvn.w	r3, #7
 8017954:	e040      	b.n	80179d8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017956:	4b26      	ldr	r3, [pc, #152]	; (80179f0 <udp_bind+0x10c>)
 8017958:	681b      	ldr	r3, [r3, #0]
 801795a:	617b      	str	r3, [r7, #20]
 801795c:	e022      	b.n	80179a4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801795e:	68fa      	ldr	r2, [r7, #12]
 8017960:	697b      	ldr	r3, [r7, #20]
 8017962:	429a      	cmp	r2, r3
 8017964:	d01b      	beq.n	801799e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017966:	697b      	ldr	r3, [r7, #20]
 8017968:	8a5b      	ldrh	r3, [r3, #18]
 801796a:	88fa      	ldrh	r2, [r7, #6]
 801796c:	429a      	cmp	r2, r3
 801796e:	d116      	bne.n	801799e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017970:	697b      	ldr	r3, [r7, #20]
 8017972:	681a      	ldr	r2, [r3, #0]
 8017974:	68bb      	ldr	r3, [r7, #8]
 8017976:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017978:	429a      	cmp	r2, r3
 801797a:	d00d      	beq.n	8017998 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801797c:	68bb      	ldr	r3, [r7, #8]
 801797e:	2b00      	cmp	r3, #0
 8017980:	d00a      	beq.n	8017998 <udp_bind+0xb4>
 8017982:	68bb      	ldr	r3, [r7, #8]
 8017984:	681b      	ldr	r3, [r3, #0]
 8017986:	2b00      	cmp	r3, #0
 8017988:	d006      	beq.n	8017998 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801798a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801798c:	2b00      	cmp	r3, #0
 801798e:	d003      	beq.n	8017998 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8017990:	697b      	ldr	r3, [r7, #20]
 8017992:	681b      	ldr	r3, [r3, #0]
 8017994:	2b00      	cmp	r3, #0
 8017996:	d102      	bne.n	801799e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8017998:	f06f 0307 	mvn.w	r3, #7
 801799c:	e01c      	b.n	80179d8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801799e:	697b      	ldr	r3, [r7, #20]
 80179a0:	68db      	ldr	r3, [r3, #12]
 80179a2:	617b      	str	r3, [r7, #20]
 80179a4:	697b      	ldr	r3, [r7, #20]
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d1d9      	bne.n	801795e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80179aa:	68bb      	ldr	r3, [r7, #8]
 80179ac:	2b00      	cmp	r3, #0
 80179ae:	d002      	beq.n	80179b6 <udp_bind+0xd2>
 80179b0:	68bb      	ldr	r3, [r7, #8]
 80179b2:	681b      	ldr	r3, [r3, #0]
 80179b4:	e000      	b.n	80179b8 <udp_bind+0xd4>
 80179b6:	2300      	movs	r3, #0
 80179b8:	68fa      	ldr	r2, [r7, #12]
 80179ba:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	88fa      	ldrh	r2, [r7, #6]
 80179c0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80179c2:	7cfb      	ldrb	r3, [r7, #19]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d106      	bne.n	80179d6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80179c8:	4b09      	ldr	r3, [pc, #36]	; (80179f0 <udp_bind+0x10c>)
 80179ca:	681a      	ldr	r2, [r3, #0]
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80179d0:	4a07      	ldr	r2, [pc, #28]	; (80179f0 <udp_bind+0x10c>)
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80179d6:	2300      	movs	r3, #0
}
 80179d8:	4618      	mov	r0, r3
 80179da:	3718      	adds	r7, #24
 80179dc:	46bd      	mov	sp, r7
 80179de:	bd80      	pop	{r7, pc}
 80179e0:	0801f1b4 	.word	0x0801f1b4
 80179e4:	0801e658 	.word	0x0801e658
 80179e8:	0801e920 	.word	0x0801e920
 80179ec:	0801e6ac 	.word	0x0801e6ac
 80179f0:	2000db24 	.word	0x2000db24

080179f4 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80179f4:	b580      	push	{r7, lr}
 80179f6:	b084      	sub	sp, #16
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	60f8      	str	r0, [r7, #12]
 80179fc:	60b9      	str	r1, [r7, #8]
 80179fe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d107      	bne.n	8017a16 <udp_recv+0x22>
 8017a06:	4b08      	ldr	r3, [pc, #32]	; (8017a28 <udp_recv+0x34>)
 8017a08:	f240 428a 	movw	r2, #1162	; 0x48a
 8017a0c:	4907      	ldr	r1, [pc, #28]	; (8017a2c <udp_recv+0x38>)
 8017a0e:	4808      	ldr	r0, [pc, #32]	; (8017a30 <udp_recv+0x3c>)
 8017a10:	f002 ff90 	bl	801a934 <iprintf>
 8017a14:	e005      	b.n	8017a22 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8017a16:	68fb      	ldr	r3, [r7, #12]
 8017a18:	68ba      	ldr	r2, [r7, #8]
 8017a1a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8017a1c:	68fb      	ldr	r3, [r7, #12]
 8017a1e:	687a      	ldr	r2, [r7, #4]
 8017a20:	61da      	str	r2, [r3, #28]
}
 8017a22:	3710      	adds	r7, #16
 8017a24:	46bd      	mov	sp, r7
 8017a26:	bd80      	pop	{r7, pc}
 8017a28:	0801e658 	.word	0x0801e658
 8017a2c:	0801e98c 	.word	0x0801e98c
 8017a30:	0801e6ac 	.word	0x0801e6ac

08017a34 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8017a34:	b580      	push	{r7, lr}
 8017a36:	b084      	sub	sp, #16
 8017a38:	af00      	add	r7, sp, #0
 8017a3a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d107      	bne.n	8017a52 <udp_remove+0x1e>
 8017a42:	4b19      	ldr	r3, [pc, #100]	; (8017aa8 <udp_remove+0x74>)
 8017a44:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8017a48:	4918      	ldr	r1, [pc, #96]	; (8017aac <udp_remove+0x78>)
 8017a4a:	4819      	ldr	r0, [pc, #100]	; (8017ab0 <udp_remove+0x7c>)
 8017a4c:	f002 ff72 	bl	801a934 <iprintf>
 8017a50:	e026      	b.n	8017aa0 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8017a52:	4b18      	ldr	r3, [pc, #96]	; (8017ab4 <udp_remove+0x80>)
 8017a54:	681b      	ldr	r3, [r3, #0]
 8017a56:	687a      	ldr	r2, [r7, #4]
 8017a58:	429a      	cmp	r2, r3
 8017a5a:	d105      	bne.n	8017a68 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8017a5c:	4b15      	ldr	r3, [pc, #84]	; (8017ab4 <udp_remove+0x80>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	68db      	ldr	r3, [r3, #12]
 8017a62:	4a14      	ldr	r2, [pc, #80]	; (8017ab4 <udp_remove+0x80>)
 8017a64:	6013      	str	r3, [r2, #0]
 8017a66:	e017      	b.n	8017a98 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017a68:	4b12      	ldr	r3, [pc, #72]	; (8017ab4 <udp_remove+0x80>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	60fb      	str	r3, [r7, #12]
 8017a6e:	e010      	b.n	8017a92 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8017a70:	68fb      	ldr	r3, [r7, #12]
 8017a72:	68db      	ldr	r3, [r3, #12]
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	d009      	beq.n	8017a8c <udp_remove+0x58>
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	68db      	ldr	r3, [r3, #12]
 8017a7c:	687a      	ldr	r2, [r7, #4]
 8017a7e:	429a      	cmp	r2, r3
 8017a80:	d104      	bne.n	8017a8c <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	68da      	ldr	r2, [r3, #12]
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	60da      	str	r2, [r3, #12]
        break;
 8017a8a:	e005      	b.n	8017a98 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	68db      	ldr	r3, [r3, #12]
 8017a90:	60fb      	str	r3, [r7, #12]
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	2b00      	cmp	r3, #0
 8017a96:	d1eb      	bne.n	8017a70 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8017a98:	6879      	ldr	r1, [r7, #4]
 8017a9a:	2000      	movs	r0, #0
 8017a9c:	f7f8 f956 	bl	800fd4c <memp_free>
}
 8017aa0:	3710      	adds	r7, #16
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	bd80      	pop	{r7, pc}
 8017aa6:	bf00      	nop
 8017aa8:	0801e658 	.word	0x0801e658
 8017aac:	0801e9a4 	.word	0x0801e9a4
 8017ab0:	0801e6ac 	.word	0x0801e6ac
 8017ab4:	2000db24 	.word	0x2000db24

08017ab8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8017ab8:	b580      	push	{r7, lr}
 8017aba:	b082      	sub	sp, #8
 8017abc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8017abe:	2000      	movs	r0, #0
 8017ac0:	f7f8 f8f2 	bl	800fca8 <memp_malloc>
 8017ac4:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	2b00      	cmp	r3, #0
 8017aca:	d007      	beq.n	8017adc <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017acc:	2220      	movs	r2, #32
 8017ace:	2100      	movs	r1, #0
 8017ad0:	6878      	ldr	r0, [r7, #4]
 8017ad2:	f002 fe47 	bl	801a764 <memset>
    pcb->ttl = UDP_TTL;
 8017ad6:	687b      	ldr	r3, [r7, #4]
 8017ad8:	22ff      	movs	r2, #255	; 0xff
 8017ada:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8017adc:	687b      	ldr	r3, [r7, #4]
}
 8017ade:	4618      	mov	r0, r3
 8017ae0:	3708      	adds	r7, #8
 8017ae2:	46bd      	mov	sp, r7
 8017ae4:	bd80      	pop	{r7, pc}

08017ae6 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8017ae6:	b580      	push	{r7, lr}
 8017ae8:	b084      	sub	sp, #16
 8017aea:	af00      	add	r7, sp, #0
 8017aec:	4603      	mov	r3, r0
 8017aee:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8017af0:	f7ff ffe2 	bl	8017ab8 <udp_new>
 8017af4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8017af6:	68fb      	ldr	r3, [r7, #12]
}
 8017af8:	4618      	mov	r0, r3
 8017afa:	3710      	adds	r7, #16
 8017afc:	46bd      	mov	sp, r7
 8017afe:	bd80      	pop	{r7, pc}

08017b00 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017b00:	b480      	push	{r7}
 8017b02:	b085      	sub	sp, #20
 8017b04:	af00      	add	r7, sp, #0
 8017b06:	6078      	str	r0, [r7, #4]
 8017b08:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d01e      	beq.n	8017b4e <udp_netif_ip_addr_changed+0x4e>
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d01a      	beq.n	8017b4e <udp_netif_ip_addr_changed+0x4e>
 8017b18:	683b      	ldr	r3, [r7, #0]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d017      	beq.n	8017b4e <udp_netif_ip_addr_changed+0x4e>
 8017b1e:	683b      	ldr	r3, [r7, #0]
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d013      	beq.n	8017b4e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017b26:	4b0d      	ldr	r3, [pc, #52]	; (8017b5c <udp_netif_ip_addr_changed+0x5c>)
 8017b28:	681b      	ldr	r3, [r3, #0]
 8017b2a:	60fb      	str	r3, [r7, #12]
 8017b2c:	e00c      	b.n	8017b48 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	681a      	ldr	r2, [r3, #0]
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	681b      	ldr	r3, [r3, #0]
 8017b36:	429a      	cmp	r2, r3
 8017b38:	d103      	bne.n	8017b42 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017b3a:	683b      	ldr	r3, [r7, #0]
 8017b3c:	681a      	ldr	r2, [r3, #0]
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017b42:	68fb      	ldr	r3, [r7, #12]
 8017b44:	68db      	ldr	r3, [r3, #12]
 8017b46:	60fb      	str	r3, [r7, #12]
 8017b48:	68fb      	ldr	r3, [r7, #12]
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	d1ef      	bne.n	8017b2e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017b4e:	bf00      	nop
 8017b50:	3714      	adds	r7, #20
 8017b52:	46bd      	mov	sp, r7
 8017b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b58:	4770      	bx	lr
 8017b5a:	bf00      	nop
 8017b5c:	2000db24 	.word	0x2000db24

08017b60 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	b082      	sub	sp, #8
 8017b64:	af00      	add	r7, sp, #0
 8017b66:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017b68:	4915      	ldr	r1, [pc, #84]	; (8017bc0 <etharp_free_entry+0x60>)
 8017b6a:	687a      	ldr	r2, [r7, #4]
 8017b6c:	4613      	mov	r3, r2
 8017b6e:	005b      	lsls	r3, r3, #1
 8017b70:	4413      	add	r3, r2
 8017b72:	00db      	lsls	r3, r3, #3
 8017b74:	440b      	add	r3, r1
 8017b76:	681b      	ldr	r3, [r3, #0]
 8017b78:	2b00      	cmp	r3, #0
 8017b7a:	d013      	beq.n	8017ba4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8017b7c:	4910      	ldr	r1, [pc, #64]	; (8017bc0 <etharp_free_entry+0x60>)
 8017b7e:	687a      	ldr	r2, [r7, #4]
 8017b80:	4613      	mov	r3, r2
 8017b82:	005b      	lsls	r3, r3, #1
 8017b84:	4413      	add	r3, r2
 8017b86:	00db      	lsls	r3, r3, #3
 8017b88:	440b      	add	r3, r1
 8017b8a:	681b      	ldr	r3, [r3, #0]
 8017b8c:	4618      	mov	r0, r3
 8017b8e:	f7f8 ff1d 	bl	80109cc <pbuf_free>
    arp_table[i].q = NULL;
 8017b92:	490b      	ldr	r1, [pc, #44]	; (8017bc0 <etharp_free_entry+0x60>)
 8017b94:	687a      	ldr	r2, [r7, #4]
 8017b96:	4613      	mov	r3, r2
 8017b98:	005b      	lsls	r3, r3, #1
 8017b9a:	4413      	add	r3, r2
 8017b9c:	00db      	lsls	r3, r3, #3
 8017b9e:	440b      	add	r3, r1
 8017ba0:	2200      	movs	r2, #0
 8017ba2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8017ba4:	4906      	ldr	r1, [pc, #24]	; (8017bc0 <etharp_free_entry+0x60>)
 8017ba6:	687a      	ldr	r2, [r7, #4]
 8017ba8:	4613      	mov	r3, r2
 8017baa:	005b      	lsls	r3, r3, #1
 8017bac:	4413      	add	r3, r2
 8017bae:	00db      	lsls	r3, r3, #3
 8017bb0:	440b      	add	r3, r1
 8017bb2:	3314      	adds	r3, #20
 8017bb4:	2200      	movs	r2, #0
 8017bb6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8017bb8:	bf00      	nop
 8017bba:	3708      	adds	r7, #8
 8017bbc:	46bd      	mov	sp, r7
 8017bbe:	bd80      	pop	{r7, pc}
 8017bc0:	2000db28 	.word	0x2000db28

08017bc4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8017bc4:	b580      	push	{r7, lr}
 8017bc6:	b082      	sub	sp, #8
 8017bc8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017bca:	2300      	movs	r3, #0
 8017bcc:	607b      	str	r3, [r7, #4]
 8017bce:	e096      	b.n	8017cfe <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8017bd0:	494f      	ldr	r1, [pc, #316]	; (8017d10 <etharp_tmr+0x14c>)
 8017bd2:	687a      	ldr	r2, [r7, #4]
 8017bd4:	4613      	mov	r3, r2
 8017bd6:	005b      	lsls	r3, r3, #1
 8017bd8:	4413      	add	r3, r2
 8017bda:	00db      	lsls	r3, r3, #3
 8017bdc:	440b      	add	r3, r1
 8017bde:	3314      	adds	r3, #20
 8017be0:	781b      	ldrb	r3, [r3, #0]
 8017be2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8017be4:	78fb      	ldrb	r3, [r7, #3]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	f000 8086 	beq.w	8017cf8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017bec:	4948      	ldr	r1, [pc, #288]	; (8017d10 <etharp_tmr+0x14c>)
 8017bee:	687a      	ldr	r2, [r7, #4]
 8017bf0:	4613      	mov	r3, r2
 8017bf2:	005b      	lsls	r3, r3, #1
 8017bf4:	4413      	add	r3, r2
 8017bf6:	00db      	lsls	r3, r3, #3
 8017bf8:	440b      	add	r3, r1
 8017bfa:	3312      	adds	r3, #18
 8017bfc:	881b      	ldrh	r3, [r3, #0]
 8017bfe:	3301      	adds	r3, #1
 8017c00:	b298      	uxth	r0, r3
 8017c02:	4943      	ldr	r1, [pc, #268]	; (8017d10 <etharp_tmr+0x14c>)
 8017c04:	687a      	ldr	r2, [r7, #4]
 8017c06:	4613      	mov	r3, r2
 8017c08:	005b      	lsls	r3, r3, #1
 8017c0a:	4413      	add	r3, r2
 8017c0c:	00db      	lsls	r3, r3, #3
 8017c0e:	440b      	add	r3, r1
 8017c10:	3312      	adds	r3, #18
 8017c12:	4602      	mov	r2, r0
 8017c14:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017c16:	493e      	ldr	r1, [pc, #248]	; (8017d10 <etharp_tmr+0x14c>)
 8017c18:	687a      	ldr	r2, [r7, #4]
 8017c1a:	4613      	mov	r3, r2
 8017c1c:	005b      	lsls	r3, r3, #1
 8017c1e:	4413      	add	r3, r2
 8017c20:	00db      	lsls	r3, r3, #3
 8017c22:	440b      	add	r3, r1
 8017c24:	3312      	adds	r3, #18
 8017c26:	881b      	ldrh	r3, [r3, #0]
 8017c28:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8017c2c:	d215      	bcs.n	8017c5a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017c2e:	4938      	ldr	r1, [pc, #224]	; (8017d10 <etharp_tmr+0x14c>)
 8017c30:	687a      	ldr	r2, [r7, #4]
 8017c32:	4613      	mov	r3, r2
 8017c34:	005b      	lsls	r3, r3, #1
 8017c36:	4413      	add	r3, r2
 8017c38:	00db      	lsls	r3, r3, #3
 8017c3a:	440b      	add	r3, r1
 8017c3c:	3314      	adds	r3, #20
 8017c3e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017c40:	2b01      	cmp	r3, #1
 8017c42:	d10e      	bne.n	8017c62 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8017c44:	4932      	ldr	r1, [pc, #200]	; (8017d10 <etharp_tmr+0x14c>)
 8017c46:	687a      	ldr	r2, [r7, #4]
 8017c48:	4613      	mov	r3, r2
 8017c4a:	005b      	lsls	r3, r3, #1
 8017c4c:	4413      	add	r3, r2
 8017c4e:	00db      	lsls	r3, r3, #3
 8017c50:	440b      	add	r3, r1
 8017c52:	3312      	adds	r3, #18
 8017c54:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017c56:	2b04      	cmp	r3, #4
 8017c58:	d903      	bls.n	8017c62 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017c5a:	6878      	ldr	r0, [r7, #4]
 8017c5c:	f7ff ff80 	bl	8017b60 <etharp_free_entry>
 8017c60:	e04a      	b.n	8017cf8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8017c62:	492b      	ldr	r1, [pc, #172]	; (8017d10 <etharp_tmr+0x14c>)
 8017c64:	687a      	ldr	r2, [r7, #4]
 8017c66:	4613      	mov	r3, r2
 8017c68:	005b      	lsls	r3, r3, #1
 8017c6a:	4413      	add	r3, r2
 8017c6c:	00db      	lsls	r3, r3, #3
 8017c6e:	440b      	add	r3, r1
 8017c70:	3314      	adds	r3, #20
 8017c72:	781b      	ldrb	r3, [r3, #0]
 8017c74:	2b03      	cmp	r3, #3
 8017c76:	d10a      	bne.n	8017c8e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017c78:	4925      	ldr	r1, [pc, #148]	; (8017d10 <etharp_tmr+0x14c>)
 8017c7a:	687a      	ldr	r2, [r7, #4]
 8017c7c:	4613      	mov	r3, r2
 8017c7e:	005b      	lsls	r3, r3, #1
 8017c80:	4413      	add	r3, r2
 8017c82:	00db      	lsls	r3, r3, #3
 8017c84:	440b      	add	r3, r1
 8017c86:	3314      	adds	r3, #20
 8017c88:	2204      	movs	r2, #4
 8017c8a:	701a      	strb	r2, [r3, #0]
 8017c8c:	e034      	b.n	8017cf8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017c8e:	4920      	ldr	r1, [pc, #128]	; (8017d10 <etharp_tmr+0x14c>)
 8017c90:	687a      	ldr	r2, [r7, #4]
 8017c92:	4613      	mov	r3, r2
 8017c94:	005b      	lsls	r3, r3, #1
 8017c96:	4413      	add	r3, r2
 8017c98:	00db      	lsls	r3, r3, #3
 8017c9a:	440b      	add	r3, r1
 8017c9c:	3314      	adds	r3, #20
 8017c9e:	781b      	ldrb	r3, [r3, #0]
 8017ca0:	2b04      	cmp	r3, #4
 8017ca2:	d10a      	bne.n	8017cba <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8017ca4:	491a      	ldr	r1, [pc, #104]	; (8017d10 <etharp_tmr+0x14c>)
 8017ca6:	687a      	ldr	r2, [r7, #4]
 8017ca8:	4613      	mov	r3, r2
 8017caa:	005b      	lsls	r3, r3, #1
 8017cac:	4413      	add	r3, r2
 8017cae:	00db      	lsls	r3, r3, #3
 8017cb0:	440b      	add	r3, r1
 8017cb2:	3314      	adds	r3, #20
 8017cb4:	2202      	movs	r2, #2
 8017cb6:	701a      	strb	r2, [r3, #0]
 8017cb8:	e01e      	b.n	8017cf8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017cba:	4915      	ldr	r1, [pc, #84]	; (8017d10 <etharp_tmr+0x14c>)
 8017cbc:	687a      	ldr	r2, [r7, #4]
 8017cbe:	4613      	mov	r3, r2
 8017cc0:	005b      	lsls	r3, r3, #1
 8017cc2:	4413      	add	r3, r2
 8017cc4:	00db      	lsls	r3, r3, #3
 8017cc6:	440b      	add	r3, r1
 8017cc8:	3314      	adds	r3, #20
 8017cca:	781b      	ldrb	r3, [r3, #0]
 8017ccc:	2b01      	cmp	r3, #1
 8017cce:	d113      	bne.n	8017cf8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8017cd0:	490f      	ldr	r1, [pc, #60]	; (8017d10 <etharp_tmr+0x14c>)
 8017cd2:	687a      	ldr	r2, [r7, #4]
 8017cd4:	4613      	mov	r3, r2
 8017cd6:	005b      	lsls	r3, r3, #1
 8017cd8:	4413      	add	r3, r2
 8017cda:	00db      	lsls	r3, r3, #3
 8017cdc:	440b      	add	r3, r1
 8017cde:	3308      	adds	r3, #8
 8017ce0:	6818      	ldr	r0, [r3, #0]
 8017ce2:	687a      	ldr	r2, [r7, #4]
 8017ce4:	4613      	mov	r3, r2
 8017ce6:	005b      	lsls	r3, r3, #1
 8017ce8:	4413      	add	r3, r2
 8017cea:	00db      	lsls	r3, r3, #3
 8017cec:	4a08      	ldr	r2, [pc, #32]	; (8017d10 <etharp_tmr+0x14c>)
 8017cee:	4413      	add	r3, r2
 8017cf0:	3304      	adds	r3, #4
 8017cf2:	4619      	mov	r1, r3
 8017cf4:	f000 fe6e 	bl	80189d4 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	3301      	adds	r3, #1
 8017cfc:	607b      	str	r3, [r7, #4]
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	2b09      	cmp	r3, #9
 8017d02:	f77f af65 	ble.w	8017bd0 <etharp_tmr+0xc>
      }
    }
  }
}
 8017d06:	bf00      	nop
 8017d08:	bf00      	nop
 8017d0a:	3708      	adds	r7, #8
 8017d0c:	46bd      	mov	sp, r7
 8017d0e:	bd80      	pop	{r7, pc}
 8017d10:	2000db28 	.word	0x2000db28

08017d14 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8017d14:	b580      	push	{r7, lr}
 8017d16:	b08a      	sub	sp, #40	; 0x28
 8017d18:	af00      	add	r7, sp, #0
 8017d1a:	60f8      	str	r0, [r7, #12]
 8017d1c:	460b      	mov	r3, r1
 8017d1e:	607a      	str	r2, [r7, #4]
 8017d20:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8017d22:	230a      	movs	r3, #10
 8017d24:	84fb      	strh	r3, [r7, #38]	; 0x26
 8017d26:	230a      	movs	r3, #10
 8017d28:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017d2a:	230a      	movs	r3, #10
 8017d2c:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8017d2e:	2300      	movs	r3, #0
 8017d30:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8017d32:	230a      	movs	r3, #10
 8017d34:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8017d36:	2300      	movs	r3, #0
 8017d38:	83bb      	strh	r3, [r7, #28]
 8017d3a:	2300      	movs	r3, #0
 8017d3c:	837b      	strh	r3, [r7, #26]
 8017d3e:	2300      	movs	r3, #0
 8017d40:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017d42:	2300      	movs	r3, #0
 8017d44:	843b      	strh	r3, [r7, #32]
 8017d46:	e0ae      	b.n	8017ea6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017d48:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017d4c:	49a6      	ldr	r1, [pc, #664]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017d4e:	4613      	mov	r3, r2
 8017d50:	005b      	lsls	r3, r3, #1
 8017d52:	4413      	add	r3, r2
 8017d54:	00db      	lsls	r3, r3, #3
 8017d56:	440b      	add	r3, r1
 8017d58:	3314      	adds	r3, #20
 8017d5a:	781b      	ldrb	r3, [r3, #0]
 8017d5c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017d5e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017d62:	2b0a      	cmp	r3, #10
 8017d64:	d105      	bne.n	8017d72 <etharp_find_entry+0x5e>
 8017d66:	7dfb      	ldrb	r3, [r7, #23]
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d102      	bne.n	8017d72 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017d6c:	8c3b      	ldrh	r3, [r7, #32]
 8017d6e:	847b      	strh	r3, [r7, #34]	; 0x22
 8017d70:	e095      	b.n	8017e9e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8017d72:	7dfb      	ldrb	r3, [r7, #23]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	f000 8092 	beq.w	8017e9e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8017d7a:	7dfb      	ldrb	r3, [r7, #23]
 8017d7c:	2b01      	cmp	r3, #1
 8017d7e:	d009      	beq.n	8017d94 <etharp_find_entry+0x80>
 8017d80:	7dfb      	ldrb	r3, [r7, #23]
 8017d82:	2b01      	cmp	r3, #1
 8017d84:	d806      	bhi.n	8017d94 <etharp_find_entry+0x80>
 8017d86:	4b99      	ldr	r3, [pc, #612]	; (8017fec <etharp_find_entry+0x2d8>)
 8017d88:	f240 1223 	movw	r2, #291	; 0x123
 8017d8c:	4998      	ldr	r1, [pc, #608]	; (8017ff0 <etharp_find_entry+0x2dc>)
 8017d8e:	4899      	ldr	r0, [pc, #612]	; (8017ff4 <etharp_find_entry+0x2e0>)
 8017d90:	f002 fdd0 	bl	801a934 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8017d94:	68fb      	ldr	r3, [r7, #12]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d020      	beq.n	8017ddc <etharp_find_entry+0xc8>
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	6819      	ldr	r1, [r3, #0]
 8017d9e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017da2:	4891      	ldr	r0, [pc, #580]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017da4:	4613      	mov	r3, r2
 8017da6:	005b      	lsls	r3, r3, #1
 8017da8:	4413      	add	r3, r2
 8017daa:	00db      	lsls	r3, r3, #3
 8017dac:	4403      	add	r3, r0
 8017dae:	3304      	adds	r3, #4
 8017db0:	681b      	ldr	r3, [r3, #0]
 8017db2:	4299      	cmp	r1, r3
 8017db4:	d112      	bne.n	8017ddc <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	d00c      	beq.n	8017dd6 <etharp_find_entry+0xc2>
 8017dbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017dc0:	4989      	ldr	r1, [pc, #548]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017dc2:	4613      	mov	r3, r2
 8017dc4:	005b      	lsls	r3, r3, #1
 8017dc6:	4413      	add	r3, r2
 8017dc8:	00db      	lsls	r3, r3, #3
 8017dca:	440b      	add	r3, r1
 8017dcc:	3308      	adds	r3, #8
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	687a      	ldr	r2, [r7, #4]
 8017dd2:	429a      	cmp	r2, r3
 8017dd4:	d102      	bne.n	8017ddc <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8017dd6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017dda:	e100      	b.n	8017fde <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017ddc:	7dfb      	ldrb	r3, [r7, #23]
 8017dde:	2b01      	cmp	r3, #1
 8017de0:	d140      	bne.n	8017e64 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8017de2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017de6:	4980      	ldr	r1, [pc, #512]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017de8:	4613      	mov	r3, r2
 8017dea:	005b      	lsls	r3, r3, #1
 8017dec:	4413      	add	r3, r2
 8017dee:	00db      	lsls	r3, r3, #3
 8017df0:	440b      	add	r3, r1
 8017df2:	681b      	ldr	r3, [r3, #0]
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d01a      	beq.n	8017e2e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017df8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017dfc:	497a      	ldr	r1, [pc, #488]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017dfe:	4613      	mov	r3, r2
 8017e00:	005b      	lsls	r3, r3, #1
 8017e02:	4413      	add	r3, r2
 8017e04:	00db      	lsls	r3, r3, #3
 8017e06:	440b      	add	r3, r1
 8017e08:	3312      	adds	r3, #18
 8017e0a:	881b      	ldrh	r3, [r3, #0]
 8017e0c:	8bba      	ldrh	r2, [r7, #28]
 8017e0e:	429a      	cmp	r2, r3
 8017e10:	d845      	bhi.n	8017e9e <etharp_find_entry+0x18a>
            old_queue = i;
 8017e12:	8c3b      	ldrh	r3, [r7, #32]
 8017e14:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8017e16:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017e1a:	4973      	ldr	r1, [pc, #460]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017e1c:	4613      	mov	r3, r2
 8017e1e:	005b      	lsls	r3, r3, #1
 8017e20:	4413      	add	r3, r2
 8017e22:	00db      	lsls	r3, r3, #3
 8017e24:	440b      	add	r3, r1
 8017e26:	3312      	adds	r3, #18
 8017e28:	881b      	ldrh	r3, [r3, #0]
 8017e2a:	83bb      	strh	r3, [r7, #28]
 8017e2c:	e037      	b.n	8017e9e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8017e2e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017e32:	496d      	ldr	r1, [pc, #436]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017e34:	4613      	mov	r3, r2
 8017e36:	005b      	lsls	r3, r3, #1
 8017e38:	4413      	add	r3, r2
 8017e3a:	00db      	lsls	r3, r3, #3
 8017e3c:	440b      	add	r3, r1
 8017e3e:	3312      	adds	r3, #18
 8017e40:	881b      	ldrh	r3, [r3, #0]
 8017e42:	8b7a      	ldrh	r2, [r7, #26]
 8017e44:	429a      	cmp	r2, r3
 8017e46:	d82a      	bhi.n	8017e9e <etharp_find_entry+0x18a>
            old_pending = i;
 8017e48:	8c3b      	ldrh	r3, [r7, #32]
 8017e4a:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8017e4c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017e50:	4965      	ldr	r1, [pc, #404]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017e52:	4613      	mov	r3, r2
 8017e54:	005b      	lsls	r3, r3, #1
 8017e56:	4413      	add	r3, r2
 8017e58:	00db      	lsls	r3, r3, #3
 8017e5a:	440b      	add	r3, r1
 8017e5c:	3312      	adds	r3, #18
 8017e5e:	881b      	ldrh	r3, [r3, #0]
 8017e60:	837b      	strh	r3, [r7, #26]
 8017e62:	e01c      	b.n	8017e9e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8017e64:	7dfb      	ldrb	r3, [r7, #23]
 8017e66:	2b01      	cmp	r3, #1
 8017e68:	d919      	bls.n	8017e9e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017e6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017e6e:	495e      	ldr	r1, [pc, #376]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017e70:	4613      	mov	r3, r2
 8017e72:	005b      	lsls	r3, r3, #1
 8017e74:	4413      	add	r3, r2
 8017e76:	00db      	lsls	r3, r3, #3
 8017e78:	440b      	add	r3, r1
 8017e7a:	3312      	adds	r3, #18
 8017e7c:	881b      	ldrh	r3, [r3, #0]
 8017e7e:	8b3a      	ldrh	r2, [r7, #24]
 8017e80:	429a      	cmp	r2, r3
 8017e82:	d80c      	bhi.n	8017e9e <etharp_find_entry+0x18a>
            old_stable = i;
 8017e84:	8c3b      	ldrh	r3, [r7, #32]
 8017e86:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8017e88:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017e8c:	4956      	ldr	r1, [pc, #344]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017e8e:	4613      	mov	r3, r2
 8017e90:	005b      	lsls	r3, r3, #1
 8017e92:	4413      	add	r3, r2
 8017e94:	00db      	lsls	r3, r3, #3
 8017e96:	440b      	add	r3, r1
 8017e98:	3312      	adds	r3, #18
 8017e9a:	881b      	ldrh	r3, [r3, #0]
 8017e9c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017e9e:	8c3b      	ldrh	r3, [r7, #32]
 8017ea0:	3301      	adds	r3, #1
 8017ea2:	b29b      	uxth	r3, r3
 8017ea4:	843b      	strh	r3, [r7, #32]
 8017ea6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017eaa:	2b09      	cmp	r3, #9
 8017eac:	f77f af4c 	ble.w	8017d48 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8017eb0:	7afb      	ldrb	r3, [r7, #11]
 8017eb2:	f003 0302 	and.w	r3, r3, #2
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	d108      	bne.n	8017ecc <etharp_find_entry+0x1b8>
 8017eba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017ebe:	2b0a      	cmp	r3, #10
 8017ec0:	d107      	bne.n	8017ed2 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8017ec2:	7afb      	ldrb	r3, [r7, #11]
 8017ec4:	f003 0301 	and.w	r3, r3, #1
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d102      	bne.n	8017ed2 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8017ed0:	e085      	b.n	8017fde <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8017ed2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8017ed6:	2b09      	cmp	r3, #9
 8017ed8:	dc02      	bgt.n	8017ee0 <etharp_find_entry+0x1cc>
    i = empty;
 8017eda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017edc:	843b      	strh	r3, [r7, #32]
 8017ede:	e039      	b.n	8017f54 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8017ee0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8017ee4:	2b09      	cmp	r3, #9
 8017ee6:	dc14      	bgt.n	8017f12 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017ee8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017eea:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017eec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017ef0:	493d      	ldr	r1, [pc, #244]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017ef2:	4613      	mov	r3, r2
 8017ef4:	005b      	lsls	r3, r3, #1
 8017ef6:	4413      	add	r3, r2
 8017ef8:	00db      	lsls	r3, r3, #3
 8017efa:	440b      	add	r3, r1
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d018      	beq.n	8017f34 <etharp_find_entry+0x220>
 8017f02:	4b3a      	ldr	r3, [pc, #232]	; (8017fec <etharp_find_entry+0x2d8>)
 8017f04:	f240 126d 	movw	r2, #365	; 0x16d
 8017f08:	493b      	ldr	r1, [pc, #236]	; (8017ff8 <etharp_find_entry+0x2e4>)
 8017f0a:	483a      	ldr	r0, [pc, #232]	; (8017ff4 <etharp_find_entry+0x2e0>)
 8017f0c:	f002 fd12 	bl	801a934 <iprintf>
 8017f10:	e010      	b.n	8017f34 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8017f12:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8017f16:	2b09      	cmp	r3, #9
 8017f18:	dc02      	bgt.n	8017f20 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017f1a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017f1c:	843b      	strh	r3, [r7, #32]
 8017f1e:	e009      	b.n	8017f34 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8017f20:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8017f24:	2b09      	cmp	r3, #9
 8017f26:	dc02      	bgt.n	8017f2e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017f28:	8bfb      	ldrh	r3, [r7, #30]
 8017f2a:	843b      	strh	r3, [r7, #32]
 8017f2c:	e002      	b.n	8017f34 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8017f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8017f32:	e054      	b.n	8017fde <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017f34:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017f38:	2b09      	cmp	r3, #9
 8017f3a:	dd06      	ble.n	8017f4a <etharp_find_entry+0x236>
 8017f3c:	4b2b      	ldr	r3, [pc, #172]	; (8017fec <etharp_find_entry+0x2d8>)
 8017f3e:	f240 127f 	movw	r2, #383	; 0x17f
 8017f42:	492e      	ldr	r1, [pc, #184]	; (8017ffc <etharp_find_entry+0x2e8>)
 8017f44:	482b      	ldr	r0, [pc, #172]	; (8017ff4 <etharp_find_entry+0x2e0>)
 8017f46:	f002 fcf5 	bl	801a934 <iprintf>
    etharp_free_entry(i);
 8017f4a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017f4e:	4618      	mov	r0, r3
 8017f50:	f7ff fe06 	bl	8017b60 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017f54:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017f58:	2b09      	cmp	r3, #9
 8017f5a:	dd06      	ble.n	8017f6a <etharp_find_entry+0x256>
 8017f5c:	4b23      	ldr	r3, [pc, #140]	; (8017fec <etharp_find_entry+0x2d8>)
 8017f5e:	f240 1283 	movw	r2, #387	; 0x183
 8017f62:	4926      	ldr	r1, [pc, #152]	; (8017ffc <etharp_find_entry+0x2e8>)
 8017f64:	4823      	ldr	r0, [pc, #140]	; (8017ff4 <etharp_find_entry+0x2e0>)
 8017f66:	f002 fce5 	bl	801a934 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017f6a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017f6e:	491e      	ldr	r1, [pc, #120]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017f70:	4613      	mov	r3, r2
 8017f72:	005b      	lsls	r3, r3, #1
 8017f74:	4413      	add	r3, r2
 8017f76:	00db      	lsls	r3, r3, #3
 8017f78:	440b      	add	r3, r1
 8017f7a:	3314      	adds	r3, #20
 8017f7c:	781b      	ldrb	r3, [r3, #0]
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d006      	beq.n	8017f90 <etharp_find_entry+0x27c>
 8017f82:	4b1a      	ldr	r3, [pc, #104]	; (8017fec <etharp_find_entry+0x2d8>)
 8017f84:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8017f88:	491d      	ldr	r1, [pc, #116]	; (8018000 <etharp_find_entry+0x2ec>)
 8017f8a:	481a      	ldr	r0, [pc, #104]	; (8017ff4 <etharp_find_entry+0x2e0>)
 8017f8c:	f002 fcd2 	bl	801a934 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017f90:	68fb      	ldr	r3, [r7, #12]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d00b      	beq.n	8017fae <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8017f96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017f9a:	68fb      	ldr	r3, [r7, #12]
 8017f9c:	6819      	ldr	r1, [r3, #0]
 8017f9e:	4812      	ldr	r0, [pc, #72]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017fa0:	4613      	mov	r3, r2
 8017fa2:	005b      	lsls	r3, r3, #1
 8017fa4:	4413      	add	r3, r2
 8017fa6:	00db      	lsls	r3, r3, #3
 8017fa8:	4403      	add	r3, r0
 8017faa:	3304      	adds	r3, #4
 8017fac:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017fae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017fb2:	490d      	ldr	r1, [pc, #52]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017fb4:	4613      	mov	r3, r2
 8017fb6:	005b      	lsls	r3, r3, #1
 8017fb8:	4413      	add	r3, r2
 8017fba:	00db      	lsls	r3, r3, #3
 8017fbc:	440b      	add	r3, r1
 8017fbe:	3312      	adds	r3, #18
 8017fc0:	2200      	movs	r2, #0
 8017fc2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8017fc4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017fc8:	4907      	ldr	r1, [pc, #28]	; (8017fe8 <etharp_find_entry+0x2d4>)
 8017fca:	4613      	mov	r3, r2
 8017fcc:	005b      	lsls	r3, r3, #1
 8017fce:	4413      	add	r3, r2
 8017fd0:	00db      	lsls	r3, r3, #3
 8017fd2:	440b      	add	r3, r1
 8017fd4:	3308      	adds	r3, #8
 8017fd6:	687a      	ldr	r2, [r7, #4]
 8017fd8:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017fda:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017fde:	4618      	mov	r0, r3
 8017fe0:	3728      	adds	r7, #40	; 0x28
 8017fe2:	46bd      	mov	sp, r7
 8017fe4:	bd80      	pop	{r7, pc}
 8017fe6:	bf00      	nop
 8017fe8:	2000db28 	.word	0x2000db28
 8017fec:	0801e9bc 	.word	0x0801e9bc
 8017ff0:	0801e9f4 	.word	0x0801e9f4
 8017ff4:	0801ea34 	.word	0x0801ea34
 8017ff8:	0801ea5c 	.word	0x0801ea5c
 8017ffc:	0801ea74 	.word	0x0801ea74
 8018000:	0801ea88 	.word	0x0801ea88

08018004 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018004:	b580      	push	{r7, lr}
 8018006:	b088      	sub	sp, #32
 8018008:	af02      	add	r7, sp, #8
 801800a:	60f8      	str	r0, [r7, #12]
 801800c:	60b9      	str	r1, [r7, #8]
 801800e:	607a      	str	r2, [r7, #4]
 8018010:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018018:	2b06      	cmp	r3, #6
 801801a:	d006      	beq.n	801802a <etharp_update_arp_entry+0x26>
 801801c:	4b48      	ldr	r3, [pc, #288]	; (8018140 <etharp_update_arp_entry+0x13c>)
 801801e:	f240 12a9 	movw	r2, #425	; 0x1a9
 8018022:	4948      	ldr	r1, [pc, #288]	; (8018144 <etharp_update_arp_entry+0x140>)
 8018024:	4848      	ldr	r0, [pc, #288]	; (8018148 <etharp_update_arp_entry+0x144>)
 8018026:	f002 fc85 	bl	801a934 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801802a:	68bb      	ldr	r3, [r7, #8]
 801802c:	2b00      	cmp	r3, #0
 801802e:	d012      	beq.n	8018056 <etharp_update_arp_entry+0x52>
 8018030:	68bb      	ldr	r3, [r7, #8]
 8018032:	681b      	ldr	r3, [r3, #0]
 8018034:	2b00      	cmp	r3, #0
 8018036:	d00e      	beq.n	8018056 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018038:	68bb      	ldr	r3, [r7, #8]
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	68f9      	ldr	r1, [r7, #12]
 801803e:	4618      	mov	r0, r3
 8018040:	f001 f8fe 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018044:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8018046:	2b00      	cmp	r3, #0
 8018048:	d105      	bne.n	8018056 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801804a:	68bb      	ldr	r3, [r7, #8]
 801804c:	681b      	ldr	r3, [r3, #0]
 801804e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018052:	2be0      	cmp	r3, #224	; 0xe0
 8018054:	d102      	bne.n	801805c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018056:	f06f 030f 	mvn.w	r3, #15
 801805a:	e06c      	b.n	8018136 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801805c:	78fb      	ldrb	r3, [r7, #3]
 801805e:	68fa      	ldr	r2, [r7, #12]
 8018060:	4619      	mov	r1, r3
 8018062:	68b8      	ldr	r0, [r7, #8]
 8018064:	f7ff fe56 	bl	8017d14 <etharp_find_entry>
 8018068:	4603      	mov	r3, r0
 801806a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801806c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8018070:	2b00      	cmp	r3, #0
 8018072:	da02      	bge.n	801807a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8018074:	8afb      	ldrh	r3, [r7, #22]
 8018076:	b25b      	sxtb	r3, r3
 8018078:	e05d      	b.n	8018136 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801807a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801807e:	4933      	ldr	r1, [pc, #204]	; (801814c <etharp_update_arp_entry+0x148>)
 8018080:	4613      	mov	r3, r2
 8018082:	005b      	lsls	r3, r3, #1
 8018084:	4413      	add	r3, r2
 8018086:	00db      	lsls	r3, r3, #3
 8018088:	440b      	add	r3, r1
 801808a:	3314      	adds	r3, #20
 801808c:	2202      	movs	r2, #2
 801808e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8018090:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018094:	492d      	ldr	r1, [pc, #180]	; (801814c <etharp_update_arp_entry+0x148>)
 8018096:	4613      	mov	r3, r2
 8018098:	005b      	lsls	r3, r3, #1
 801809a:	4413      	add	r3, r2
 801809c:	00db      	lsls	r3, r3, #3
 801809e:	440b      	add	r3, r1
 80180a0:	3308      	adds	r3, #8
 80180a2:	68fa      	ldr	r2, [r7, #12]
 80180a4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80180a6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80180aa:	4613      	mov	r3, r2
 80180ac:	005b      	lsls	r3, r3, #1
 80180ae:	4413      	add	r3, r2
 80180b0:	00db      	lsls	r3, r3, #3
 80180b2:	3308      	adds	r3, #8
 80180b4:	4a25      	ldr	r2, [pc, #148]	; (801814c <etharp_update_arp_entry+0x148>)
 80180b6:	4413      	add	r3, r2
 80180b8:	3304      	adds	r3, #4
 80180ba:	2206      	movs	r2, #6
 80180bc:	6879      	ldr	r1, [r7, #4]
 80180be:	4618      	mov	r0, r3
 80180c0:	f002 fb28 	bl	801a714 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80180c4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80180c8:	4920      	ldr	r1, [pc, #128]	; (801814c <etharp_update_arp_entry+0x148>)
 80180ca:	4613      	mov	r3, r2
 80180cc:	005b      	lsls	r3, r3, #1
 80180ce:	4413      	add	r3, r2
 80180d0:	00db      	lsls	r3, r3, #3
 80180d2:	440b      	add	r3, r1
 80180d4:	3312      	adds	r3, #18
 80180d6:	2200      	movs	r2, #0
 80180d8:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80180da:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80180de:	491b      	ldr	r1, [pc, #108]	; (801814c <etharp_update_arp_entry+0x148>)
 80180e0:	4613      	mov	r3, r2
 80180e2:	005b      	lsls	r3, r3, #1
 80180e4:	4413      	add	r3, r2
 80180e6:	00db      	lsls	r3, r3, #3
 80180e8:	440b      	add	r3, r1
 80180ea:	681b      	ldr	r3, [r3, #0]
 80180ec:	2b00      	cmp	r3, #0
 80180ee:	d021      	beq.n	8018134 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80180f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80180f4:	4915      	ldr	r1, [pc, #84]	; (801814c <etharp_update_arp_entry+0x148>)
 80180f6:	4613      	mov	r3, r2
 80180f8:	005b      	lsls	r3, r3, #1
 80180fa:	4413      	add	r3, r2
 80180fc:	00db      	lsls	r3, r3, #3
 80180fe:	440b      	add	r3, r1
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018104:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018108:	4910      	ldr	r1, [pc, #64]	; (801814c <etharp_update_arp_entry+0x148>)
 801810a:	4613      	mov	r3, r2
 801810c:	005b      	lsls	r3, r3, #1
 801810e:	4413      	add	r3, r2
 8018110:	00db      	lsls	r3, r3, #3
 8018112:	440b      	add	r3, r1
 8018114:	2200      	movs	r2, #0
 8018116:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8018118:	68fb      	ldr	r3, [r7, #12]
 801811a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801811e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018122:	9300      	str	r3, [sp, #0]
 8018124:	687b      	ldr	r3, [r7, #4]
 8018126:	6939      	ldr	r1, [r7, #16]
 8018128:	68f8      	ldr	r0, [r7, #12]
 801812a:	f001 ff97 	bl	801a05c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801812e:	6938      	ldr	r0, [r7, #16]
 8018130:	f7f8 fc4c 	bl	80109cc <pbuf_free>
  }
  return ERR_OK;
 8018134:	2300      	movs	r3, #0
}
 8018136:	4618      	mov	r0, r3
 8018138:	3718      	adds	r7, #24
 801813a:	46bd      	mov	sp, r7
 801813c:	bd80      	pop	{r7, pc}
 801813e:	bf00      	nop
 8018140:	0801e9bc 	.word	0x0801e9bc
 8018144:	0801eab4 	.word	0x0801eab4
 8018148:	0801ea34 	.word	0x0801ea34
 801814c:	2000db28 	.word	0x2000db28

08018150 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018150:	b580      	push	{r7, lr}
 8018152:	b084      	sub	sp, #16
 8018154:	af00      	add	r7, sp, #0
 8018156:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018158:	2300      	movs	r3, #0
 801815a:	60fb      	str	r3, [r7, #12]
 801815c:	e01e      	b.n	801819c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801815e:	4913      	ldr	r1, [pc, #76]	; (80181ac <etharp_cleanup_netif+0x5c>)
 8018160:	68fa      	ldr	r2, [r7, #12]
 8018162:	4613      	mov	r3, r2
 8018164:	005b      	lsls	r3, r3, #1
 8018166:	4413      	add	r3, r2
 8018168:	00db      	lsls	r3, r3, #3
 801816a:	440b      	add	r3, r1
 801816c:	3314      	adds	r3, #20
 801816e:	781b      	ldrb	r3, [r3, #0]
 8018170:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8018172:	7afb      	ldrb	r3, [r7, #11]
 8018174:	2b00      	cmp	r3, #0
 8018176:	d00e      	beq.n	8018196 <etharp_cleanup_netif+0x46>
 8018178:	490c      	ldr	r1, [pc, #48]	; (80181ac <etharp_cleanup_netif+0x5c>)
 801817a:	68fa      	ldr	r2, [r7, #12]
 801817c:	4613      	mov	r3, r2
 801817e:	005b      	lsls	r3, r3, #1
 8018180:	4413      	add	r3, r2
 8018182:	00db      	lsls	r3, r3, #3
 8018184:	440b      	add	r3, r1
 8018186:	3308      	adds	r3, #8
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	687a      	ldr	r2, [r7, #4]
 801818c:	429a      	cmp	r2, r3
 801818e:	d102      	bne.n	8018196 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8018190:	68f8      	ldr	r0, [r7, #12]
 8018192:	f7ff fce5 	bl	8017b60 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018196:	68fb      	ldr	r3, [r7, #12]
 8018198:	3301      	adds	r3, #1
 801819a:	60fb      	str	r3, [r7, #12]
 801819c:	68fb      	ldr	r3, [r7, #12]
 801819e:	2b09      	cmp	r3, #9
 80181a0:	dddd      	ble.n	801815e <etharp_cleanup_netif+0xe>
    }
  }
}
 80181a2:	bf00      	nop
 80181a4:	bf00      	nop
 80181a6:	3710      	adds	r7, #16
 80181a8:	46bd      	mov	sp, r7
 80181aa:	bd80      	pop	{r7, pc}
 80181ac:	2000db28 	.word	0x2000db28

080181b0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80181b0:	b5b0      	push	{r4, r5, r7, lr}
 80181b2:	b08a      	sub	sp, #40	; 0x28
 80181b4:	af04      	add	r7, sp, #16
 80181b6:	6078      	str	r0, [r7, #4]
 80181b8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80181ba:	683b      	ldr	r3, [r7, #0]
 80181bc:	2b00      	cmp	r3, #0
 80181be:	d107      	bne.n	80181d0 <etharp_input+0x20>
 80181c0:	4b3d      	ldr	r3, [pc, #244]	; (80182b8 <etharp_input+0x108>)
 80181c2:	f240 228a 	movw	r2, #650	; 0x28a
 80181c6:	493d      	ldr	r1, [pc, #244]	; (80182bc <etharp_input+0x10c>)
 80181c8:	483d      	ldr	r0, [pc, #244]	; (80182c0 <etharp_input+0x110>)
 80181ca:	f002 fbb3 	bl	801a934 <iprintf>
 80181ce:	e06f      	b.n	80182b0 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	685b      	ldr	r3, [r3, #4]
 80181d4:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80181d6:	693b      	ldr	r3, [r7, #16]
 80181d8:	881b      	ldrh	r3, [r3, #0]
 80181da:	b29b      	uxth	r3, r3
 80181dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80181e0:	d10c      	bne.n	80181fc <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80181e2:	693b      	ldr	r3, [r7, #16]
 80181e4:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80181e6:	2b06      	cmp	r3, #6
 80181e8:	d108      	bne.n	80181fc <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80181ea:	693b      	ldr	r3, [r7, #16]
 80181ec:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80181ee:	2b04      	cmp	r3, #4
 80181f0:	d104      	bne.n	80181fc <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80181f2:	693b      	ldr	r3, [r7, #16]
 80181f4:	885b      	ldrh	r3, [r3, #2]
 80181f6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80181f8:	2b08      	cmp	r3, #8
 80181fa:	d003      	beq.n	8018204 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80181fc:	6878      	ldr	r0, [r7, #4]
 80181fe:	f7f8 fbe5 	bl	80109cc <pbuf_free>
    return;
 8018202:	e055      	b.n	80182b0 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018204:	693b      	ldr	r3, [r7, #16]
 8018206:	330e      	adds	r3, #14
 8018208:	681b      	ldr	r3, [r3, #0]
 801820a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801820c:	693b      	ldr	r3, [r7, #16]
 801820e:	3318      	adds	r3, #24
 8018210:	681b      	ldr	r3, [r3, #0]
 8018212:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018214:	683b      	ldr	r3, [r7, #0]
 8018216:	3304      	adds	r3, #4
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	2b00      	cmp	r3, #0
 801821c:	d102      	bne.n	8018224 <etharp_input+0x74>
    for_us = 0;
 801821e:	2300      	movs	r3, #0
 8018220:	75fb      	strb	r3, [r7, #23]
 8018222:	e009      	b.n	8018238 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018224:	68ba      	ldr	r2, [r7, #8]
 8018226:	683b      	ldr	r3, [r7, #0]
 8018228:	3304      	adds	r3, #4
 801822a:	681b      	ldr	r3, [r3, #0]
 801822c:	429a      	cmp	r2, r3
 801822e:	bf0c      	ite	eq
 8018230:	2301      	moveq	r3, #1
 8018232:	2300      	movne	r3, #0
 8018234:	b2db      	uxtb	r3, r3
 8018236:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8018238:	693b      	ldr	r3, [r7, #16]
 801823a:	f103 0208 	add.w	r2, r3, #8
 801823e:	7dfb      	ldrb	r3, [r7, #23]
 8018240:	2b00      	cmp	r3, #0
 8018242:	d001      	beq.n	8018248 <etharp_input+0x98>
 8018244:	2301      	movs	r3, #1
 8018246:	e000      	b.n	801824a <etharp_input+0x9a>
 8018248:	2302      	movs	r3, #2
 801824a:	f107 010c 	add.w	r1, r7, #12
 801824e:	6838      	ldr	r0, [r7, #0]
 8018250:	f7ff fed8 	bl	8018004 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018254:	693b      	ldr	r3, [r7, #16]
 8018256:	88db      	ldrh	r3, [r3, #6]
 8018258:	b29b      	uxth	r3, r3
 801825a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801825e:	d003      	beq.n	8018268 <etharp_input+0xb8>
 8018260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018264:	d01e      	beq.n	80182a4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8018266:	e020      	b.n	80182aa <etharp_input+0xfa>
      if (for_us) {
 8018268:	7dfb      	ldrb	r3, [r7, #23]
 801826a:	2b00      	cmp	r3, #0
 801826c:	d01c      	beq.n	80182a8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801826e:	683b      	ldr	r3, [r7, #0]
 8018270:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8018274:	693b      	ldr	r3, [r7, #16]
 8018276:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801827a:	683b      	ldr	r3, [r7, #0]
 801827c:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8018280:	683b      	ldr	r3, [r7, #0]
 8018282:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8018284:	693a      	ldr	r2, [r7, #16]
 8018286:	3208      	adds	r2, #8
        etharp_raw(netif,
 8018288:	2102      	movs	r1, #2
 801828a:	9103      	str	r1, [sp, #12]
 801828c:	f107 010c 	add.w	r1, r7, #12
 8018290:	9102      	str	r1, [sp, #8]
 8018292:	9201      	str	r2, [sp, #4]
 8018294:	9300      	str	r3, [sp, #0]
 8018296:	462b      	mov	r3, r5
 8018298:	4622      	mov	r2, r4
 801829a:	4601      	mov	r1, r0
 801829c:	6838      	ldr	r0, [r7, #0]
 801829e:	f000 faeb 	bl	8018878 <etharp_raw>
      break;
 80182a2:	e001      	b.n	80182a8 <etharp_input+0xf8>
      break;
 80182a4:	bf00      	nop
 80182a6:	e000      	b.n	80182aa <etharp_input+0xfa>
      break;
 80182a8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80182aa:	6878      	ldr	r0, [r7, #4]
 80182ac:	f7f8 fb8e 	bl	80109cc <pbuf_free>
}
 80182b0:	3718      	adds	r7, #24
 80182b2:	46bd      	mov	sp, r7
 80182b4:	bdb0      	pop	{r4, r5, r7, pc}
 80182b6:	bf00      	nop
 80182b8:	0801e9bc 	.word	0x0801e9bc
 80182bc:	0801eb0c 	.word	0x0801eb0c
 80182c0:	0801ea34 	.word	0x0801ea34

080182c4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80182c4:	b580      	push	{r7, lr}
 80182c6:	b086      	sub	sp, #24
 80182c8:	af02      	add	r7, sp, #8
 80182ca:	60f8      	str	r0, [r7, #12]
 80182cc:	60b9      	str	r1, [r7, #8]
 80182ce:	4613      	mov	r3, r2
 80182d0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80182d2:	79fa      	ldrb	r2, [r7, #7]
 80182d4:	4944      	ldr	r1, [pc, #272]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 80182d6:	4613      	mov	r3, r2
 80182d8:	005b      	lsls	r3, r3, #1
 80182da:	4413      	add	r3, r2
 80182dc:	00db      	lsls	r3, r3, #3
 80182de:	440b      	add	r3, r1
 80182e0:	3314      	adds	r3, #20
 80182e2:	781b      	ldrb	r3, [r3, #0]
 80182e4:	2b01      	cmp	r3, #1
 80182e6:	d806      	bhi.n	80182f6 <etharp_output_to_arp_index+0x32>
 80182e8:	4b40      	ldr	r3, [pc, #256]	; (80183ec <etharp_output_to_arp_index+0x128>)
 80182ea:	f240 22ee 	movw	r2, #750	; 0x2ee
 80182ee:	4940      	ldr	r1, [pc, #256]	; (80183f0 <etharp_output_to_arp_index+0x12c>)
 80182f0:	4840      	ldr	r0, [pc, #256]	; (80183f4 <etharp_output_to_arp_index+0x130>)
 80182f2:	f002 fb1f 	bl	801a934 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80182f6:	79fa      	ldrb	r2, [r7, #7]
 80182f8:	493b      	ldr	r1, [pc, #236]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 80182fa:	4613      	mov	r3, r2
 80182fc:	005b      	lsls	r3, r3, #1
 80182fe:	4413      	add	r3, r2
 8018300:	00db      	lsls	r3, r3, #3
 8018302:	440b      	add	r3, r1
 8018304:	3314      	adds	r3, #20
 8018306:	781b      	ldrb	r3, [r3, #0]
 8018308:	2b02      	cmp	r3, #2
 801830a:	d153      	bne.n	80183b4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801830c:	79fa      	ldrb	r2, [r7, #7]
 801830e:	4936      	ldr	r1, [pc, #216]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 8018310:	4613      	mov	r3, r2
 8018312:	005b      	lsls	r3, r3, #1
 8018314:	4413      	add	r3, r2
 8018316:	00db      	lsls	r3, r3, #3
 8018318:	440b      	add	r3, r1
 801831a:	3312      	adds	r3, #18
 801831c:	881b      	ldrh	r3, [r3, #0]
 801831e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8018322:	d919      	bls.n	8018358 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018324:	79fa      	ldrb	r2, [r7, #7]
 8018326:	4613      	mov	r3, r2
 8018328:	005b      	lsls	r3, r3, #1
 801832a:	4413      	add	r3, r2
 801832c:	00db      	lsls	r3, r3, #3
 801832e:	4a2e      	ldr	r2, [pc, #184]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 8018330:	4413      	add	r3, r2
 8018332:	3304      	adds	r3, #4
 8018334:	4619      	mov	r1, r3
 8018336:	68f8      	ldr	r0, [r7, #12]
 8018338:	f000 fb4c 	bl	80189d4 <etharp_request>
 801833c:	4603      	mov	r3, r0
 801833e:	2b00      	cmp	r3, #0
 8018340:	d138      	bne.n	80183b4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018342:	79fa      	ldrb	r2, [r7, #7]
 8018344:	4928      	ldr	r1, [pc, #160]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 8018346:	4613      	mov	r3, r2
 8018348:	005b      	lsls	r3, r3, #1
 801834a:	4413      	add	r3, r2
 801834c:	00db      	lsls	r3, r3, #3
 801834e:	440b      	add	r3, r1
 8018350:	3314      	adds	r3, #20
 8018352:	2203      	movs	r2, #3
 8018354:	701a      	strb	r2, [r3, #0]
 8018356:	e02d      	b.n	80183b4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8018358:	79fa      	ldrb	r2, [r7, #7]
 801835a:	4923      	ldr	r1, [pc, #140]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 801835c:	4613      	mov	r3, r2
 801835e:	005b      	lsls	r3, r3, #1
 8018360:	4413      	add	r3, r2
 8018362:	00db      	lsls	r3, r3, #3
 8018364:	440b      	add	r3, r1
 8018366:	3312      	adds	r3, #18
 8018368:	881b      	ldrh	r3, [r3, #0]
 801836a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801836e:	d321      	bcc.n	80183b4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8018370:	79fa      	ldrb	r2, [r7, #7]
 8018372:	4613      	mov	r3, r2
 8018374:	005b      	lsls	r3, r3, #1
 8018376:	4413      	add	r3, r2
 8018378:	00db      	lsls	r3, r3, #3
 801837a:	4a1b      	ldr	r2, [pc, #108]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 801837c:	4413      	add	r3, r2
 801837e:	1d19      	adds	r1, r3, #4
 8018380:	79fa      	ldrb	r2, [r7, #7]
 8018382:	4613      	mov	r3, r2
 8018384:	005b      	lsls	r3, r3, #1
 8018386:	4413      	add	r3, r2
 8018388:	00db      	lsls	r3, r3, #3
 801838a:	3308      	adds	r3, #8
 801838c:	4a16      	ldr	r2, [pc, #88]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 801838e:	4413      	add	r3, r2
 8018390:	3304      	adds	r3, #4
 8018392:	461a      	mov	r2, r3
 8018394:	68f8      	ldr	r0, [r7, #12]
 8018396:	f000 fafb 	bl	8018990 <etharp_request_dst>
 801839a:	4603      	mov	r3, r0
 801839c:	2b00      	cmp	r3, #0
 801839e:	d109      	bne.n	80183b4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80183a0:	79fa      	ldrb	r2, [r7, #7]
 80183a2:	4911      	ldr	r1, [pc, #68]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 80183a4:	4613      	mov	r3, r2
 80183a6:	005b      	lsls	r3, r3, #1
 80183a8:	4413      	add	r3, r2
 80183aa:	00db      	lsls	r3, r3, #3
 80183ac:	440b      	add	r3, r1
 80183ae:	3314      	adds	r3, #20
 80183b0:	2203      	movs	r2, #3
 80183b2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80183b4:	68fb      	ldr	r3, [r7, #12]
 80183b6:	f103 0126 	add.w	r1, r3, #38	; 0x26
 80183ba:	79fa      	ldrb	r2, [r7, #7]
 80183bc:	4613      	mov	r3, r2
 80183be:	005b      	lsls	r3, r3, #1
 80183c0:	4413      	add	r3, r2
 80183c2:	00db      	lsls	r3, r3, #3
 80183c4:	3308      	adds	r3, #8
 80183c6:	4a08      	ldr	r2, [pc, #32]	; (80183e8 <etharp_output_to_arp_index+0x124>)
 80183c8:	4413      	add	r3, r2
 80183ca:	3304      	adds	r3, #4
 80183cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80183d0:	9200      	str	r2, [sp, #0]
 80183d2:	460a      	mov	r2, r1
 80183d4:	68b9      	ldr	r1, [r7, #8]
 80183d6:	68f8      	ldr	r0, [r7, #12]
 80183d8:	f001 fe40 	bl	801a05c <ethernet_output>
 80183dc:	4603      	mov	r3, r0
}
 80183de:	4618      	mov	r0, r3
 80183e0:	3710      	adds	r7, #16
 80183e2:	46bd      	mov	sp, r7
 80183e4:	bd80      	pop	{r7, pc}
 80183e6:	bf00      	nop
 80183e8:	2000db28 	.word	0x2000db28
 80183ec:	0801e9bc 	.word	0x0801e9bc
 80183f0:	0801eb2c 	.word	0x0801eb2c
 80183f4:	0801ea34 	.word	0x0801ea34

080183f8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80183f8:	b580      	push	{r7, lr}
 80183fa:	b08a      	sub	sp, #40	; 0x28
 80183fc:	af02      	add	r7, sp, #8
 80183fe:	60f8      	str	r0, [r7, #12]
 8018400:	60b9      	str	r1, [r7, #8]
 8018402:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018408:	68fb      	ldr	r3, [r7, #12]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d106      	bne.n	801841c <etharp_output+0x24>
 801840e:	4b73      	ldr	r3, [pc, #460]	; (80185dc <etharp_output+0x1e4>)
 8018410:	f240 321e 	movw	r2, #798	; 0x31e
 8018414:	4972      	ldr	r1, [pc, #456]	; (80185e0 <etharp_output+0x1e8>)
 8018416:	4873      	ldr	r0, [pc, #460]	; (80185e4 <etharp_output+0x1ec>)
 8018418:	f002 fa8c 	bl	801a934 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801841c:	68bb      	ldr	r3, [r7, #8]
 801841e:	2b00      	cmp	r3, #0
 8018420:	d106      	bne.n	8018430 <etharp_output+0x38>
 8018422:	4b6e      	ldr	r3, [pc, #440]	; (80185dc <etharp_output+0x1e4>)
 8018424:	f240 321f 	movw	r2, #799	; 0x31f
 8018428:	496f      	ldr	r1, [pc, #444]	; (80185e8 <etharp_output+0x1f0>)
 801842a:	486e      	ldr	r0, [pc, #440]	; (80185e4 <etharp_output+0x1ec>)
 801842c:	f002 fa82 	bl	801a934 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	2b00      	cmp	r3, #0
 8018434:	d106      	bne.n	8018444 <etharp_output+0x4c>
 8018436:	4b69      	ldr	r3, [pc, #420]	; (80185dc <etharp_output+0x1e4>)
 8018438:	f44f 7248 	mov.w	r2, #800	; 0x320
 801843c:	496b      	ldr	r1, [pc, #428]	; (80185ec <etharp_output+0x1f4>)
 801843e:	4869      	ldr	r0, [pc, #420]	; (80185e4 <etharp_output+0x1ec>)
 8018440:	f002 fa78 	bl	801a934 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	681b      	ldr	r3, [r3, #0]
 8018448:	68f9      	ldr	r1, [r7, #12]
 801844a:	4618      	mov	r0, r3
 801844c:	f000 fef8 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018450:	4603      	mov	r3, r0
 8018452:	2b00      	cmp	r3, #0
 8018454:	d002      	beq.n	801845c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8018456:	4b66      	ldr	r3, [pc, #408]	; (80185f0 <etharp_output+0x1f8>)
 8018458:	61fb      	str	r3, [r7, #28]
 801845a:	e0af      	b.n	80185bc <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	681b      	ldr	r3, [r3, #0]
 8018460:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018464:	2be0      	cmp	r3, #224	; 0xe0
 8018466:	d118      	bne.n	801849a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8018468:	2301      	movs	r3, #1
 801846a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801846c:	2300      	movs	r3, #0
 801846e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8018470:	235e      	movs	r3, #94	; 0x5e
 8018472:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	3301      	adds	r3, #1
 8018478:	781b      	ldrb	r3, [r3, #0]
 801847a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801847e:	b2db      	uxtb	r3, r3
 8018480:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	3302      	adds	r3, #2
 8018486:	781b      	ldrb	r3, [r3, #0]
 8018488:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	3303      	adds	r3, #3
 801848e:	781b      	ldrb	r3, [r3, #0]
 8018490:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8018492:	f107 0310 	add.w	r3, r7, #16
 8018496:	61fb      	str	r3, [r7, #28]
 8018498:	e090      	b.n	80185bc <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	681a      	ldr	r2, [r3, #0]
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	3304      	adds	r3, #4
 80184a2:	681b      	ldr	r3, [r3, #0]
 80184a4:	405a      	eors	r2, r3
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	3308      	adds	r3, #8
 80184aa:	681b      	ldr	r3, [r3, #0]
 80184ac:	4013      	ands	r3, r2
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	d012      	beq.n	80184d8 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	681b      	ldr	r3, [r3, #0]
 80184b6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80184b8:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80184bc:	4293      	cmp	r3, r2
 80184be:	d00b      	beq.n	80184d8 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	330c      	adds	r3, #12
 80184c4:	681b      	ldr	r3, [r3, #0]
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d003      	beq.n	80184d2 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80184ca:	68fb      	ldr	r3, [r7, #12]
 80184cc:	330c      	adds	r3, #12
 80184ce:	61bb      	str	r3, [r7, #24]
 80184d0:	e002      	b.n	80184d8 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80184d2:	f06f 0303 	mvn.w	r3, #3
 80184d6:	e07d      	b.n	80185d4 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80184d8:	4b46      	ldr	r3, [pc, #280]	; (80185f4 <etharp_output+0x1fc>)
 80184da:	781b      	ldrb	r3, [r3, #0]
 80184dc:	4619      	mov	r1, r3
 80184de:	4a46      	ldr	r2, [pc, #280]	; (80185f8 <etharp_output+0x200>)
 80184e0:	460b      	mov	r3, r1
 80184e2:	005b      	lsls	r3, r3, #1
 80184e4:	440b      	add	r3, r1
 80184e6:	00db      	lsls	r3, r3, #3
 80184e8:	4413      	add	r3, r2
 80184ea:	3314      	adds	r3, #20
 80184ec:	781b      	ldrb	r3, [r3, #0]
 80184ee:	2b01      	cmp	r3, #1
 80184f0:	d925      	bls.n	801853e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80184f2:	4b40      	ldr	r3, [pc, #256]	; (80185f4 <etharp_output+0x1fc>)
 80184f4:	781b      	ldrb	r3, [r3, #0]
 80184f6:	4619      	mov	r1, r3
 80184f8:	4a3f      	ldr	r2, [pc, #252]	; (80185f8 <etharp_output+0x200>)
 80184fa:	460b      	mov	r3, r1
 80184fc:	005b      	lsls	r3, r3, #1
 80184fe:	440b      	add	r3, r1
 8018500:	00db      	lsls	r3, r3, #3
 8018502:	4413      	add	r3, r2
 8018504:	3308      	adds	r3, #8
 8018506:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018508:	68fa      	ldr	r2, [r7, #12]
 801850a:	429a      	cmp	r2, r3
 801850c:	d117      	bne.n	801853e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801850e:	69bb      	ldr	r3, [r7, #24]
 8018510:	681a      	ldr	r2, [r3, #0]
 8018512:	4b38      	ldr	r3, [pc, #224]	; (80185f4 <etharp_output+0x1fc>)
 8018514:	781b      	ldrb	r3, [r3, #0]
 8018516:	4618      	mov	r0, r3
 8018518:	4937      	ldr	r1, [pc, #220]	; (80185f8 <etharp_output+0x200>)
 801851a:	4603      	mov	r3, r0
 801851c:	005b      	lsls	r3, r3, #1
 801851e:	4403      	add	r3, r0
 8018520:	00db      	lsls	r3, r3, #3
 8018522:	440b      	add	r3, r1
 8018524:	3304      	adds	r3, #4
 8018526:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018528:	429a      	cmp	r2, r3
 801852a:	d108      	bne.n	801853e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801852c:	4b31      	ldr	r3, [pc, #196]	; (80185f4 <etharp_output+0x1fc>)
 801852e:	781b      	ldrb	r3, [r3, #0]
 8018530:	461a      	mov	r2, r3
 8018532:	68b9      	ldr	r1, [r7, #8]
 8018534:	68f8      	ldr	r0, [r7, #12]
 8018536:	f7ff fec5 	bl	80182c4 <etharp_output_to_arp_index>
 801853a:	4603      	mov	r3, r0
 801853c:	e04a      	b.n	80185d4 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801853e:	2300      	movs	r3, #0
 8018540:	75fb      	strb	r3, [r7, #23]
 8018542:	e031      	b.n	80185a8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8018544:	7dfa      	ldrb	r2, [r7, #23]
 8018546:	492c      	ldr	r1, [pc, #176]	; (80185f8 <etharp_output+0x200>)
 8018548:	4613      	mov	r3, r2
 801854a:	005b      	lsls	r3, r3, #1
 801854c:	4413      	add	r3, r2
 801854e:	00db      	lsls	r3, r3, #3
 8018550:	440b      	add	r3, r1
 8018552:	3314      	adds	r3, #20
 8018554:	781b      	ldrb	r3, [r3, #0]
 8018556:	2b01      	cmp	r3, #1
 8018558:	d923      	bls.n	80185a2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801855a:	7dfa      	ldrb	r2, [r7, #23]
 801855c:	4926      	ldr	r1, [pc, #152]	; (80185f8 <etharp_output+0x200>)
 801855e:	4613      	mov	r3, r2
 8018560:	005b      	lsls	r3, r3, #1
 8018562:	4413      	add	r3, r2
 8018564:	00db      	lsls	r3, r3, #3
 8018566:	440b      	add	r3, r1
 8018568:	3308      	adds	r3, #8
 801856a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801856c:	68fa      	ldr	r2, [r7, #12]
 801856e:	429a      	cmp	r2, r3
 8018570:	d117      	bne.n	80185a2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8018572:	69bb      	ldr	r3, [r7, #24]
 8018574:	6819      	ldr	r1, [r3, #0]
 8018576:	7dfa      	ldrb	r2, [r7, #23]
 8018578:	481f      	ldr	r0, [pc, #124]	; (80185f8 <etharp_output+0x200>)
 801857a:	4613      	mov	r3, r2
 801857c:	005b      	lsls	r3, r3, #1
 801857e:	4413      	add	r3, r2
 8018580:	00db      	lsls	r3, r3, #3
 8018582:	4403      	add	r3, r0
 8018584:	3304      	adds	r3, #4
 8018586:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8018588:	4299      	cmp	r1, r3
 801858a:	d10a      	bne.n	80185a2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801858c:	4a19      	ldr	r2, [pc, #100]	; (80185f4 <etharp_output+0x1fc>)
 801858e:	7dfb      	ldrb	r3, [r7, #23]
 8018590:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8018592:	7dfb      	ldrb	r3, [r7, #23]
 8018594:	461a      	mov	r2, r3
 8018596:	68b9      	ldr	r1, [r7, #8]
 8018598:	68f8      	ldr	r0, [r7, #12]
 801859a:	f7ff fe93 	bl	80182c4 <etharp_output_to_arp_index>
 801859e:	4603      	mov	r3, r0
 80185a0:	e018      	b.n	80185d4 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80185a2:	7dfb      	ldrb	r3, [r7, #23]
 80185a4:	3301      	adds	r3, #1
 80185a6:	75fb      	strb	r3, [r7, #23]
 80185a8:	7dfb      	ldrb	r3, [r7, #23]
 80185aa:	2b09      	cmp	r3, #9
 80185ac:	d9ca      	bls.n	8018544 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80185ae:	68ba      	ldr	r2, [r7, #8]
 80185b0:	69b9      	ldr	r1, [r7, #24]
 80185b2:	68f8      	ldr	r0, [r7, #12]
 80185b4:	f000 f822 	bl	80185fc <etharp_query>
 80185b8:	4603      	mov	r3, r0
 80185ba:	e00b      	b.n	80185d4 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80185c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80185c6:	9300      	str	r3, [sp, #0]
 80185c8:	69fb      	ldr	r3, [r7, #28]
 80185ca:	68b9      	ldr	r1, [r7, #8]
 80185cc:	68f8      	ldr	r0, [r7, #12]
 80185ce:	f001 fd45 	bl	801a05c <ethernet_output>
 80185d2:	4603      	mov	r3, r0
}
 80185d4:	4618      	mov	r0, r3
 80185d6:	3720      	adds	r7, #32
 80185d8:	46bd      	mov	sp, r7
 80185da:	bd80      	pop	{r7, pc}
 80185dc:	0801e9bc 	.word	0x0801e9bc
 80185e0:	0801eb0c 	.word	0x0801eb0c
 80185e4:	0801ea34 	.word	0x0801ea34
 80185e8:	0801eb5c 	.word	0x0801eb5c
 80185ec:	0801eafc 	.word	0x0801eafc
 80185f0:	0801f1b8 	.word	0x0801f1b8
 80185f4:	2000dc18 	.word	0x2000dc18
 80185f8:	2000db28 	.word	0x2000db28

080185fc <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80185fc:	b580      	push	{r7, lr}
 80185fe:	b08c      	sub	sp, #48	; 0x30
 8018600:	af02      	add	r7, sp, #8
 8018602:	60f8      	str	r0, [r7, #12]
 8018604:	60b9      	str	r1, [r7, #8]
 8018606:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	3326      	adds	r3, #38	; 0x26
 801860c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801860e:	23ff      	movs	r3, #255	; 0xff
 8018610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8018614:	2300      	movs	r3, #0
 8018616:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018618:	68bb      	ldr	r3, [r7, #8]
 801861a:	681b      	ldr	r3, [r3, #0]
 801861c:	68f9      	ldr	r1, [r7, #12]
 801861e:	4618      	mov	r0, r3
 8018620:	f000 fe0e 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018624:	4603      	mov	r3, r0
 8018626:	2b00      	cmp	r3, #0
 8018628:	d10c      	bne.n	8018644 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801862a:	68bb      	ldr	r3, [r7, #8]
 801862c:	681b      	ldr	r3, [r3, #0]
 801862e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018632:	2be0      	cmp	r3, #224	; 0xe0
 8018634:	d006      	beq.n	8018644 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8018636:	68bb      	ldr	r3, [r7, #8]
 8018638:	2b00      	cmp	r3, #0
 801863a:	d003      	beq.n	8018644 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801863c:	68bb      	ldr	r3, [r7, #8]
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	2b00      	cmp	r3, #0
 8018642:	d102      	bne.n	801864a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018644:	f06f 030f 	mvn.w	r3, #15
 8018648:	e101      	b.n	801884e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801864a:	68fa      	ldr	r2, [r7, #12]
 801864c:	2101      	movs	r1, #1
 801864e:	68b8      	ldr	r0, [r7, #8]
 8018650:	f7ff fb60 	bl	8017d14 <etharp_find_entry>
 8018654:	4603      	mov	r3, r0
 8018656:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8018658:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801865c:	2b00      	cmp	r3, #0
 801865e:	da02      	bge.n	8018666 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8018660:	8a7b      	ldrh	r3, [r7, #18]
 8018662:	b25b      	sxtb	r3, r3
 8018664:	e0f3      	b.n	801884e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8018666:	8a7b      	ldrh	r3, [r7, #18]
 8018668:	2b7e      	cmp	r3, #126	; 0x7e
 801866a:	d906      	bls.n	801867a <etharp_query+0x7e>
 801866c:	4b7a      	ldr	r3, [pc, #488]	; (8018858 <etharp_query+0x25c>)
 801866e:	f240 32c1 	movw	r2, #961	; 0x3c1
 8018672:	497a      	ldr	r1, [pc, #488]	; (801885c <etharp_query+0x260>)
 8018674:	487a      	ldr	r0, [pc, #488]	; (8018860 <etharp_query+0x264>)
 8018676:	f002 f95d 	bl	801a934 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801867a:	8a7b      	ldrh	r3, [r7, #18]
 801867c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801867e:	7c7a      	ldrb	r2, [r7, #17]
 8018680:	4978      	ldr	r1, [pc, #480]	; (8018864 <etharp_query+0x268>)
 8018682:	4613      	mov	r3, r2
 8018684:	005b      	lsls	r3, r3, #1
 8018686:	4413      	add	r3, r2
 8018688:	00db      	lsls	r3, r3, #3
 801868a:	440b      	add	r3, r1
 801868c:	3314      	adds	r3, #20
 801868e:	781b      	ldrb	r3, [r3, #0]
 8018690:	2b00      	cmp	r3, #0
 8018692:	d115      	bne.n	80186c0 <etharp_query+0xc4>
    is_new_entry = 1;
 8018694:	2301      	movs	r3, #1
 8018696:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8018698:	7c7a      	ldrb	r2, [r7, #17]
 801869a:	4972      	ldr	r1, [pc, #456]	; (8018864 <etharp_query+0x268>)
 801869c:	4613      	mov	r3, r2
 801869e:	005b      	lsls	r3, r3, #1
 80186a0:	4413      	add	r3, r2
 80186a2:	00db      	lsls	r3, r3, #3
 80186a4:	440b      	add	r3, r1
 80186a6:	3314      	adds	r3, #20
 80186a8:	2201      	movs	r2, #1
 80186aa:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80186ac:	7c7a      	ldrb	r2, [r7, #17]
 80186ae:	496d      	ldr	r1, [pc, #436]	; (8018864 <etharp_query+0x268>)
 80186b0:	4613      	mov	r3, r2
 80186b2:	005b      	lsls	r3, r3, #1
 80186b4:	4413      	add	r3, r2
 80186b6:	00db      	lsls	r3, r3, #3
 80186b8:	440b      	add	r3, r1
 80186ba:	3308      	adds	r3, #8
 80186bc:	68fa      	ldr	r2, [r7, #12]
 80186be:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80186c0:	7c7a      	ldrb	r2, [r7, #17]
 80186c2:	4968      	ldr	r1, [pc, #416]	; (8018864 <etharp_query+0x268>)
 80186c4:	4613      	mov	r3, r2
 80186c6:	005b      	lsls	r3, r3, #1
 80186c8:	4413      	add	r3, r2
 80186ca:	00db      	lsls	r3, r3, #3
 80186cc:	440b      	add	r3, r1
 80186ce:	3314      	adds	r3, #20
 80186d0:	781b      	ldrb	r3, [r3, #0]
 80186d2:	2b01      	cmp	r3, #1
 80186d4:	d011      	beq.n	80186fa <etharp_query+0xfe>
 80186d6:	7c7a      	ldrb	r2, [r7, #17]
 80186d8:	4962      	ldr	r1, [pc, #392]	; (8018864 <etharp_query+0x268>)
 80186da:	4613      	mov	r3, r2
 80186dc:	005b      	lsls	r3, r3, #1
 80186de:	4413      	add	r3, r2
 80186e0:	00db      	lsls	r3, r3, #3
 80186e2:	440b      	add	r3, r1
 80186e4:	3314      	adds	r3, #20
 80186e6:	781b      	ldrb	r3, [r3, #0]
 80186e8:	2b01      	cmp	r3, #1
 80186ea:	d806      	bhi.n	80186fa <etharp_query+0xfe>
 80186ec:	4b5a      	ldr	r3, [pc, #360]	; (8018858 <etharp_query+0x25c>)
 80186ee:	f240 32cd 	movw	r2, #973	; 0x3cd
 80186f2:	495d      	ldr	r1, [pc, #372]	; (8018868 <etharp_query+0x26c>)
 80186f4:	485a      	ldr	r0, [pc, #360]	; (8018860 <etharp_query+0x264>)
 80186f6:	f002 f91d 	bl	801a934 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80186fa:	6a3b      	ldr	r3, [r7, #32]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d102      	bne.n	8018706 <etharp_query+0x10a>
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	2b00      	cmp	r3, #0
 8018704:	d10c      	bne.n	8018720 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8018706:	68b9      	ldr	r1, [r7, #8]
 8018708:	68f8      	ldr	r0, [r7, #12]
 801870a:	f000 f963 	bl	80189d4 <etharp_request>
 801870e:	4603      	mov	r3, r0
 8018710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8018714:	687b      	ldr	r3, [r7, #4]
 8018716:	2b00      	cmp	r3, #0
 8018718:	d102      	bne.n	8018720 <etharp_query+0x124>
      return result;
 801871a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801871e:	e096      	b.n	801884e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8018720:	687b      	ldr	r3, [r7, #4]
 8018722:	2b00      	cmp	r3, #0
 8018724:	d106      	bne.n	8018734 <etharp_query+0x138>
 8018726:	4b4c      	ldr	r3, [pc, #304]	; (8018858 <etharp_query+0x25c>)
 8018728:	f240 32e1 	movw	r2, #993	; 0x3e1
 801872c:	494f      	ldr	r1, [pc, #316]	; (801886c <etharp_query+0x270>)
 801872e:	484c      	ldr	r0, [pc, #304]	; (8018860 <etharp_query+0x264>)
 8018730:	f002 f900 	bl	801a934 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8018734:	7c7a      	ldrb	r2, [r7, #17]
 8018736:	494b      	ldr	r1, [pc, #300]	; (8018864 <etharp_query+0x268>)
 8018738:	4613      	mov	r3, r2
 801873a:	005b      	lsls	r3, r3, #1
 801873c:	4413      	add	r3, r2
 801873e:	00db      	lsls	r3, r3, #3
 8018740:	440b      	add	r3, r1
 8018742:	3314      	adds	r3, #20
 8018744:	781b      	ldrb	r3, [r3, #0]
 8018746:	2b01      	cmp	r3, #1
 8018748:	d917      	bls.n	801877a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801874a:	4a49      	ldr	r2, [pc, #292]	; (8018870 <etharp_query+0x274>)
 801874c:	7c7b      	ldrb	r3, [r7, #17]
 801874e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8018750:	7c7a      	ldrb	r2, [r7, #17]
 8018752:	4613      	mov	r3, r2
 8018754:	005b      	lsls	r3, r3, #1
 8018756:	4413      	add	r3, r2
 8018758:	00db      	lsls	r3, r3, #3
 801875a:	3308      	adds	r3, #8
 801875c:	4a41      	ldr	r2, [pc, #260]	; (8018864 <etharp_query+0x268>)
 801875e:	4413      	add	r3, r2
 8018760:	3304      	adds	r3, #4
 8018762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8018766:	9200      	str	r2, [sp, #0]
 8018768:	697a      	ldr	r2, [r7, #20]
 801876a:	6879      	ldr	r1, [r7, #4]
 801876c:	68f8      	ldr	r0, [r7, #12]
 801876e:	f001 fc75 	bl	801a05c <ethernet_output>
 8018772:	4603      	mov	r3, r0
 8018774:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018778:	e067      	b.n	801884a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801877a:	7c7a      	ldrb	r2, [r7, #17]
 801877c:	4939      	ldr	r1, [pc, #228]	; (8018864 <etharp_query+0x268>)
 801877e:	4613      	mov	r3, r2
 8018780:	005b      	lsls	r3, r3, #1
 8018782:	4413      	add	r3, r2
 8018784:	00db      	lsls	r3, r3, #3
 8018786:	440b      	add	r3, r1
 8018788:	3314      	adds	r3, #20
 801878a:	781b      	ldrb	r3, [r3, #0]
 801878c:	2b01      	cmp	r3, #1
 801878e:	d15c      	bne.n	801884a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8018790:	2300      	movs	r3, #0
 8018792:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018798:	e01c      	b.n	80187d4 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801879a:	69fb      	ldr	r3, [r7, #28]
 801879c:	895a      	ldrh	r2, [r3, #10]
 801879e:	69fb      	ldr	r3, [r7, #28]
 80187a0:	891b      	ldrh	r3, [r3, #8]
 80187a2:	429a      	cmp	r2, r3
 80187a4:	d10a      	bne.n	80187bc <etharp_query+0x1c0>
 80187a6:	69fb      	ldr	r3, [r7, #28]
 80187a8:	681b      	ldr	r3, [r3, #0]
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d006      	beq.n	80187bc <etharp_query+0x1c0>
 80187ae:	4b2a      	ldr	r3, [pc, #168]	; (8018858 <etharp_query+0x25c>)
 80187b0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80187b4:	492f      	ldr	r1, [pc, #188]	; (8018874 <etharp_query+0x278>)
 80187b6:	482a      	ldr	r0, [pc, #168]	; (8018860 <etharp_query+0x264>)
 80187b8:	f002 f8bc 	bl	801a934 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80187bc:	69fb      	ldr	r3, [r7, #28]
 80187be:	7b1b      	ldrb	r3, [r3, #12]
 80187c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80187c4:	2b00      	cmp	r3, #0
 80187c6:	d002      	beq.n	80187ce <etharp_query+0x1d2>
        copy_needed = 1;
 80187c8:	2301      	movs	r3, #1
 80187ca:	61bb      	str	r3, [r7, #24]
        break;
 80187cc:	e005      	b.n	80187da <etharp_query+0x1de>
      }
      p = p->next;
 80187ce:	69fb      	ldr	r3, [r7, #28]
 80187d0:	681b      	ldr	r3, [r3, #0]
 80187d2:	61fb      	str	r3, [r7, #28]
    while (p) {
 80187d4:	69fb      	ldr	r3, [r7, #28]
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d1df      	bne.n	801879a <etharp_query+0x19e>
    }
    if (copy_needed) {
 80187da:	69bb      	ldr	r3, [r7, #24]
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d007      	beq.n	80187f0 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80187e0:	687a      	ldr	r2, [r7, #4]
 80187e2:	f44f 7120 	mov.w	r1, #640	; 0x280
 80187e6:	200e      	movs	r0, #14
 80187e8:	f7f8 fb68 	bl	8010ebc <pbuf_clone>
 80187ec:	61f8      	str	r0, [r7, #28]
 80187ee:	e004      	b.n	80187fa <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80187f0:	687b      	ldr	r3, [r7, #4]
 80187f2:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80187f4:	69f8      	ldr	r0, [r7, #28]
 80187f6:	f7f8 f98f 	bl	8010b18 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80187fa:	69fb      	ldr	r3, [r7, #28]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d021      	beq.n	8018844 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8018800:	7c7a      	ldrb	r2, [r7, #17]
 8018802:	4918      	ldr	r1, [pc, #96]	; (8018864 <etharp_query+0x268>)
 8018804:	4613      	mov	r3, r2
 8018806:	005b      	lsls	r3, r3, #1
 8018808:	4413      	add	r3, r2
 801880a:	00db      	lsls	r3, r3, #3
 801880c:	440b      	add	r3, r1
 801880e:	681b      	ldr	r3, [r3, #0]
 8018810:	2b00      	cmp	r3, #0
 8018812:	d00a      	beq.n	801882a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8018814:	7c7a      	ldrb	r2, [r7, #17]
 8018816:	4913      	ldr	r1, [pc, #76]	; (8018864 <etharp_query+0x268>)
 8018818:	4613      	mov	r3, r2
 801881a:	005b      	lsls	r3, r3, #1
 801881c:	4413      	add	r3, r2
 801881e:	00db      	lsls	r3, r3, #3
 8018820:	440b      	add	r3, r1
 8018822:	681b      	ldr	r3, [r3, #0]
 8018824:	4618      	mov	r0, r3
 8018826:	f7f8 f8d1 	bl	80109cc <pbuf_free>
      }
      arp_table[i].q = p;
 801882a:	7c7a      	ldrb	r2, [r7, #17]
 801882c:	490d      	ldr	r1, [pc, #52]	; (8018864 <etharp_query+0x268>)
 801882e:	4613      	mov	r3, r2
 8018830:	005b      	lsls	r3, r3, #1
 8018832:	4413      	add	r3, r2
 8018834:	00db      	lsls	r3, r3, #3
 8018836:	440b      	add	r3, r1
 8018838:	69fa      	ldr	r2, [r7, #28]
 801883a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801883c:	2300      	movs	r3, #0
 801883e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018842:	e002      	b.n	801884a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8018844:	23ff      	movs	r3, #255	; 0xff
 8018846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801884a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801884e:	4618      	mov	r0, r3
 8018850:	3728      	adds	r7, #40	; 0x28
 8018852:	46bd      	mov	sp, r7
 8018854:	bd80      	pop	{r7, pc}
 8018856:	bf00      	nop
 8018858:	0801e9bc 	.word	0x0801e9bc
 801885c:	0801eb68 	.word	0x0801eb68
 8018860:	0801ea34 	.word	0x0801ea34
 8018864:	2000db28 	.word	0x2000db28
 8018868:	0801eb78 	.word	0x0801eb78
 801886c:	0801eb5c 	.word	0x0801eb5c
 8018870:	2000dc18 	.word	0x2000dc18
 8018874:	0801eba0 	.word	0x0801eba0

08018878 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018878:	b580      	push	{r7, lr}
 801887a:	b08a      	sub	sp, #40	; 0x28
 801887c:	af02      	add	r7, sp, #8
 801887e:	60f8      	str	r0, [r7, #12]
 8018880:	60b9      	str	r1, [r7, #8]
 8018882:	607a      	str	r2, [r7, #4]
 8018884:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8018886:	2300      	movs	r3, #0
 8018888:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801888a:	68fb      	ldr	r3, [r7, #12]
 801888c:	2b00      	cmp	r3, #0
 801888e:	d106      	bne.n	801889e <etharp_raw+0x26>
 8018890:	4b3a      	ldr	r3, [pc, #232]	; (801897c <etharp_raw+0x104>)
 8018892:	f240 4257 	movw	r2, #1111	; 0x457
 8018896:	493a      	ldr	r1, [pc, #232]	; (8018980 <etharp_raw+0x108>)
 8018898:	483a      	ldr	r0, [pc, #232]	; (8018984 <etharp_raw+0x10c>)
 801889a:	f002 f84b 	bl	801a934 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801889e:	f44f 7220 	mov.w	r2, #640	; 0x280
 80188a2:	211c      	movs	r1, #28
 80188a4:	200e      	movs	r0, #14
 80188a6:	f7f7 fdad 	bl	8010404 <pbuf_alloc>
 80188aa:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80188ac:	69bb      	ldr	r3, [r7, #24]
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	d102      	bne.n	80188b8 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80188b2:	f04f 33ff 	mov.w	r3, #4294967295
 80188b6:	e05d      	b.n	8018974 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80188b8:	69bb      	ldr	r3, [r7, #24]
 80188ba:	895b      	ldrh	r3, [r3, #10]
 80188bc:	2b1b      	cmp	r3, #27
 80188be:	d806      	bhi.n	80188ce <etharp_raw+0x56>
 80188c0:	4b2e      	ldr	r3, [pc, #184]	; (801897c <etharp_raw+0x104>)
 80188c2:	f240 4262 	movw	r2, #1122	; 0x462
 80188c6:	4930      	ldr	r1, [pc, #192]	; (8018988 <etharp_raw+0x110>)
 80188c8:	482e      	ldr	r0, [pc, #184]	; (8018984 <etharp_raw+0x10c>)
 80188ca:	f002 f833 	bl	801a934 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80188ce:	69bb      	ldr	r3, [r7, #24]
 80188d0:	685b      	ldr	r3, [r3, #4]
 80188d2:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80188d4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80188d6:	4618      	mov	r0, r3
 80188d8:	f7f6 fd30 	bl	800f33c <lwip_htons>
 80188dc:	4603      	mov	r3, r0
 80188de:	461a      	mov	r2, r3
 80188e0:	697b      	ldr	r3, [r7, #20]
 80188e2:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80188e4:	68fb      	ldr	r3, [r7, #12]
 80188e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80188ea:	2b06      	cmp	r3, #6
 80188ec:	d006      	beq.n	80188fc <etharp_raw+0x84>
 80188ee:	4b23      	ldr	r3, [pc, #140]	; (801897c <etharp_raw+0x104>)
 80188f0:	f240 4269 	movw	r2, #1129	; 0x469
 80188f4:	4925      	ldr	r1, [pc, #148]	; (801898c <etharp_raw+0x114>)
 80188f6:	4823      	ldr	r0, [pc, #140]	; (8018984 <etharp_raw+0x10c>)
 80188f8:	f002 f81c 	bl	801a934 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80188fc:	697b      	ldr	r3, [r7, #20]
 80188fe:	3308      	adds	r3, #8
 8018900:	2206      	movs	r2, #6
 8018902:	6839      	ldr	r1, [r7, #0]
 8018904:	4618      	mov	r0, r3
 8018906:	f001 ff05 	bl	801a714 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801890a:	697b      	ldr	r3, [r7, #20]
 801890c:	3312      	adds	r3, #18
 801890e:	2206      	movs	r2, #6
 8018910:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018912:	4618      	mov	r0, r3
 8018914:	f001 fefe 	bl	801a714 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018918:	697b      	ldr	r3, [r7, #20]
 801891a:	330e      	adds	r3, #14
 801891c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801891e:	6812      	ldr	r2, [r2, #0]
 8018920:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8018922:	697b      	ldr	r3, [r7, #20]
 8018924:	3318      	adds	r3, #24
 8018926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018928:	6812      	ldr	r2, [r2, #0]
 801892a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801892c:	697b      	ldr	r3, [r7, #20]
 801892e:	2200      	movs	r2, #0
 8018930:	701a      	strb	r2, [r3, #0]
 8018932:	2200      	movs	r2, #0
 8018934:	f042 0201 	orr.w	r2, r2, #1
 8018938:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801893a:	697b      	ldr	r3, [r7, #20]
 801893c:	2200      	movs	r2, #0
 801893e:	f042 0208 	orr.w	r2, r2, #8
 8018942:	709a      	strb	r2, [r3, #2]
 8018944:	2200      	movs	r2, #0
 8018946:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018948:	697b      	ldr	r3, [r7, #20]
 801894a:	2206      	movs	r2, #6
 801894c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801894e:	697b      	ldr	r3, [r7, #20]
 8018950:	2204      	movs	r2, #4
 8018952:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8018954:	f640 0306 	movw	r3, #2054	; 0x806
 8018958:	9300      	str	r3, [sp, #0]
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	68ba      	ldr	r2, [r7, #8]
 801895e:	69b9      	ldr	r1, [r7, #24]
 8018960:	68f8      	ldr	r0, [r7, #12]
 8018962:	f001 fb7b 	bl	801a05c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8018966:	69b8      	ldr	r0, [r7, #24]
 8018968:	f7f8 f830 	bl	80109cc <pbuf_free>
  p = NULL;
 801896c:	2300      	movs	r3, #0
 801896e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018970:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018974:	4618      	mov	r0, r3
 8018976:	3720      	adds	r7, #32
 8018978:	46bd      	mov	sp, r7
 801897a:	bd80      	pop	{r7, pc}
 801897c:	0801e9bc 	.word	0x0801e9bc
 8018980:	0801eb0c 	.word	0x0801eb0c
 8018984:	0801ea34 	.word	0x0801ea34
 8018988:	0801ebbc 	.word	0x0801ebbc
 801898c:	0801ebf0 	.word	0x0801ebf0

08018990 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b088      	sub	sp, #32
 8018994:	af04      	add	r7, sp, #16
 8018996:	60f8      	str	r0, [r7, #12]
 8018998:	60b9      	str	r1, [r7, #8]
 801899a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801899c:	68fb      	ldr	r3, [r7, #12]
 801899e:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80189a2:	68fb      	ldr	r3, [r7, #12]
 80189a4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80189ac:	2201      	movs	r2, #1
 80189ae:	9203      	str	r2, [sp, #12]
 80189b0:	68ba      	ldr	r2, [r7, #8]
 80189b2:	9202      	str	r2, [sp, #8]
 80189b4:	4a06      	ldr	r2, [pc, #24]	; (80189d0 <etharp_request_dst+0x40>)
 80189b6:	9201      	str	r2, [sp, #4]
 80189b8:	9300      	str	r3, [sp, #0]
 80189ba:	4603      	mov	r3, r0
 80189bc:	687a      	ldr	r2, [r7, #4]
 80189be:	68f8      	ldr	r0, [r7, #12]
 80189c0:	f7ff ff5a 	bl	8018878 <etharp_raw>
 80189c4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80189c6:	4618      	mov	r0, r3
 80189c8:	3710      	adds	r7, #16
 80189ca:	46bd      	mov	sp, r7
 80189cc:	bd80      	pop	{r7, pc}
 80189ce:	bf00      	nop
 80189d0:	0801f1c0 	.word	0x0801f1c0

080189d4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80189d4:	b580      	push	{r7, lr}
 80189d6:	b082      	sub	sp, #8
 80189d8:	af00      	add	r7, sp, #0
 80189da:	6078      	str	r0, [r7, #4]
 80189dc:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80189de:	4a05      	ldr	r2, [pc, #20]	; (80189f4 <etharp_request+0x20>)
 80189e0:	6839      	ldr	r1, [r7, #0]
 80189e2:	6878      	ldr	r0, [r7, #4]
 80189e4:	f7ff ffd4 	bl	8018990 <etharp_request_dst>
 80189e8:	4603      	mov	r3, r0
}
 80189ea:	4618      	mov	r0, r3
 80189ec:	3708      	adds	r7, #8
 80189ee:	46bd      	mov	sp, r7
 80189f0:	bd80      	pop	{r7, pc}
 80189f2:	bf00      	nop
 80189f4:	0801f1b8 	.word	0x0801f1b8

080189f8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80189f8:	b580      	push	{r7, lr}
 80189fa:	b08e      	sub	sp, #56	; 0x38
 80189fc:	af04      	add	r7, sp, #16
 80189fe:	6078      	str	r0, [r7, #4]
 8018a00:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8018a02:	4b79      	ldr	r3, [pc, #484]	; (8018be8 <icmp_input+0x1f0>)
 8018a04:	689b      	ldr	r3, [r3, #8]
 8018a06:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018a0a:	781b      	ldrb	r3, [r3, #0]
 8018a0c:	f003 030f 	and.w	r3, r3, #15
 8018a10:	b2db      	uxtb	r3, r3
 8018a12:	009b      	lsls	r3, r3, #2
 8018a14:	b2db      	uxtb	r3, r3
 8018a16:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018a18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018a1a:	2b13      	cmp	r3, #19
 8018a1c:	f240 80cd 	bls.w	8018bba <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018a20:	687b      	ldr	r3, [r7, #4]
 8018a22:	895b      	ldrh	r3, [r3, #10]
 8018a24:	2b03      	cmp	r3, #3
 8018a26:	f240 80ca 	bls.w	8018bbe <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	685b      	ldr	r3, [r3, #4]
 8018a2e:	781b      	ldrb	r3, [r3, #0]
 8018a30:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8018a34:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	f000 80b7 	beq.w	8018bac <icmp_input+0x1b4>
 8018a3e:	2b08      	cmp	r3, #8
 8018a40:	f040 80b7 	bne.w	8018bb2 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8018a44:	4b69      	ldr	r3, [pc, #420]	; (8018bec <icmp_input+0x1f4>)
 8018a46:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018a48:	4b67      	ldr	r3, [pc, #412]	; (8018be8 <icmp_input+0x1f0>)
 8018a4a:	695b      	ldr	r3, [r3, #20]
 8018a4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018a50:	2be0      	cmp	r3, #224	; 0xe0
 8018a52:	f000 80bb 	beq.w	8018bcc <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8018a56:	4b64      	ldr	r3, [pc, #400]	; (8018be8 <icmp_input+0x1f0>)
 8018a58:	695b      	ldr	r3, [r3, #20]
 8018a5a:	4a63      	ldr	r2, [pc, #396]	; (8018be8 <icmp_input+0x1f0>)
 8018a5c:	6812      	ldr	r2, [r2, #0]
 8018a5e:	4611      	mov	r1, r2
 8018a60:	4618      	mov	r0, r3
 8018a62:	f000 fbed 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018a66:	4603      	mov	r3, r0
 8018a68:	2b00      	cmp	r3, #0
 8018a6a:	f040 80b1 	bne.w	8018bd0 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	891b      	ldrh	r3, [r3, #8]
 8018a72:	2b07      	cmp	r3, #7
 8018a74:	f240 80a5 	bls.w	8018bc2 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018a78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018a7a:	330e      	adds	r3, #14
 8018a7c:	4619      	mov	r1, r3
 8018a7e:	6878      	ldr	r0, [r7, #4]
 8018a80:	f7f7 ff0e 	bl	80108a0 <pbuf_add_header>
 8018a84:	4603      	mov	r3, r0
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d04b      	beq.n	8018b22 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018a8a:	687b      	ldr	r3, [r7, #4]
 8018a8c:	891a      	ldrh	r2, [r3, #8]
 8018a8e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018a90:	4413      	add	r3, r2
 8018a92:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8018a94:	687b      	ldr	r3, [r7, #4]
 8018a96:	891b      	ldrh	r3, [r3, #8]
 8018a98:	8b7a      	ldrh	r2, [r7, #26]
 8018a9a:	429a      	cmp	r2, r3
 8018a9c:	f0c0 809a 	bcc.w	8018bd4 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018aa0:	8b7b      	ldrh	r3, [r7, #26]
 8018aa2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018aa6:	4619      	mov	r1, r3
 8018aa8:	200e      	movs	r0, #14
 8018aaa:	f7f7 fcab 	bl	8010404 <pbuf_alloc>
 8018aae:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8018ab0:	697b      	ldr	r3, [r7, #20]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	f000 8090 	beq.w	8018bd8 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8018ab8:	697b      	ldr	r3, [r7, #20]
 8018aba:	895b      	ldrh	r3, [r3, #10]
 8018abc:	461a      	mov	r2, r3
 8018abe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018ac0:	3308      	adds	r3, #8
 8018ac2:	429a      	cmp	r2, r3
 8018ac4:	d203      	bcs.n	8018ace <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8018ac6:	6978      	ldr	r0, [r7, #20]
 8018ac8:	f7f7 ff80 	bl	80109cc <pbuf_free>
          goto icmperr;
 8018acc:	e085      	b.n	8018bda <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8018ace:	697b      	ldr	r3, [r7, #20]
 8018ad0:	685b      	ldr	r3, [r3, #4]
 8018ad2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8018ad4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018ad6:	4618      	mov	r0, r3
 8018ad8:	f001 fe1c 	bl	801a714 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018adc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018ade:	4619      	mov	r1, r3
 8018ae0:	6978      	ldr	r0, [r7, #20]
 8018ae2:	f7f7 feed 	bl	80108c0 <pbuf_remove_header>
 8018ae6:	4603      	mov	r3, r0
 8018ae8:	2b00      	cmp	r3, #0
 8018aea:	d009      	beq.n	8018b00 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018aec:	4b40      	ldr	r3, [pc, #256]	; (8018bf0 <icmp_input+0x1f8>)
 8018aee:	22b6      	movs	r2, #182	; 0xb6
 8018af0:	4940      	ldr	r1, [pc, #256]	; (8018bf4 <icmp_input+0x1fc>)
 8018af2:	4841      	ldr	r0, [pc, #260]	; (8018bf8 <icmp_input+0x200>)
 8018af4:	f001 ff1e 	bl	801a934 <iprintf>
          pbuf_free(r);
 8018af8:	6978      	ldr	r0, [r7, #20]
 8018afa:	f7f7 ff67 	bl	80109cc <pbuf_free>
          goto icmperr;
 8018afe:	e06c      	b.n	8018bda <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8018b00:	6879      	ldr	r1, [r7, #4]
 8018b02:	6978      	ldr	r0, [r7, #20]
 8018b04:	f7f8 f896 	bl	8010c34 <pbuf_copy>
 8018b08:	4603      	mov	r3, r0
 8018b0a:	2b00      	cmp	r3, #0
 8018b0c:	d003      	beq.n	8018b16 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018b0e:	6978      	ldr	r0, [r7, #20]
 8018b10:	f7f7 ff5c 	bl	80109cc <pbuf_free>
          goto icmperr;
 8018b14:	e061      	b.n	8018bda <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8018b16:	6878      	ldr	r0, [r7, #4]
 8018b18:	f7f7 ff58 	bl	80109cc <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018b1c:	697b      	ldr	r3, [r7, #20]
 8018b1e:	607b      	str	r3, [r7, #4]
 8018b20:	e00f      	b.n	8018b42 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018b22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018b24:	330e      	adds	r3, #14
 8018b26:	4619      	mov	r1, r3
 8018b28:	6878      	ldr	r0, [r7, #4]
 8018b2a:	f7f7 fec9 	bl	80108c0 <pbuf_remove_header>
 8018b2e:	4603      	mov	r3, r0
 8018b30:	2b00      	cmp	r3, #0
 8018b32:	d006      	beq.n	8018b42 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8018b34:	4b2e      	ldr	r3, [pc, #184]	; (8018bf0 <icmp_input+0x1f8>)
 8018b36:	22c7      	movs	r2, #199	; 0xc7
 8018b38:	4930      	ldr	r1, [pc, #192]	; (8018bfc <icmp_input+0x204>)
 8018b3a:	482f      	ldr	r0, [pc, #188]	; (8018bf8 <icmp_input+0x200>)
 8018b3c:	f001 fefa 	bl	801a934 <iprintf>
          goto icmperr;
 8018b40:	e04b      	b.n	8018bda <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	685b      	ldr	r3, [r3, #4]
 8018b46:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018b48:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018b4a:	4619      	mov	r1, r3
 8018b4c:	6878      	ldr	r0, [r7, #4]
 8018b4e:	f7f7 fea7 	bl	80108a0 <pbuf_add_header>
 8018b52:	4603      	mov	r3, r0
 8018b54:	2b00      	cmp	r3, #0
 8018b56:	d12b      	bne.n	8018bb0 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018b58:	687b      	ldr	r3, [r7, #4]
 8018b5a:	685b      	ldr	r3, [r3, #4]
 8018b5c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018b5e:	69fb      	ldr	r3, [r7, #28]
 8018b60:	681a      	ldr	r2, [r3, #0]
 8018b62:	68fb      	ldr	r3, [r7, #12]
 8018b64:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8018b66:	4b20      	ldr	r3, [pc, #128]	; (8018be8 <icmp_input+0x1f0>)
 8018b68:	691a      	ldr	r2, [r3, #16]
 8018b6a:	68fb      	ldr	r3, [r7, #12]
 8018b6c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8018b6e:	693b      	ldr	r3, [r7, #16]
 8018b70:	2200      	movs	r2, #0
 8018b72:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8018b74:	693b      	ldr	r3, [r7, #16]
 8018b76:	2200      	movs	r2, #0
 8018b78:	709a      	strb	r2, [r3, #2]
 8018b7a:	2200      	movs	r2, #0
 8018b7c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8018b7e:	68fb      	ldr	r3, [r7, #12]
 8018b80:	22ff      	movs	r2, #255	; 0xff
 8018b82:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8018b84:	68fb      	ldr	r3, [r7, #12]
 8018b86:	2200      	movs	r2, #0
 8018b88:	729a      	strb	r2, [r3, #10]
 8018b8a:	2200      	movs	r2, #0
 8018b8c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8018b8e:	683b      	ldr	r3, [r7, #0]
 8018b90:	9302      	str	r3, [sp, #8]
 8018b92:	2301      	movs	r3, #1
 8018b94:	9301      	str	r3, [sp, #4]
 8018b96:	2300      	movs	r3, #0
 8018b98:	9300      	str	r3, [sp, #0]
 8018b9a:	23ff      	movs	r3, #255	; 0xff
 8018b9c:	2200      	movs	r2, #0
 8018b9e:	69f9      	ldr	r1, [r7, #28]
 8018ba0:	6878      	ldr	r0, [r7, #4]
 8018ba2:	f000 fa75 	bl	8019090 <ip4_output_if>
 8018ba6:	4603      	mov	r3, r0
 8018ba8:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018baa:	e001      	b.n	8018bb0 <icmp_input+0x1b8>
      break;
 8018bac:	bf00      	nop
 8018bae:	e000      	b.n	8018bb2 <icmp_input+0x1ba>
      break;
 8018bb0:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8018bb2:	6878      	ldr	r0, [r7, #4]
 8018bb4:	f7f7 ff0a 	bl	80109cc <pbuf_free>
  return;
 8018bb8:	e013      	b.n	8018be2 <icmp_input+0x1ea>
    goto lenerr;
 8018bba:	bf00      	nop
 8018bbc:	e002      	b.n	8018bc4 <icmp_input+0x1cc>
    goto lenerr;
 8018bbe:	bf00      	nop
 8018bc0:	e000      	b.n	8018bc4 <icmp_input+0x1cc>
        goto lenerr;
 8018bc2:	bf00      	nop
lenerr:
  pbuf_free(p);
 8018bc4:	6878      	ldr	r0, [r7, #4]
 8018bc6:	f7f7 ff01 	bl	80109cc <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018bca:	e00a      	b.n	8018be2 <icmp_input+0x1ea>
        goto icmperr;
 8018bcc:	bf00      	nop
 8018bce:	e004      	b.n	8018bda <icmp_input+0x1e2>
        goto icmperr;
 8018bd0:	bf00      	nop
 8018bd2:	e002      	b.n	8018bda <icmp_input+0x1e2>
          goto icmperr;
 8018bd4:	bf00      	nop
 8018bd6:	e000      	b.n	8018bda <icmp_input+0x1e2>
          goto icmperr;
 8018bd8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018bda:	6878      	ldr	r0, [r7, #4]
 8018bdc:	f7f7 fef6 	bl	80109cc <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018be0:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8018be2:	3728      	adds	r7, #40	; 0x28
 8018be4:	46bd      	mov	sp, r7
 8018be6:	bd80      	pop	{r7, pc}
 8018be8:	2000a374 	.word	0x2000a374
 8018bec:	2000a388 	.word	0x2000a388
 8018bf0:	0801ec34 	.word	0x0801ec34
 8018bf4:	0801ec6c 	.word	0x0801ec6c
 8018bf8:	0801eca4 	.word	0x0801eca4
 8018bfc:	0801eccc 	.word	0x0801eccc

08018c00 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8018c00:	b580      	push	{r7, lr}
 8018c02:	b082      	sub	sp, #8
 8018c04:	af00      	add	r7, sp, #0
 8018c06:	6078      	str	r0, [r7, #4]
 8018c08:	460b      	mov	r3, r1
 8018c0a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018c0c:	78fb      	ldrb	r3, [r7, #3]
 8018c0e:	461a      	mov	r2, r3
 8018c10:	2103      	movs	r1, #3
 8018c12:	6878      	ldr	r0, [r7, #4]
 8018c14:	f000 f814 	bl	8018c40 <icmp_send_response>
}
 8018c18:	bf00      	nop
 8018c1a:	3708      	adds	r7, #8
 8018c1c:	46bd      	mov	sp, r7
 8018c1e:	bd80      	pop	{r7, pc}

08018c20 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018c20:	b580      	push	{r7, lr}
 8018c22:	b082      	sub	sp, #8
 8018c24:	af00      	add	r7, sp, #0
 8018c26:	6078      	str	r0, [r7, #4]
 8018c28:	460b      	mov	r3, r1
 8018c2a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018c2c:	78fb      	ldrb	r3, [r7, #3]
 8018c2e:	461a      	mov	r2, r3
 8018c30:	210b      	movs	r1, #11
 8018c32:	6878      	ldr	r0, [r7, #4]
 8018c34:	f000 f804 	bl	8018c40 <icmp_send_response>
}
 8018c38:	bf00      	nop
 8018c3a:	3708      	adds	r7, #8
 8018c3c:	46bd      	mov	sp, r7
 8018c3e:	bd80      	pop	{r7, pc}

08018c40 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018c40:	b580      	push	{r7, lr}
 8018c42:	b08c      	sub	sp, #48	; 0x30
 8018c44:	af04      	add	r7, sp, #16
 8018c46:	6078      	str	r0, [r7, #4]
 8018c48:	460b      	mov	r3, r1
 8018c4a:	70fb      	strb	r3, [r7, #3]
 8018c4c:	4613      	mov	r3, r2
 8018c4e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018c50:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018c54:	2124      	movs	r1, #36	; 0x24
 8018c56:	2022      	movs	r0, #34	; 0x22
 8018c58:	f7f7 fbd4 	bl	8010404 <pbuf_alloc>
 8018c5c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018c5e:	69fb      	ldr	r3, [r7, #28]
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d04c      	beq.n	8018cfe <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8018c64:	69fb      	ldr	r3, [r7, #28]
 8018c66:	895b      	ldrh	r3, [r3, #10]
 8018c68:	2b23      	cmp	r3, #35	; 0x23
 8018c6a:	d806      	bhi.n	8018c7a <icmp_send_response+0x3a>
 8018c6c:	4b26      	ldr	r3, [pc, #152]	; (8018d08 <icmp_send_response+0xc8>)
 8018c6e:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8018c72:	4926      	ldr	r1, [pc, #152]	; (8018d0c <icmp_send_response+0xcc>)
 8018c74:	4826      	ldr	r0, [pc, #152]	; (8018d10 <icmp_send_response+0xd0>)
 8018c76:	f001 fe5d 	bl	801a934 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8018c7a:	687b      	ldr	r3, [r7, #4]
 8018c7c:	685b      	ldr	r3, [r3, #4]
 8018c7e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018c80:	69fb      	ldr	r3, [r7, #28]
 8018c82:	685b      	ldr	r3, [r3, #4]
 8018c84:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8018c86:	697b      	ldr	r3, [r7, #20]
 8018c88:	78fa      	ldrb	r2, [r7, #3]
 8018c8a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018c8c:	697b      	ldr	r3, [r7, #20]
 8018c8e:	78ba      	ldrb	r2, [r7, #2]
 8018c90:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8018c92:	697b      	ldr	r3, [r7, #20]
 8018c94:	2200      	movs	r2, #0
 8018c96:	711a      	strb	r2, [r3, #4]
 8018c98:	2200      	movs	r2, #0
 8018c9a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018c9c:	697b      	ldr	r3, [r7, #20]
 8018c9e:	2200      	movs	r2, #0
 8018ca0:	719a      	strb	r2, [r3, #6]
 8018ca2:	2200      	movs	r2, #0
 8018ca4:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8018ca6:	69fb      	ldr	r3, [r7, #28]
 8018ca8:	685b      	ldr	r3, [r3, #4]
 8018caa:	f103 0008 	add.w	r0, r3, #8
 8018cae:	687b      	ldr	r3, [r7, #4]
 8018cb0:	685b      	ldr	r3, [r3, #4]
 8018cb2:	221c      	movs	r2, #28
 8018cb4:	4619      	mov	r1, r3
 8018cb6:	f001 fd2d 	bl	801a714 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8018cba:	69bb      	ldr	r3, [r7, #24]
 8018cbc:	68db      	ldr	r3, [r3, #12]
 8018cbe:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8018cc0:	f107 030c 	add.w	r3, r7, #12
 8018cc4:	4618      	mov	r0, r3
 8018cc6:	f000 f825 	bl	8018d14 <ip4_route>
 8018cca:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018ccc:	693b      	ldr	r3, [r7, #16]
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	d011      	beq.n	8018cf6 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8018cd2:	697b      	ldr	r3, [r7, #20]
 8018cd4:	2200      	movs	r2, #0
 8018cd6:	709a      	strb	r2, [r3, #2]
 8018cd8:	2200      	movs	r2, #0
 8018cda:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018cdc:	f107 020c 	add.w	r2, r7, #12
 8018ce0:	693b      	ldr	r3, [r7, #16]
 8018ce2:	9302      	str	r3, [sp, #8]
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	9301      	str	r3, [sp, #4]
 8018ce8:	2300      	movs	r3, #0
 8018cea:	9300      	str	r3, [sp, #0]
 8018cec:	23ff      	movs	r3, #255	; 0xff
 8018cee:	2100      	movs	r1, #0
 8018cf0:	69f8      	ldr	r0, [r7, #28]
 8018cf2:	f000 f9cd 	bl	8019090 <ip4_output_if>
  }
  pbuf_free(q);
 8018cf6:	69f8      	ldr	r0, [r7, #28]
 8018cf8:	f7f7 fe68 	bl	80109cc <pbuf_free>
 8018cfc:	e000      	b.n	8018d00 <icmp_send_response+0xc0>
    return;
 8018cfe:	bf00      	nop
}
 8018d00:	3720      	adds	r7, #32
 8018d02:	46bd      	mov	sp, r7
 8018d04:	bd80      	pop	{r7, pc}
 8018d06:	bf00      	nop
 8018d08:	0801ec34 	.word	0x0801ec34
 8018d0c:	0801ed00 	.word	0x0801ed00
 8018d10:	0801eca4 	.word	0x0801eca4

08018d14 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8018d14:	b480      	push	{r7}
 8018d16:	b085      	sub	sp, #20
 8018d18:	af00      	add	r7, sp, #0
 8018d1a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018d1c:	4b33      	ldr	r3, [pc, #204]	; (8018dec <ip4_route+0xd8>)
 8018d1e:	681b      	ldr	r3, [r3, #0]
 8018d20:	60fb      	str	r3, [r7, #12]
 8018d22:	e036      	b.n	8018d92 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018d24:	68fb      	ldr	r3, [r7, #12]
 8018d26:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018d2a:	f003 0301 	and.w	r3, r3, #1
 8018d2e:	b2db      	uxtb	r3, r3
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d02b      	beq.n	8018d8c <ip4_route+0x78>
 8018d34:	68fb      	ldr	r3, [r7, #12]
 8018d36:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018d3a:	089b      	lsrs	r3, r3, #2
 8018d3c:	f003 0301 	and.w	r3, r3, #1
 8018d40:	b2db      	uxtb	r3, r3
 8018d42:	2b00      	cmp	r3, #0
 8018d44:	d022      	beq.n	8018d8c <ip4_route+0x78>
 8018d46:	68fb      	ldr	r3, [r7, #12]
 8018d48:	3304      	adds	r3, #4
 8018d4a:	681b      	ldr	r3, [r3, #0]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d01d      	beq.n	8018d8c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	681a      	ldr	r2, [r3, #0]
 8018d54:	68fb      	ldr	r3, [r7, #12]
 8018d56:	3304      	adds	r3, #4
 8018d58:	681b      	ldr	r3, [r3, #0]
 8018d5a:	405a      	eors	r2, r3
 8018d5c:	68fb      	ldr	r3, [r7, #12]
 8018d5e:	3308      	adds	r3, #8
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	4013      	ands	r3, r2
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d101      	bne.n	8018d6c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	e038      	b.n	8018dde <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8018d6c:	68fb      	ldr	r3, [r7, #12]
 8018d6e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018d72:	f003 0302 	and.w	r3, r3, #2
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d108      	bne.n	8018d8c <ip4_route+0x78>
 8018d7a:	687b      	ldr	r3, [r7, #4]
 8018d7c:	681a      	ldr	r2, [r3, #0]
 8018d7e:	68fb      	ldr	r3, [r7, #12]
 8018d80:	330c      	adds	r3, #12
 8018d82:	681b      	ldr	r3, [r3, #0]
 8018d84:	429a      	cmp	r2, r3
 8018d86:	d101      	bne.n	8018d8c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018d88:	68fb      	ldr	r3, [r7, #12]
 8018d8a:	e028      	b.n	8018dde <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018d8c:	68fb      	ldr	r3, [r7, #12]
 8018d8e:	681b      	ldr	r3, [r3, #0]
 8018d90:	60fb      	str	r3, [r7, #12]
 8018d92:	68fb      	ldr	r3, [r7, #12]
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d1c5      	bne.n	8018d24 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018d98:	4b15      	ldr	r3, [pc, #84]	; (8018df0 <ip4_route+0xdc>)
 8018d9a:	681b      	ldr	r3, [r3, #0]
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d01a      	beq.n	8018dd6 <ip4_route+0xc2>
 8018da0:	4b13      	ldr	r3, [pc, #76]	; (8018df0 <ip4_route+0xdc>)
 8018da2:	681b      	ldr	r3, [r3, #0]
 8018da4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018da8:	f003 0301 	and.w	r3, r3, #1
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	d012      	beq.n	8018dd6 <ip4_route+0xc2>
 8018db0:	4b0f      	ldr	r3, [pc, #60]	; (8018df0 <ip4_route+0xdc>)
 8018db2:	681b      	ldr	r3, [r3, #0]
 8018db4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018db8:	f003 0304 	and.w	r3, r3, #4
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	d00a      	beq.n	8018dd6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018dc0:	4b0b      	ldr	r3, [pc, #44]	; (8018df0 <ip4_route+0xdc>)
 8018dc2:	681b      	ldr	r3, [r3, #0]
 8018dc4:	3304      	adds	r3, #4
 8018dc6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d004      	beq.n	8018dd6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018dcc:	687b      	ldr	r3, [r7, #4]
 8018dce:	681b      	ldr	r3, [r3, #0]
 8018dd0:	b2db      	uxtb	r3, r3
 8018dd2:	2b7f      	cmp	r3, #127	; 0x7f
 8018dd4:	d101      	bne.n	8018dda <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8018dd6:	2300      	movs	r3, #0
 8018dd8:	e001      	b.n	8018dde <ip4_route+0xca>
  }

  return netif_default;
 8018dda:	4b05      	ldr	r3, [pc, #20]	; (8018df0 <ip4_route+0xdc>)
 8018ddc:	681b      	ldr	r3, [r3, #0]
}
 8018dde:	4618      	mov	r0, r3
 8018de0:	3714      	adds	r7, #20
 8018de2:	46bd      	mov	sp, r7
 8018de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018de8:	4770      	bx	lr
 8018dea:	bf00      	nop
 8018dec:	2000dabc 	.word	0x2000dabc
 8018df0:	2000dac0 	.word	0x2000dac0

08018df4 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8018df4:	b580      	push	{r7, lr}
 8018df6:	b082      	sub	sp, #8
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018e02:	f003 0301 	and.w	r3, r3, #1
 8018e06:	b2db      	uxtb	r3, r3
 8018e08:	2b00      	cmp	r3, #0
 8018e0a:	d016      	beq.n	8018e3a <ip4_input_accept+0x46>
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	3304      	adds	r3, #4
 8018e10:	681b      	ldr	r3, [r3, #0]
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	d011      	beq.n	8018e3a <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018e16:	4b0b      	ldr	r3, [pc, #44]	; (8018e44 <ip4_input_accept+0x50>)
 8018e18:	695a      	ldr	r2, [r3, #20]
 8018e1a:	687b      	ldr	r3, [r7, #4]
 8018e1c:	3304      	adds	r3, #4
 8018e1e:	681b      	ldr	r3, [r3, #0]
 8018e20:	429a      	cmp	r2, r3
 8018e22:	d008      	beq.n	8018e36 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8018e24:	4b07      	ldr	r3, [pc, #28]	; (8018e44 <ip4_input_accept+0x50>)
 8018e26:	695b      	ldr	r3, [r3, #20]
 8018e28:	6879      	ldr	r1, [r7, #4]
 8018e2a:	4618      	mov	r0, r3
 8018e2c:	f000 fa08 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018e30:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	d001      	beq.n	8018e3a <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8018e36:	2301      	movs	r3, #1
 8018e38:	e000      	b.n	8018e3c <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018e3a:	2300      	movs	r3, #0
}
 8018e3c:	4618      	mov	r0, r3
 8018e3e:	3708      	adds	r7, #8
 8018e40:	46bd      	mov	sp, r7
 8018e42:	bd80      	pop	{r7, pc}
 8018e44:	2000a374 	.word	0x2000a374

08018e48 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8018e48:	b580      	push	{r7, lr}
 8018e4a:	b086      	sub	sp, #24
 8018e4c:	af00      	add	r7, sp, #0
 8018e4e:	6078      	str	r0, [r7, #4]
 8018e50:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	685b      	ldr	r3, [r3, #4]
 8018e56:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8018e58:	697b      	ldr	r3, [r7, #20]
 8018e5a:	781b      	ldrb	r3, [r3, #0]
 8018e5c:	091b      	lsrs	r3, r3, #4
 8018e5e:	b2db      	uxtb	r3, r3
 8018e60:	2b04      	cmp	r3, #4
 8018e62:	d004      	beq.n	8018e6e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8018e64:	6878      	ldr	r0, [r7, #4]
 8018e66:	f7f7 fdb1 	bl	80109cc <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8018e6a:	2300      	movs	r3, #0
 8018e6c:	e107      	b.n	801907e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8018e6e:	697b      	ldr	r3, [r7, #20]
 8018e70:	781b      	ldrb	r3, [r3, #0]
 8018e72:	f003 030f 	and.w	r3, r3, #15
 8018e76:	b2db      	uxtb	r3, r3
 8018e78:	009b      	lsls	r3, r3, #2
 8018e7a:	b2db      	uxtb	r3, r3
 8018e7c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8018e7e:	697b      	ldr	r3, [r7, #20]
 8018e80:	885b      	ldrh	r3, [r3, #2]
 8018e82:	b29b      	uxth	r3, r3
 8018e84:	4618      	mov	r0, r3
 8018e86:	f7f6 fa59 	bl	800f33c <lwip_htons>
 8018e8a:	4603      	mov	r3, r0
 8018e8c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	891b      	ldrh	r3, [r3, #8]
 8018e92:	89ba      	ldrh	r2, [r7, #12]
 8018e94:	429a      	cmp	r2, r3
 8018e96:	d204      	bcs.n	8018ea2 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018e98:	89bb      	ldrh	r3, [r7, #12]
 8018e9a:	4619      	mov	r1, r3
 8018e9c:	6878      	ldr	r0, [r7, #4]
 8018e9e:	f7f7 fc0f 	bl	80106c0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8018ea2:	687b      	ldr	r3, [r7, #4]
 8018ea4:	895b      	ldrh	r3, [r3, #10]
 8018ea6:	89fa      	ldrh	r2, [r7, #14]
 8018ea8:	429a      	cmp	r2, r3
 8018eaa:	d807      	bhi.n	8018ebc <ip4_input+0x74>
 8018eac:	687b      	ldr	r3, [r7, #4]
 8018eae:	891b      	ldrh	r3, [r3, #8]
 8018eb0:	89ba      	ldrh	r2, [r7, #12]
 8018eb2:	429a      	cmp	r2, r3
 8018eb4:	d802      	bhi.n	8018ebc <ip4_input+0x74>
 8018eb6:	89fb      	ldrh	r3, [r7, #14]
 8018eb8:	2b13      	cmp	r3, #19
 8018eba:	d804      	bhi.n	8018ec6 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018ebc:	6878      	ldr	r0, [r7, #4]
 8018ebe:	f7f7 fd85 	bl	80109cc <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8018ec2:	2300      	movs	r3, #0
 8018ec4:	e0db      	b.n	801907e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8018ec6:	697b      	ldr	r3, [r7, #20]
 8018ec8:	691b      	ldr	r3, [r3, #16]
 8018eca:	4a6f      	ldr	r2, [pc, #444]	; (8019088 <ip4_input+0x240>)
 8018ecc:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8018ece:	697b      	ldr	r3, [r7, #20]
 8018ed0:	68db      	ldr	r3, [r3, #12]
 8018ed2:	4a6d      	ldr	r2, [pc, #436]	; (8019088 <ip4_input+0x240>)
 8018ed4:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018ed6:	4b6c      	ldr	r3, [pc, #432]	; (8019088 <ip4_input+0x240>)
 8018ed8:	695b      	ldr	r3, [r3, #20]
 8018eda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018ede:	2be0      	cmp	r3, #224	; 0xe0
 8018ee0:	d112      	bne.n	8018f08 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8018ee2:	683b      	ldr	r3, [r7, #0]
 8018ee4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018ee8:	f003 0301 	and.w	r3, r3, #1
 8018eec:	b2db      	uxtb	r3, r3
 8018eee:	2b00      	cmp	r3, #0
 8018ef0:	d007      	beq.n	8018f02 <ip4_input+0xba>
 8018ef2:	683b      	ldr	r3, [r7, #0]
 8018ef4:	3304      	adds	r3, #4
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d002      	beq.n	8018f02 <ip4_input+0xba>
      netif = inp;
 8018efc:	683b      	ldr	r3, [r7, #0]
 8018efe:	613b      	str	r3, [r7, #16]
 8018f00:	e02a      	b.n	8018f58 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018f02:	2300      	movs	r3, #0
 8018f04:	613b      	str	r3, [r7, #16]
 8018f06:	e027      	b.n	8018f58 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018f08:	6838      	ldr	r0, [r7, #0]
 8018f0a:	f7ff ff73 	bl	8018df4 <ip4_input_accept>
 8018f0e:	4603      	mov	r3, r0
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d002      	beq.n	8018f1a <ip4_input+0xd2>
      netif = inp;
 8018f14:	683b      	ldr	r3, [r7, #0]
 8018f16:	613b      	str	r3, [r7, #16]
 8018f18:	e01e      	b.n	8018f58 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018f1a:	2300      	movs	r3, #0
 8018f1c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018f1e:	4b5a      	ldr	r3, [pc, #360]	; (8019088 <ip4_input+0x240>)
 8018f20:	695b      	ldr	r3, [r3, #20]
 8018f22:	b2db      	uxtb	r3, r3
 8018f24:	2b7f      	cmp	r3, #127	; 0x7f
 8018f26:	d017      	beq.n	8018f58 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018f28:	4b58      	ldr	r3, [pc, #352]	; (801908c <ip4_input+0x244>)
 8018f2a:	681b      	ldr	r3, [r3, #0]
 8018f2c:	613b      	str	r3, [r7, #16]
 8018f2e:	e00e      	b.n	8018f4e <ip4_input+0x106>
          if (netif == inp) {
 8018f30:	693a      	ldr	r2, [r7, #16]
 8018f32:	683b      	ldr	r3, [r7, #0]
 8018f34:	429a      	cmp	r2, r3
 8018f36:	d006      	beq.n	8018f46 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018f38:	6938      	ldr	r0, [r7, #16]
 8018f3a:	f7ff ff5b 	bl	8018df4 <ip4_input_accept>
 8018f3e:	4603      	mov	r3, r0
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d108      	bne.n	8018f56 <ip4_input+0x10e>
 8018f44:	e000      	b.n	8018f48 <ip4_input+0x100>
            continue;
 8018f46:	bf00      	nop
        NETIF_FOREACH(netif) {
 8018f48:	693b      	ldr	r3, [r7, #16]
 8018f4a:	681b      	ldr	r3, [r3, #0]
 8018f4c:	613b      	str	r3, [r7, #16]
 8018f4e:	693b      	ldr	r3, [r7, #16]
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d1ed      	bne.n	8018f30 <ip4_input+0xe8>
 8018f54:	e000      	b.n	8018f58 <ip4_input+0x110>
            break;
 8018f56:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018f58:	4b4b      	ldr	r3, [pc, #300]	; (8019088 <ip4_input+0x240>)
 8018f5a:	691b      	ldr	r3, [r3, #16]
 8018f5c:	6839      	ldr	r1, [r7, #0]
 8018f5e:	4618      	mov	r0, r3
 8018f60:	f000 f96e 	bl	8019240 <ip4_addr_isbroadcast_u32>
 8018f64:	4603      	mov	r3, r0
 8018f66:	2b00      	cmp	r3, #0
 8018f68:	d105      	bne.n	8018f76 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8018f6a:	4b47      	ldr	r3, [pc, #284]	; (8019088 <ip4_input+0x240>)
 8018f6c:	691b      	ldr	r3, [r3, #16]
 8018f6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018f72:	2be0      	cmp	r3, #224	; 0xe0
 8018f74:	d104      	bne.n	8018f80 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8018f76:	6878      	ldr	r0, [r7, #4]
 8018f78:	f7f7 fd28 	bl	80109cc <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	e07e      	b.n	801907e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8018f80:	693b      	ldr	r3, [r7, #16]
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d104      	bne.n	8018f90 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8018f86:	6878      	ldr	r0, [r7, #4]
 8018f88:	f7f7 fd20 	bl	80109cc <pbuf_free>
    return ERR_OK;
 8018f8c:	2300      	movs	r3, #0
 8018f8e:	e076      	b.n	801907e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018f90:	697b      	ldr	r3, [r7, #20]
 8018f92:	88db      	ldrh	r3, [r3, #6]
 8018f94:	b29b      	uxth	r3, r3
 8018f96:	461a      	mov	r2, r3
 8018f98:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018f9c:	4013      	ands	r3, r2
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d00b      	beq.n	8018fba <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8018fa2:	6878      	ldr	r0, [r7, #4]
 8018fa4:	f000 fc92 	bl	80198cc <ip4_reass>
 8018fa8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018faa:	687b      	ldr	r3, [r7, #4]
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	d101      	bne.n	8018fb4 <ip4_input+0x16c>
      return ERR_OK;
 8018fb0:	2300      	movs	r3, #0
 8018fb2:	e064      	b.n	801907e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	685b      	ldr	r3, [r3, #4]
 8018fb8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018fba:	4a33      	ldr	r2, [pc, #204]	; (8019088 <ip4_input+0x240>)
 8018fbc:	693b      	ldr	r3, [r7, #16]
 8018fbe:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018fc0:	4a31      	ldr	r2, [pc, #196]	; (8019088 <ip4_input+0x240>)
 8018fc2:	683b      	ldr	r3, [r7, #0]
 8018fc4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8018fc6:	4a30      	ldr	r2, [pc, #192]	; (8019088 <ip4_input+0x240>)
 8018fc8:	697b      	ldr	r3, [r7, #20]
 8018fca:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018fcc:	697b      	ldr	r3, [r7, #20]
 8018fce:	781b      	ldrb	r3, [r3, #0]
 8018fd0:	f003 030f 	and.w	r3, r3, #15
 8018fd4:	b2db      	uxtb	r3, r3
 8018fd6:	009b      	lsls	r3, r3, #2
 8018fd8:	b2db      	uxtb	r3, r3
 8018fda:	b29a      	uxth	r2, r3
 8018fdc:	4b2a      	ldr	r3, [pc, #168]	; (8019088 <ip4_input+0x240>)
 8018fde:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018fe0:	89fb      	ldrh	r3, [r7, #14]
 8018fe2:	4619      	mov	r1, r3
 8018fe4:	6878      	ldr	r0, [r7, #4]
 8018fe6:	f7f7 fc6b 	bl	80108c0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018fea:	697b      	ldr	r3, [r7, #20]
 8018fec:	7a5b      	ldrb	r3, [r3, #9]
 8018fee:	2b11      	cmp	r3, #17
 8018ff0:	d006      	beq.n	8019000 <ip4_input+0x1b8>
 8018ff2:	2b11      	cmp	r3, #17
 8018ff4:	dc13      	bgt.n	801901e <ip4_input+0x1d6>
 8018ff6:	2b01      	cmp	r3, #1
 8018ff8:	d00c      	beq.n	8019014 <ip4_input+0x1cc>
 8018ffa:	2b06      	cmp	r3, #6
 8018ffc:	d005      	beq.n	801900a <ip4_input+0x1c2>
 8018ffe:	e00e      	b.n	801901e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8019000:	6839      	ldr	r1, [r7, #0]
 8019002:	6878      	ldr	r0, [r7, #4]
 8019004:	f7fe f970 	bl	80172e8 <udp_input>
        break;
 8019008:	e026      	b.n	8019058 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801900a:	6839      	ldr	r1, [r7, #0]
 801900c:	6878      	ldr	r0, [r7, #4]
 801900e:	f7f9 fd29 	bl	8012a64 <tcp_input>
        break;
 8019012:	e021      	b.n	8019058 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8019014:	6839      	ldr	r1, [r7, #0]
 8019016:	6878      	ldr	r0, [r7, #4]
 8019018:	f7ff fcee 	bl	80189f8 <icmp_input>
        break;
 801901c:	e01c      	b.n	8019058 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801901e:	4b1a      	ldr	r3, [pc, #104]	; (8019088 <ip4_input+0x240>)
 8019020:	695b      	ldr	r3, [r3, #20]
 8019022:	6939      	ldr	r1, [r7, #16]
 8019024:	4618      	mov	r0, r3
 8019026:	f000 f90b 	bl	8019240 <ip4_addr_isbroadcast_u32>
 801902a:	4603      	mov	r3, r0
 801902c:	2b00      	cmp	r3, #0
 801902e:	d10f      	bne.n	8019050 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019030:	4b15      	ldr	r3, [pc, #84]	; (8019088 <ip4_input+0x240>)
 8019032:	695b      	ldr	r3, [r3, #20]
 8019034:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8019038:	2be0      	cmp	r3, #224	; 0xe0
 801903a:	d009      	beq.n	8019050 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801903c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8019040:	4619      	mov	r1, r3
 8019042:	6878      	ldr	r0, [r7, #4]
 8019044:	f7f7 fcaf 	bl	80109a6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8019048:	2102      	movs	r1, #2
 801904a:	6878      	ldr	r0, [r7, #4]
 801904c:	f7ff fdd8 	bl	8018c00 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8019050:	6878      	ldr	r0, [r7, #4]
 8019052:	f7f7 fcbb 	bl	80109cc <pbuf_free>
        break;
 8019056:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8019058:	4b0b      	ldr	r3, [pc, #44]	; (8019088 <ip4_input+0x240>)
 801905a:	2200      	movs	r2, #0
 801905c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801905e:	4b0a      	ldr	r3, [pc, #40]	; (8019088 <ip4_input+0x240>)
 8019060:	2200      	movs	r2, #0
 8019062:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8019064:	4b08      	ldr	r3, [pc, #32]	; (8019088 <ip4_input+0x240>)
 8019066:	2200      	movs	r2, #0
 8019068:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801906a:	4b07      	ldr	r3, [pc, #28]	; (8019088 <ip4_input+0x240>)
 801906c:	2200      	movs	r2, #0
 801906e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019070:	4b05      	ldr	r3, [pc, #20]	; (8019088 <ip4_input+0x240>)
 8019072:	2200      	movs	r2, #0
 8019074:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8019076:	4b04      	ldr	r3, [pc, #16]	; (8019088 <ip4_input+0x240>)
 8019078:	2200      	movs	r2, #0
 801907a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801907c:	2300      	movs	r3, #0
}
 801907e:	4618      	mov	r0, r3
 8019080:	3718      	adds	r7, #24
 8019082:	46bd      	mov	sp, r7
 8019084:	bd80      	pop	{r7, pc}
 8019086:	bf00      	nop
 8019088:	2000a374 	.word	0x2000a374
 801908c:	2000dabc 	.word	0x2000dabc

08019090 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8019090:	b580      	push	{r7, lr}
 8019092:	b08a      	sub	sp, #40	; 0x28
 8019094:	af04      	add	r7, sp, #16
 8019096:	60f8      	str	r0, [r7, #12]
 8019098:	60b9      	str	r1, [r7, #8]
 801909a:	607a      	str	r2, [r7, #4]
 801909c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801909e:	68bb      	ldr	r3, [r7, #8]
 80190a0:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	2b00      	cmp	r3, #0
 80190a6:	d009      	beq.n	80190bc <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80190a8:	68bb      	ldr	r3, [r7, #8]
 80190aa:	2b00      	cmp	r3, #0
 80190ac:	d003      	beq.n	80190b6 <ip4_output_if+0x26>
 80190ae:	68bb      	ldr	r3, [r7, #8]
 80190b0:	681b      	ldr	r3, [r3, #0]
 80190b2:	2b00      	cmp	r3, #0
 80190b4:	d102      	bne.n	80190bc <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80190b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190b8:	3304      	adds	r3, #4
 80190ba:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80190bc:	78fa      	ldrb	r2, [r7, #3]
 80190be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190c0:	9302      	str	r3, [sp, #8]
 80190c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80190c6:	9301      	str	r3, [sp, #4]
 80190c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80190cc:	9300      	str	r3, [sp, #0]
 80190ce:	4613      	mov	r3, r2
 80190d0:	687a      	ldr	r2, [r7, #4]
 80190d2:	6979      	ldr	r1, [r7, #20]
 80190d4:	68f8      	ldr	r0, [r7, #12]
 80190d6:	f000 f805 	bl	80190e4 <ip4_output_if_src>
 80190da:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80190dc:	4618      	mov	r0, r3
 80190de:	3718      	adds	r7, #24
 80190e0:	46bd      	mov	sp, r7
 80190e2:	bd80      	pop	{r7, pc}

080190e4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80190e4:	b580      	push	{r7, lr}
 80190e6:	b088      	sub	sp, #32
 80190e8:	af00      	add	r7, sp, #0
 80190ea:	60f8      	str	r0, [r7, #12]
 80190ec:	60b9      	str	r1, [r7, #8]
 80190ee:	607a      	str	r2, [r7, #4]
 80190f0:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80190f2:	68fb      	ldr	r3, [r7, #12]
 80190f4:	7b9b      	ldrb	r3, [r3, #14]
 80190f6:	2b01      	cmp	r3, #1
 80190f8:	d006      	beq.n	8019108 <ip4_output_if_src+0x24>
 80190fa:	4b4b      	ldr	r3, [pc, #300]	; (8019228 <ip4_output_if_src+0x144>)
 80190fc:	f44f 7255 	mov.w	r2, #852	; 0x354
 8019100:	494a      	ldr	r1, [pc, #296]	; (801922c <ip4_output_if_src+0x148>)
 8019102:	484b      	ldr	r0, [pc, #300]	; (8019230 <ip4_output_if_src+0x14c>)
 8019104:	f001 fc16 	bl	801a934 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	2b00      	cmp	r3, #0
 801910c:	d060      	beq.n	80191d0 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801910e:	2314      	movs	r3, #20
 8019110:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8019112:	2114      	movs	r1, #20
 8019114:	68f8      	ldr	r0, [r7, #12]
 8019116:	f7f7 fbc3 	bl	80108a0 <pbuf_add_header>
 801911a:	4603      	mov	r3, r0
 801911c:	2b00      	cmp	r3, #0
 801911e:	d002      	beq.n	8019126 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019120:	f06f 0301 	mvn.w	r3, #1
 8019124:	e07c      	b.n	8019220 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8019126:	68fb      	ldr	r3, [r7, #12]
 8019128:	685b      	ldr	r3, [r3, #4]
 801912a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801912c:	68fb      	ldr	r3, [r7, #12]
 801912e:	895b      	ldrh	r3, [r3, #10]
 8019130:	2b13      	cmp	r3, #19
 8019132:	d806      	bhi.n	8019142 <ip4_output_if_src+0x5e>
 8019134:	4b3c      	ldr	r3, [pc, #240]	; (8019228 <ip4_output_if_src+0x144>)
 8019136:	f44f 7262 	mov.w	r2, #904	; 0x388
 801913a:	493e      	ldr	r1, [pc, #248]	; (8019234 <ip4_output_if_src+0x150>)
 801913c:	483c      	ldr	r0, [pc, #240]	; (8019230 <ip4_output_if_src+0x14c>)
 801913e:	f001 fbf9 	bl	801a934 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8019142:	69fb      	ldr	r3, [r7, #28]
 8019144:	78fa      	ldrb	r2, [r7, #3]
 8019146:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8019148:	69fb      	ldr	r3, [r7, #28]
 801914a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801914e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	681a      	ldr	r2, [r3, #0]
 8019154:	69fb      	ldr	r3, [r7, #28]
 8019156:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8019158:	8b7b      	ldrh	r3, [r7, #26]
 801915a:	089b      	lsrs	r3, r3, #2
 801915c:	b29b      	uxth	r3, r3
 801915e:	b2db      	uxtb	r3, r3
 8019160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019164:	b2da      	uxtb	r2, r3
 8019166:	69fb      	ldr	r3, [r7, #28]
 8019168:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801916a:	69fb      	ldr	r3, [r7, #28]
 801916c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019170:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019172:	68fb      	ldr	r3, [r7, #12]
 8019174:	891b      	ldrh	r3, [r3, #8]
 8019176:	4618      	mov	r0, r3
 8019178:	f7f6 f8e0 	bl	800f33c <lwip_htons>
 801917c:	4603      	mov	r3, r0
 801917e:	461a      	mov	r2, r3
 8019180:	69fb      	ldr	r3, [r7, #28]
 8019182:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019184:	69fb      	ldr	r3, [r7, #28]
 8019186:	2200      	movs	r2, #0
 8019188:	719a      	strb	r2, [r3, #6]
 801918a:	2200      	movs	r2, #0
 801918c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801918e:	4b2a      	ldr	r3, [pc, #168]	; (8019238 <ip4_output_if_src+0x154>)
 8019190:	881b      	ldrh	r3, [r3, #0]
 8019192:	4618      	mov	r0, r3
 8019194:	f7f6 f8d2 	bl	800f33c <lwip_htons>
 8019198:	4603      	mov	r3, r0
 801919a:	461a      	mov	r2, r3
 801919c:	69fb      	ldr	r3, [r7, #28]
 801919e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80191a0:	4b25      	ldr	r3, [pc, #148]	; (8019238 <ip4_output_if_src+0x154>)
 80191a2:	881b      	ldrh	r3, [r3, #0]
 80191a4:	3301      	adds	r3, #1
 80191a6:	b29a      	uxth	r2, r3
 80191a8:	4b23      	ldr	r3, [pc, #140]	; (8019238 <ip4_output_if_src+0x154>)
 80191aa:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80191ac:	68bb      	ldr	r3, [r7, #8]
 80191ae:	2b00      	cmp	r3, #0
 80191b0:	d104      	bne.n	80191bc <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80191b2:	4b22      	ldr	r3, [pc, #136]	; (801923c <ip4_output_if_src+0x158>)
 80191b4:	681a      	ldr	r2, [r3, #0]
 80191b6:	69fb      	ldr	r3, [r7, #28]
 80191b8:	60da      	str	r2, [r3, #12]
 80191ba:	e003      	b.n	80191c4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80191bc:	68bb      	ldr	r3, [r7, #8]
 80191be:	681a      	ldr	r2, [r3, #0]
 80191c0:	69fb      	ldr	r3, [r7, #28]
 80191c2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80191c4:	69fb      	ldr	r3, [r7, #28]
 80191c6:	2200      	movs	r2, #0
 80191c8:	729a      	strb	r2, [r3, #10]
 80191ca:	2200      	movs	r2, #0
 80191cc:	72da      	strb	r2, [r3, #11]
 80191ce:	e00f      	b.n	80191f0 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80191d0:	68fb      	ldr	r3, [r7, #12]
 80191d2:	895b      	ldrh	r3, [r3, #10]
 80191d4:	2b13      	cmp	r3, #19
 80191d6:	d802      	bhi.n	80191de <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80191d8:	f06f 0301 	mvn.w	r3, #1
 80191dc:	e020      	b.n	8019220 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80191de:	68fb      	ldr	r3, [r7, #12]
 80191e0:	685b      	ldr	r3, [r3, #4]
 80191e2:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80191e4:	69fb      	ldr	r3, [r7, #28]
 80191e6:	691b      	ldr	r3, [r3, #16]
 80191e8:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80191ea:	f107 0314 	add.w	r3, r7, #20
 80191ee:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80191f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	d00c      	beq.n	8019212 <ip4_output_if_src+0x12e>
 80191f8:	68fb      	ldr	r3, [r7, #12]
 80191fa:	891a      	ldrh	r2, [r3, #8]
 80191fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019200:	429a      	cmp	r2, r3
 8019202:	d906      	bls.n	8019212 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019204:	687a      	ldr	r2, [r7, #4]
 8019206:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019208:	68f8      	ldr	r0, [r7, #12]
 801920a:	f000 fd53 	bl	8019cb4 <ip4_frag>
 801920e:	4603      	mov	r3, r0
 8019210:	e006      	b.n	8019220 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8019212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019214:	695b      	ldr	r3, [r3, #20]
 8019216:	687a      	ldr	r2, [r7, #4]
 8019218:	68f9      	ldr	r1, [r7, #12]
 801921a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801921c:	4798      	blx	r3
 801921e:	4603      	mov	r3, r0
}
 8019220:	4618      	mov	r0, r3
 8019222:	3720      	adds	r7, #32
 8019224:	46bd      	mov	sp, r7
 8019226:	bd80      	pop	{r7, pc}
 8019228:	0801ed2c 	.word	0x0801ed2c
 801922c:	0801ed60 	.word	0x0801ed60
 8019230:	0801ed6c 	.word	0x0801ed6c
 8019234:	0801ed94 	.word	0x0801ed94
 8019238:	2000dc1a 	.word	0x2000dc1a
 801923c:	0801f1b4 	.word	0x0801f1b4

08019240 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8019240:	b480      	push	{r7}
 8019242:	b085      	sub	sp, #20
 8019244:	af00      	add	r7, sp, #0
 8019246:	6078      	str	r0, [r7, #4]
 8019248:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801924e:	687b      	ldr	r3, [r7, #4]
 8019250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019254:	d002      	beq.n	801925c <ip4_addr_isbroadcast_u32+0x1c>
 8019256:	687b      	ldr	r3, [r7, #4]
 8019258:	2b00      	cmp	r3, #0
 801925a:	d101      	bne.n	8019260 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801925c:	2301      	movs	r3, #1
 801925e:	e02a      	b.n	80192b6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8019260:	683b      	ldr	r3, [r7, #0]
 8019262:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019266:	f003 0302 	and.w	r3, r3, #2
 801926a:	2b00      	cmp	r3, #0
 801926c:	d101      	bne.n	8019272 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801926e:	2300      	movs	r3, #0
 8019270:	e021      	b.n	80192b6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8019272:	683b      	ldr	r3, [r7, #0]
 8019274:	3304      	adds	r3, #4
 8019276:	681b      	ldr	r3, [r3, #0]
 8019278:	687a      	ldr	r2, [r7, #4]
 801927a:	429a      	cmp	r2, r3
 801927c:	d101      	bne.n	8019282 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801927e:	2300      	movs	r3, #0
 8019280:	e019      	b.n	80192b6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019282:	68fa      	ldr	r2, [r7, #12]
 8019284:	683b      	ldr	r3, [r7, #0]
 8019286:	3304      	adds	r3, #4
 8019288:	681b      	ldr	r3, [r3, #0]
 801928a:	405a      	eors	r2, r3
 801928c:	683b      	ldr	r3, [r7, #0]
 801928e:	3308      	adds	r3, #8
 8019290:	681b      	ldr	r3, [r3, #0]
 8019292:	4013      	ands	r3, r2
 8019294:	2b00      	cmp	r3, #0
 8019296:	d10d      	bne.n	80192b4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019298:	683b      	ldr	r3, [r7, #0]
 801929a:	3308      	adds	r3, #8
 801929c:	681b      	ldr	r3, [r3, #0]
 801929e:	43da      	mvns	r2, r3
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80192a4:	683b      	ldr	r3, [r7, #0]
 80192a6:	3308      	adds	r3, #8
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80192ac:	429a      	cmp	r2, r3
 80192ae:	d101      	bne.n	80192b4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80192b0:	2301      	movs	r3, #1
 80192b2:	e000      	b.n	80192b6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80192b4:	2300      	movs	r3, #0
  }
}
 80192b6:	4618      	mov	r0, r3
 80192b8:	3714      	adds	r7, #20
 80192ba:	46bd      	mov	sp, r7
 80192bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192c0:	4770      	bx	lr
	...

080192c4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80192c4:	b580      	push	{r7, lr}
 80192c6:	b084      	sub	sp, #16
 80192c8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80192ca:	2300      	movs	r3, #0
 80192cc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80192ce:	4b12      	ldr	r3, [pc, #72]	; (8019318 <ip_reass_tmr+0x54>)
 80192d0:	681b      	ldr	r3, [r3, #0]
 80192d2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80192d4:	e018      	b.n	8019308 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80192d6:	68fb      	ldr	r3, [r7, #12]
 80192d8:	7fdb      	ldrb	r3, [r3, #31]
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d00b      	beq.n	80192f6 <ip_reass_tmr+0x32>
      r->timer--;
 80192de:	68fb      	ldr	r3, [r7, #12]
 80192e0:	7fdb      	ldrb	r3, [r3, #31]
 80192e2:	3b01      	subs	r3, #1
 80192e4:	b2da      	uxtb	r2, r3
 80192e6:	68fb      	ldr	r3, [r7, #12]
 80192e8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80192ea:	68fb      	ldr	r3, [r7, #12]
 80192ec:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80192ee:	68fb      	ldr	r3, [r7, #12]
 80192f0:	681b      	ldr	r3, [r3, #0]
 80192f2:	60fb      	str	r3, [r7, #12]
 80192f4:	e008      	b.n	8019308 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80192f6:	68fb      	ldr	r3, [r7, #12]
 80192f8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80192fa:	68fb      	ldr	r3, [r7, #12]
 80192fc:	681b      	ldr	r3, [r3, #0]
 80192fe:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8019300:	68b9      	ldr	r1, [r7, #8]
 8019302:	6878      	ldr	r0, [r7, #4]
 8019304:	f000 f80a 	bl	801931c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8019308:	68fb      	ldr	r3, [r7, #12]
 801930a:	2b00      	cmp	r3, #0
 801930c:	d1e3      	bne.n	80192d6 <ip_reass_tmr+0x12>
    }
  }
}
 801930e:	bf00      	nop
 8019310:	bf00      	nop
 8019312:	3710      	adds	r7, #16
 8019314:	46bd      	mov	sp, r7
 8019316:	bd80      	pop	{r7, pc}
 8019318:	2000dc1c 	.word	0x2000dc1c

0801931c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801931c:	b580      	push	{r7, lr}
 801931e:	b088      	sub	sp, #32
 8019320:	af00      	add	r7, sp, #0
 8019322:	6078      	str	r0, [r7, #4]
 8019324:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8019326:	2300      	movs	r3, #0
 8019328:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801932a:	683a      	ldr	r2, [r7, #0]
 801932c:	687b      	ldr	r3, [r7, #4]
 801932e:	429a      	cmp	r2, r3
 8019330:	d105      	bne.n	801933e <ip_reass_free_complete_datagram+0x22>
 8019332:	4b45      	ldr	r3, [pc, #276]	; (8019448 <ip_reass_free_complete_datagram+0x12c>)
 8019334:	22ab      	movs	r2, #171	; 0xab
 8019336:	4945      	ldr	r1, [pc, #276]	; (801944c <ip_reass_free_complete_datagram+0x130>)
 8019338:	4845      	ldr	r0, [pc, #276]	; (8019450 <ip_reass_free_complete_datagram+0x134>)
 801933a:	f001 fafb 	bl	801a934 <iprintf>
  if (prev != NULL) {
 801933e:	683b      	ldr	r3, [r7, #0]
 8019340:	2b00      	cmp	r3, #0
 8019342:	d00a      	beq.n	801935a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8019344:	683b      	ldr	r3, [r7, #0]
 8019346:	681b      	ldr	r3, [r3, #0]
 8019348:	687a      	ldr	r2, [r7, #4]
 801934a:	429a      	cmp	r2, r3
 801934c:	d005      	beq.n	801935a <ip_reass_free_complete_datagram+0x3e>
 801934e:	4b3e      	ldr	r3, [pc, #248]	; (8019448 <ip_reass_free_complete_datagram+0x12c>)
 8019350:	22ad      	movs	r2, #173	; 0xad
 8019352:	4940      	ldr	r1, [pc, #256]	; (8019454 <ip_reass_free_complete_datagram+0x138>)
 8019354:	483e      	ldr	r0, [pc, #248]	; (8019450 <ip_reass_free_complete_datagram+0x134>)
 8019356:	f001 faed 	bl	801a934 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801935a:	687b      	ldr	r3, [r7, #4]
 801935c:	685b      	ldr	r3, [r3, #4]
 801935e:	685b      	ldr	r3, [r3, #4]
 8019360:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8019362:	697b      	ldr	r3, [r7, #20]
 8019364:	889b      	ldrh	r3, [r3, #4]
 8019366:	b29b      	uxth	r3, r3
 8019368:	2b00      	cmp	r3, #0
 801936a:	d12a      	bne.n	80193c2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801936c:	687b      	ldr	r3, [r7, #4]
 801936e:	685b      	ldr	r3, [r3, #4]
 8019370:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8019372:	697b      	ldr	r3, [r7, #20]
 8019374:	681a      	ldr	r2, [r3, #0]
 8019376:	687b      	ldr	r3, [r7, #4]
 8019378:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801937a:	69bb      	ldr	r3, [r7, #24]
 801937c:	6858      	ldr	r0, [r3, #4]
 801937e:	687b      	ldr	r3, [r7, #4]
 8019380:	3308      	adds	r3, #8
 8019382:	2214      	movs	r2, #20
 8019384:	4619      	mov	r1, r3
 8019386:	f001 f9c5 	bl	801a714 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801938a:	2101      	movs	r1, #1
 801938c:	69b8      	ldr	r0, [r7, #24]
 801938e:	f7ff fc47 	bl	8018c20 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8019392:	69b8      	ldr	r0, [r7, #24]
 8019394:	f7f7 fba8 	bl	8010ae8 <pbuf_clen>
 8019398:	4603      	mov	r3, r0
 801939a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801939c:	8bfa      	ldrh	r2, [r7, #30]
 801939e:	8a7b      	ldrh	r3, [r7, #18]
 80193a0:	4413      	add	r3, r2
 80193a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80193a6:	db05      	blt.n	80193b4 <ip_reass_free_complete_datagram+0x98>
 80193a8:	4b27      	ldr	r3, [pc, #156]	; (8019448 <ip_reass_free_complete_datagram+0x12c>)
 80193aa:	22bc      	movs	r2, #188	; 0xbc
 80193ac:	492a      	ldr	r1, [pc, #168]	; (8019458 <ip_reass_free_complete_datagram+0x13c>)
 80193ae:	4828      	ldr	r0, [pc, #160]	; (8019450 <ip_reass_free_complete_datagram+0x134>)
 80193b0:	f001 fac0 	bl	801a934 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80193b4:	8bfa      	ldrh	r2, [r7, #30]
 80193b6:	8a7b      	ldrh	r3, [r7, #18]
 80193b8:	4413      	add	r3, r2
 80193ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80193bc:	69b8      	ldr	r0, [r7, #24]
 80193be:	f7f7 fb05 	bl	80109cc <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	685b      	ldr	r3, [r3, #4]
 80193c6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80193c8:	e01f      	b.n	801940a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80193ca:	69bb      	ldr	r3, [r7, #24]
 80193cc:	685b      	ldr	r3, [r3, #4]
 80193ce:	617b      	str	r3, [r7, #20]
    pcur = p;
 80193d0:	69bb      	ldr	r3, [r7, #24]
 80193d2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80193d4:	697b      	ldr	r3, [r7, #20]
 80193d6:	681b      	ldr	r3, [r3, #0]
 80193d8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80193da:	68f8      	ldr	r0, [r7, #12]
 80193dc:	f7f7 fb84 	bl	8010ae8 <pbuf_clen>
 80193e0:	4603      	mov	r3, r0
 80193e2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80193e4:	8bfa      	ldrh	r2, [r7, #30]
 80193e6:	8a7b      	ldrh	r3, [r7, #18]
 80193e8:	4413      	add	r3, r2
 80193ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80193ee:	db05      	blt.n	80193fc <ip_reass_free_complete_datagram+0xe0>
 80193f0:	4b15      	ldr	r3, [pc, #84]	; (8019448 <ip_reass_free_complete_datagram+0x12c>)
 80193f2:	22cc      	movs	r2, #204	; 0xcc
 80193f4:	4918      	ldr	r1, [pc, #96]	; (8019458 <ip_reass_free_complete_datagram+0x13c>)
 80193f6:	4816      	ldr	r0, [pc, #88]	; (8019450 <ip_reass_free_complete_datagram+0x134>)
 80193f8:	f001 fa9c 	bl	801a934 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80193fc:	8bfa      	ldrh	r2, [r7, #30]
 80193fe:	8a7b      	ldrh	r3, [r7, #18]
 8019400:	4413      	add	r3, r2
 8019402:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8019404:	68f8      	ldr	r0, [r7, #12]
 8019406:	f7f7 fae1 	bl	80109cc <pbuf_free>
  while (p != NULL) {
 801940a:	69bb      	ldr	r3, [r7, #24]
 801940c:	2b00      	cmp	r3, #0
 801940e:	d1dc      	bne.n	80193ca <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8019410:	6839      	ldr	r1, [r7, #0]
 8019412:	6878      	ldr	r0, [r7, #4]
 8019414:	f000 f8c2 	bl	801959c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8019418:	4b10      	ldr	r3, [pc, #64]	; (801945c <ip_reass_free_complete_datagram+0x140>)
 801941a:	881b      	ldrh	r3, [r3, #0]
 801941c:	8bfa      	ldrh	r2, [r7, #30]
 801941e:	429a      	cmp	r2, r3
 8019420:	d905      	bls.n	801942e <ip_reass_free_complete_datagram+0x112>
 8019422:	4b09      	ldr	r3, [pc, #36]	; (8019448 <ip_reass_free_complete_datagram+0x12c>)
 8019424:	22d2      	movs	r2, #210	; 0xd2
 8019426:	490e      	ldr	r1, [pc, #56]	; (8019460 <ip_reass_free_complete_datagram+0x144>)
 8019428:	4809      	ldr	r0, [pc, #36]	; (8019450 <ip_reass_free_complete_datagram+0x134>)
 801942a:	f001 fa83 	bl	801a934 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801942e:	4b0b      	ldr	r3, [pc, #44]	; (801945c <ip_reass_free_complete_datagram+0x140>)
 8019430:	881a      	ldrh	r2, [r3, #0]
 8019432:	8bfb      	ldrh	r3, [r7, #30]
 8019434:	1ad3      	subs	r3, r2, r3
 8019436:	b29a      	uxth	r2, r3
 8019438:	4b08      	ldr	r3, [pc, #32]	; (801945c <ip_reass_free_complete_datagram+0x140>)
 801943a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801943c:	8bfb      	ldrh	r3, [r7, #30]
}
 801943e:	4618      	mov	r0, r3
 8019440:	3720      	adds	r7, #32
 8019442:	46bd      	mov	sp, r7
 8019444:	bd80      	pop	{r7, pc}
 8019446:	bf00      	nop
 8019448:	0801edc4 	.word	0x0801edc4
 801944c:	0801ee00 	.word	0x0801ee00
 8019450:	0801ee0c 	.word	0x0801ee0c
 8019454:	0801ee34 	.word	0x0801ee34
 8019458:	0801ee48 	.word	0x0801ee48
 801945c:	2000dc20 	.word	0x2000dc20
 8019460:	0801ee68 	.word	0x0801ee68

08019464 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8019464:	b580      	push	{r7, lr}
 8019466:	b08a      	sub	sp, #40	; 0x28
 8019468:	af00      	add	r7, sp, #0
 801946a:	6078      	str	r0, [r7, #4]
 801946c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801946e:	2300      	movs	r3, #0
 8019470:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8019472:	2300      	movs	r3, #0
 8019474:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8019476:	2300      	movs	r3, #0
 8019478:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801947a:	2300      	movs	r3, #0
 801947c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801947e:	2300      	movs	r3, #0
 8019480:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8019482:	4b28      	ldr	r3, [pc, #160]	; (8019524 <ip_reass_remove_oldest_datagram+0xc0>)
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8019488:	e030      	b.n	80194ec <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801948a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801948c:	695a      	ldr	r2, [r3, #20]
 801948e:	687b      	ldr	r3, [r7, #4]
 8019490:	68db      	ldr	r3, [r3, #12]
 8019492:	429a      	cmp	r2, r3
 8019494:	d10c      	bne.n	80194b0 <ip_reass_remove_oldest_datagram+0x4c>
 8019496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019498:	699a      	ldr	r2, [r3, #24]
 801949a:	687b      	ldr	r3, [r7, #4]
 801949c:	691b      	ldr	r3, [r3, #16]
 801949e:	429a      	cmp	r2, r3
 80194a0:	d106      	bne.n	80194b0 <ip_reass_remove_oldest_datagram+0x4c>
 80194a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194a4:	899a      	ldrh	r2, [r3, #12]
 80194a6:	687b      	ldr	r3, [r7, #4]
 80194a8:	889b      	ldrh	r3, [r3, #4]
 80194aa:	b29b      	uxth	r3, r3
 80194ac:	429a      	cmp	r2, r3
 80194ae:	d014      	beq.n	80194da <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80194b0:	693b      	ldr	r3, [r7, #16]
 80194b2:	3301      	adds	r3, #1
 80194b4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80194b6:	6a3b      	ldr	r3, [r7, #32]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d104      	bne.n	80194c6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80194bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194be:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80194c0:	69fb      	ldr	r3, [r7, #28]
 80194c2:	61bb      	str	r3, [r7, #24]
 80194c4:	e009      	b.n	80194da <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80194c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194c8:	7fda      	ldrb	r2, [r3, #31]
 80194ca:	6a3b      	ldr	r3, [r7, #32]
 80194cc:	7fdb      	ldrb	r3, [r3, #31]
 80194ce:	429a      	cmp	r2, r3
 80194d0:	d803      	bhi.n	80194da <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80194d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194d4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80194d6:	69fb      	ldr	r3, [r7, #28]
 80194d8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80194da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194dc:	681b      	ldr	r3, [r3, #0]
 80194de:	2b00      	cmp	r3, #0
 80194e0:	d001      	beq.n	80194e6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80194e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194e4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80194e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194e8:	681b      	ldr	r3, [r3, #0]
 80194ea:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80194ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	d1cb      	bne.n	801948a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80194f2:	6a3b      	ldr	r3, [r7, #32]
 80194f4:	2b00      	cmp	r3, #0
 80194f6:	d008      	beq.n	801950a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80194f8:	69b9      	ldr	r1, [r7, #24]
 80194fa:	6a38      	ldr	r0, [r7, #32]
 80194fc:	f7ff ff0e 	bl	801931c <ip_reass_free_complete_datagram>
 8019500:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8019502:	697a      	ldr	r2, [r7, #20]
 8019504:	68fb      	ldr	r3, [r7, #12]
 8019506:	4413      	add	r3, r2
 8019508:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801950a:	697a      	ldr	r2, [r7, #20]
 801950c:	683b      	ldr	r3, [r7, #0]
 801950e:	429a      	cmp	r2, r3
 8019510:	da02      	bge.n	8019518 <ip_reass_remove_oldest_datagram+0xb4>
 8019512:	693b      	ldr	r3, [r7, #16]
 8019514:	2b01      	cmp	r3, #1
 8019516:	dcac      	bgt.n	8019472 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8019518:	697b      	ldr	r3, [r7, #20]
}
 801951a:	4618      	mov	r0, r3
 801951c:	3728      	adds	r7, #40	; 0x28
 801951e:	46bd      	mov	sp, r7
 8019520:	bd80      	pop	{r7, pc}
 8019522:	bf00      	nop
 8019524:	2000dc1c 	.word	0x2000dc1c

08019528 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8019528:	b580      	push	{r7, lr}
 801952a:	b084      	sub	sp, #16
 801952c:	af00      	add	r7, sp, #0
 801952e:	6078      	str	r0, [r7, #4]
 8019530:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8019532:	2004      	movs	r0, #4
 8019534:	f7f6 fbb8 	bl	800fca8 <memp_malloc>
 8019538:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801953a:	68fb      	ldr	r3, [r7, #12]
 801953c:	2b00      	cmp	r3, #0
 801953e:	d110      	bne.n	8019562 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8019540:	6839      	ldr	r1, [r7, #0]
 8019542:	6878      	ldr	r0, [r7, #4]
 8019544:	f7ff ff8e 	bl	8019464 <ip_reass_remove_oldest_datagram>
 8019548:	4602      	mov	r2, r0
 801954a:	683b      	ldr	r3, [r7, #0]
 801954c:	4293      	cmp	r3, r2
 801954e:	dc03      	bgt.n	8019558 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8019550:	2004      	movs	r0, #4
 8019552:	f7f6 fba9 	bl	800fca8 <memp_malloc>
 8019556:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8019558:	68fb      	ldr	r3, [r7, #12]
 801955a:	2b00      	cmp	r3, #0
 801955c:	d101      	bne.n	8019562 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801955e:	2300      	movs	r3, #0
 8019560:	e016      	b.n	8019590 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8019562:	2220      	movs	r2, #32
 8019564:	2100      	movs	r1, #0
 8019566:	68f8      	ldr	r0, [r7, #12]
 8019568:	f001 f8fc 	bl	801a764 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801956c:	68fb      	ldr	r3, [r7, #12]
 801956e:	220f      	movs	r2, #15
 8019570:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8019572:	4b09      	ldr	r3, [pc, #36]	; (8019598 <ip_reass_enqueue_new_datagram+0x70>)
 8019574:	681a      	ldr	r2, [r3, #0]
 8019576:	68fb      	ldr	r3, [r7, #12]
 8019578:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801957a:	4a07      	ldr	r2, [pc, #28]	; (8019598 <ip_reass_enqueue_new_datagram+0x70>)
 801957c:	68fb      	ldr	r3, [r7, #12]
 801957e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8019580:	68fb      	ldr	r3, [r7, #12]
 8019582:	3308      	adds	r3, #8
 8019584:	2214      	movs	r2, #20
 8019586:	6879      	ldr	r1, [r7, #4]
 8019588:	4618      	mov	r0, r3
 801958a:	f001 f8c3 	bl	801a714 <memcpy>
  return ipr;
 801958e:	68fb      	ldr	r3, [r7, #12]
}
 8019590:	4618      	mov	r0, r3
 8019592:	3710      	adds	r7, #16
 8019594:	46bd      	mov	sp, r7
 8019596:	bd80      	pop	{r7, pc}
 8019598:	2000dc1c 	.word	0x2000dc1c

0801959c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801959c:	b580      	push	{r7, lr}
 801959e:	b082      	sub	sp, #8
 80195a0:	af00      	add	r7, sp, #0
 80195a2:	6078      	str	r0, [r7, #4]
 80195a4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80195a6:	4b10      	ldr	r3, [pc, #64]	; (80195e8 <ip_reass_dequeue_datagram+0x4c>)
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	687a      	ldr	r2, [r7, #4]
 80195ac:	429a      	cmp	r2, r3
 80195ae:	d104      	bne.n	80195ba <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	681b      	ldr	r3, [r3, #0]
 80195b4:	4a0c      	ldr	r2, [pc, #48]	; (80195e8 <ip_reass_dequeue_datagram+0x4c>)
 80195b6:	6013      	str	r3, [r2, #0]
 80195b8:	e00d      	b.n	80195d6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80195ba:	683b      	ldr	r3, [r7, #0]
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d106      	bne.n	80195ce <ip_reass_dequeue_datagram+0x32>
 80195c0:	4b0a      	ldr	r3, [pc, #40]	; (80195ec <ip_reass_dequeue_datagram+0x50>)
 80195c2:	f240 1245 	movw	r2, #325	; 0x145
 80195c6:	490a      	ldr	r1, [pc, #40]	; (80195f0 <ip_reass_dequeue_datagram+0x54>)
 80195c8:	480a      	ldr	r0, [pc, #40]	; (80195f4 <ip_reass_dequeue_datagram+0x58>)
 80195ca:	f001 f9b3 	bl	801a934 <iprintf>
    prev->next = ipr->next;
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	681a      	ldr	r2, [r3, #0]
 80195d2:	683b      	ldr	r3, [r7, #0]
 80195d4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80195d6:	6879      	ldr	r1, [r7, #4]
 80195d8:	2004      	movs	r0, #4
 80195da:	f7f6 fbb7 	bl	800fd4c <memp_free>
}
 80195de:	bf00      	nop
 80195e0:	3708      	adds	r7, #8
 80195e2:	46bd      	mov	sp, r7
 80195e4:	bd80      	pop	{r7, pc}
 80195e6:	bf00      	nop
 80195e8:	2000dc1c 	.word	0x2000dc1c
 80195ec:	0801edc4 	.word	0x0801edc4
 80195f0:	0801ee8c 	.word	0x0801ee8c
 80195f4:	0801ee0c 	.word	0x0801ee0c

080195f8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80195f8:	b580      	push	{r7, lr}
 80195fa:	b08c      	sub	sp, #48	; 0x30
 80195fc:	af00      	add	r7, sp, #0
 80195fe:	60f8      	str	r0, [r7, #12]
 8019600:	60b9      	str	r1, [r7, #8]
 8019602:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8019604:	2300      	movs	r3, #0
 8019606:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8019608:	2301      	movs	r3, #1
 801960a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801960c:	68bb      	ldr	r3, [r7, #8]
 801960e:	685b      	ldr	r3, [r3, #4]
 8019610:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019612:	69fb      	ldr	r3, [r7, #28]
 8019614:	885b      	ldrh	r3, [r3, #2]
 8019616:	b29b      	uxth	r3, r3
 8019618:	4618      	mov	r0, r3
 801961a:	f7f5 fe8f 	bl	800f33c <lwip_htons>
 801961e:	4603      	mov	r3, r0
 8019620:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8019622:	69fb      	ldr	r3, [r7, #28]
 8019624:	781b      	ldrb	r3, [r3, #0]
 8019626:	f003 030f 	and.w	r3, r3, #15
 801962a:	b2db      	uxtb	r3, r3
 801962c:	009b      	lsls	r3, r3, #2
 801962e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8019630:	7e7b      	ldrb	r3, [r7, #25]
 8019632:	b29b      	uxth	r3, r3
 8019634:	8b7a      	ldrh	r2, [r7, #26]
 8019636:	429a      	cmp	r2, r3
 8019638:	d202      	bcs.n	8019640 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801963a:	f04f 33ff 	mov.w	r3, #4294967295
 801963e:	e135      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8019640:	7e7b      	ldrb	r3, [r7, #25]
 8019642:	b29b      	uxth	r3, r3
 8019644:	8b7a      	ldrh	r2, [r7, #26]
 8019646:	1ad3      	subs	r3, r2, r3
 8019648:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801964a:	69fb      	ldr	r3, [r7, #28]
 801964c:	88db      	ldrh	r3, [r3, #6]
 801964e:	b29b      	uxth	r3, r3
 8019650:	4618      	mov	r0, r3
 8019652:	f7f5 fe73 	bl	800f33c <lwip_htons>
 8019656:	4603      	mov	r3, r0
 8019658:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801965c:	b29b      	uxth	r3, r3
 801965e:	00db      	lsls	r3, r3, #3
 8019660:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8019662:	68bb      	ldr	r3, [r7, #8]
 8019664:	685b      	ldr	r3, [r3, #4]
 8019666:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8019668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801966a:	2200      	movs	r2, #0
 801966c:	701a      	strb	r2, [r3, #0]
 801966e:	2200      	movs	r2, #0
 8019670:	705a      	strb	r2, [r3, #1]
 8019672:	2200      	movs	r2, #0
 8019674:	709a      	strb	r2, [r3, #2]
 8019676:	2200      	movs	r2, #0
 8019678:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801967a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801967c:	8afa      	ldrh	r2, [r7, #22]
 801967e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8019680:	8afa      	ldrh	r2, [r7, #22]
 8019682:	8b7b      	ldrh	r3, [r7, #26]
 8019684:	4413      	add	r3, r2
 8019686:	b29a      	uxth	r2, r3
 8019688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801968a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801968c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801968e:	88db      	ldrh	r3, [r3, #6]
 8019690:	b29b      	uxth	r3, r3
 8019692:	8afa      	ldrh	r2, [r7, #22]
 8019694:	429a      	cmp	r2, r3
 8019696:	d902      	bls.n	801969e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019698:	f04f 33ff 	mov.w	r3, #4294967295
 801969c:	e106      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801969e:	68fb      	ldr	r3, [r7, #12]
 80196a0:	685b      	ldr	r3, [r3, #4]
 80196a2:	627b      	str	r3, [r7, #36]	; 0x24
 80196a4:	e068      	b.n	8019778 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80196a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80196a8:	685b      	ldr	r3, [r3, #4]
 80196aa:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80196ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196ae:	889b      	ldrh	r3, [r3, #4]
 80196b0:	b29a      	uxth	r2, r3
 80196b2:	693b      	ldr	r3, [r7, #16]
 80196b4:	889b      	ldrh	r3, [r3, #4]
 80196b6:	b29b      	uxth	r3, r3
 80196b8:	429a      	cmp	r2, r3
 80196ba:	d235      	bcs.n	8019728 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80196bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80196c0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80196c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	d020      	beq.n	801970a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80196c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196ca:	889b      	ldrh	r3, [r3, #4]
 80196cc:	b29a      	uxth	r2, r3
 80196ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196d0:	88db      	ldrh	r3, [r3, #6]
 80196d2:	b29b      	uxth	r3, r3
 80196d4:	429a      	cmp	r2, r3
 80196d6:	d307      	bcc.n	80196e8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80196d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196da:	88db      	ldrh	r3, [r3, #6]
 80196dc:	b29a      	uxth	r2, r3
 80196de:	693b      	ldr	r3, [r7, #16]
 80196e0:	889b      	ldrh	r3, [r3, #4]
 80196e2:	b29b      	uxth	r3, r3
 80196e4:	429a      	cmp	r2, r3
 80196e6:	d902      	bls.n	80196ee <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80196e8:	f04f 33ff 	mov.w	r3, #4294967295
 80196ec:	e0de      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80196ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196f0:	68ba      	ldr	r2, [r7, #8]
 80196f2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80196f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80196f6:	88db      	ldrh	r3, [r3, #6]
 80196f8:	b29a      	uxth	r2, r3
 80196fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196fc:	889b      	ldrh	r3, [r3, #4]
 80196fe:	b29b      	uxth	r3, r3
 8019700:	429a      	cmp	r2, r3
 8019702:	d03d      	beq.n	8019780 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019704:	2300      	movs	r3, #0
 8019706:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8019708:	e03a      	b.n	8019780 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801970a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801970c:	88db      	ldrh	r3, [r3, #6]
 801970e:	b29a      	uxth	r2, r3
 8019710:	693b      	ldr	r3, [r7, #16]
 8019712:	889b      	ldrh	r3, [r3, #4]
 8019714:	b29b      	uxth	r3, r3
 8019716:	429a      	cmp	r2, r3
 8019718:	d902      	bls.n	8019720 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801971a:	f04f 33ff 	mov.w	r3, #4294967295
 801971e:	e0c5      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8019720:	68fb      	ldr	r3, [r7, #12]
 8019722:	68ba      	ldr	r2, [r7, #8]
 8019724:	605a      	str	r2, [r3, #4]
      break;
 8019726:	e02b      	b.n	8019780 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8019728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801972a:	889b      	ldrh	r3, [r3, #4]
 801972c:	b29a      	uxth	r2, r3
 801972e:	693b      	ldr	r3, [r7, #16]
 8019730:	889b      	ldrh	r3, [r3, #4]
 8019732:	b29b      	uxth	r3, r3
 8019734:	429a      	cmp	r2, r3
 8019736:	d102      	bne.n	801973e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019738:	f04f 33ff 	mov.w	r3, #4294967295
 801973c:	e0b6      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801973e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019740:	889b      	ldrh	r3, [r3, #4]
 8019742:	b29a      	uxth	r2, r3
 8019744:	693b      	ldr	r3, [r7, #16]
 8019746:	88db      	ldrh	r3, [r3, #6]
 8019748:	b29b      	uxth	r3, r3
 801974a:	429a      	cmp	r2, r3
 801974c:	d202      	bcs.n	8019754 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801974e:	f04f 33ff 	mov.w	r3, #4294967295
 8019752:	e0ab      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8019754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019756:	2b00      	cmp	r3, #0
 8019758:	d009      	beq.n	801976e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801975a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801975c:	88db      	ldrh	r3, [r3, #6]
 801975e:	b29a      	uxth	r2, r3
 8019760:	693b      	ldr	r3, [r7, #16]
 8019762:	889b      	ldrh	r3, [r3, #4]
 8019764:	b29b      	uxth	r3, r3
 8019766:	429a      	cmp	r2, r3
 8019768:	d001      	beq.n	801976e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801976a:	2300      	movs	r3, #0
 801976c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801976e:	693b      	ldr	r3, [r7, #16]
 8019770:	681b      	ldr	r3, [r3, #0]
 8019772:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8019774:	693b      	ldr	r3, [r7, #16]
 8019776:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8019778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801977a:	2b00      	cmp	r3, #0
 801977c:	d193      	bne.n	80196a6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801977e:	e000      	b.n	8019782 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8019780:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8019782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019784:	2b00      	cmp	r3, #0
 8019786:	d12d      	bne.n	80197e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8019788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801978a:	2b00      	cmp	r3, #0
 801978c:	d01c      	beq.n	80197c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801978e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019790:	88db      	ldrh	r3, [r3, #6]
 8019792:	b29a      	uxth	r2, r3
 8019794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019796:	889b      	ldrh	r3, [r3, #4]
 8019798:	b29b      	uxth	r3, r3
 801979a:	429a      	cmp	r2, r3
 801979c:	d906      	bls.n	80197ac <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801979e:	4b45      	ldr	r3, [pc, #276]	; (80198b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80197a0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80197a4:	4944      	ldr	r1, [pc, #272]	; (80198b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80197a6:	4845      	ldr	r0, [pc, #276]	; (80198bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80197a8:	f001 f8c4 	bl	801a934 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80197ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197ae:	68ba      	ldr	r2, [r7, #8]
 80197b0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80197b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80197b4:	88db      	ldrh	r3, [r3, #6]
 80197b6:	b29a      	uxth	r2, r3
 80197b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80197ba:	889b      	ldrh	r3, [r3, #4]
 80197bc:	b29b      	uxth	r3, r3
 80197be:	429a      	cmp	r2, r3
 80197c0:	d010      	beq.n	80197e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80197c2:	2300      	movs	r3, #0
 80197c4:	623b      	str	r3, [r7, #32]
 80197c6:	e00d      	b.n	80197e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80197c8:	68fb      	ldr	r3, [r7, #12]
 80197ca:	685b      	ldr	r3, [r3, #4]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d006      	beq.n	80197de <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80197d0:	4b38      	ldr	r3, [pc, #224]	; (80198b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80197d2:	f44f 72df 	mov.w	r2, #446	; 0x1be
 80197d6:	493a      	ldr	r1, [pc, #232]	; (80198c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80197d8:	4838      	ldr	r0, [pc, #224]	; (80198bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80197da:	f001 f8ab 	bl	801a934 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80197de:	68fb      	ldr	r3, [r7, #12]
 80197e0:	68ba      	ldr	r2, [r7, #8]
 80197e2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	2b00      	cmp	r3, #0
 80197e8:	d105      	bne.n	80197f6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80197ea:	68fb      	ldr	r3, [r7, #12]
 80197ec:	7f9b      	ldrb	r3, [r3, #30]
 80197ee:	f003 0301 	and.w	r3, r3, #1
 80197f2:	2b00      	cmp	r3, #0
 80197f4:	d059      	beq.n	80198aa <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80197f6:	6a3b      	ldr	r3, [r7, #32]
 80197f8:	2b00      	cmp	r3, #0
 80197fa:	d04f      	beq.n	801989c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80197fc:	68fb      	ldr	r3, [r7, #12]
 80197fe:	685b      	ldr	r3, [r3, #4]
 8019800:	2b00      	cmp	r3, #0
 8019802:	d006      	beq.n	8019812 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019804:	68fb      	ldr	r3, [r7, #12]
 8019806:	685b      	ldr	r3, [r3, #4]
 8019808:	685b      	ldr	r3, [r3, #4]
 801980a:	889b      	ldrh	r3, [r3, #4]
 801980c:	b29b      	uxth	r3, r3
 801980e:	2b00      	cmp	r3, #0
 8019810:	d002      	beq.n	8019818 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019812:	2300      	movs	r3, #0
 8019814:	623b      	str	r3, [r7, #32]
 8019816:	e041      	b.n	801989c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8019818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801981a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801981c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801981e:	681b      	ldr	r3, [r3, #0]
 8019820:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019822:	e012      	b.n	801984a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019826:	685b      	ldr	r3, [r3, #4]
 8019828:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801982a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801982c:	88db      	ldrh	r3, [r3, #6]
 801982e:	b29a      	uxth	r2, r3
 8019830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019832:	889b      	ldrh	r3, [r3, #4]
 8019834:	b29b      	uxth	r3, r3
 8019836:	429a      	cmp	r2, r3
 8019838:	d002      	beq.n	8019840 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801983a:	2300      	movs	r3, #0
 801983c:	623b      	str	r3, [r7, #32]
            break;
 801983e:	e007      	b.n	8019850 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019842:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8019844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019846:	681b      	ldr	r3, [r3, #0]
 8019848:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801984a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801984c:	2b00      	cmp	r3, #0
 801984e:	d1e9      	bne.n	8019824 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019850:	6a3b      	ldr	r3, [r7, #32]
 8019852:	2b00      	cmp	r3, #0
 8019854:	d022      	beq.n	801989c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8019856:	68fb      	ldr	r3, [r7, #12]
 8019858:	685b      	ldr	r3, [r3, #4]
 801985a:	2b00      	cmp	r3, #0
 801985c:	d106      	bne.n	801986c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801985e:	4b15      	ldr	r3, [pc, #84]	; (80198b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019860:	f240 12df 	movw	r2, #479	; 0x1df
 8019864:	4917      	ldr	r1, [pc, #92]	; (80198c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019866:	4815      	ldr	r0, [pc, #84]	; (80198bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019868:	f001 f864 	bl	801a934 <iprintf>
          LWIP_ASSERT("sanity check",
 801986c:	68fb      	ldr	r3, [r7, #12]
 801986e:	685b      	ldr	r3, [r3, #4]
 8019870:	685b      	ldr	r3, [r3, #4]
 8019872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019874:	429a      	cmp	r2, r3
 8019876:	d106      	bne.n	8019886 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8019878:	4b0e      	ldr	r3, [pc, #56]	; (80198b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801987a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801987e:	4911      	ldr	r1, [pc, #68]	; (80198c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019880:	480e      	ldr	r0, [pc, #56]	; (80198bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019882:	f001 f857 	bl	801a934 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8019886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019888:	681b      	ldr	r3, [r3, #0]
 801988a:	2b00      	cmp	r3, #0
 801988c:	d006      	beq.n	801989c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801988e:	4b09      	ldr	r3, [pc, #36]	; (80198b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019890:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8019894:	490c      	ldr	r1, [pc, #48]	; (80198c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8019896:	4809      	ldr	r0, [pc, #36]	; (80198bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019898:	f001 f84c 	bl	801a934 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801989c:	6a3b      	ldr	r3, [r7, #32]
 801989e:	2b00      	cmp	r3, #0
 80198a0:	bf14      	ite	ne
 80198a2:	2301      	movne	r3, #1
 80198a4:	2300      	moveq	r3, #0
 80198a6:	b2db      	uxtb	r3, r3
 80198a8:	e000      	b.n	80198ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80198aa:	2300      	movs	r3, #0
}
 80198ac:	4618      	mov	r0, r3
 80198ae:	3730      	adds	r7, #48	; 0x30
 80198b0:	46bd      	mov	sp, r7
 80198b2:	bd80      	pop	{r7, pc}
 80198b4:	0801edc4 	.word	0x0801edc4
 80198b8:	0801eea8 	.word	0x0801eea8
 80198bc:	0801ee0c 	.word	0x0801ee0c
 80198c0:	0801eec8 	.word	0x0801eec8
 80198c4:	0801ef00 	.word	0x0801ef00
 80198c8:	0801ef10 	.word	0x0801ef10

080198cc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80198cc:	b580      	push	{r7, lr}
 80198ce:	b08e      	sub	sp, #56	; 0x38
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80198d4:	687b      	ldr	r3, [r7, #4]
 80198d6:	685b      	ldr	r3, [r3, #4]
 80198d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80198da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198dc:	781b      	ldrb	r3, [r3, #0]
 80198de:	f003 030f 	and.w	r3, r3, #15
 80198e2:	b2db      	uxtb	r3, r3
 80198e4:	009b      	lsls	r3, r3, #2
 80198e6:	b2db      	uxtb	r3, r3
 80198e8:	2b14      	cmp	r3, #20
 80198ea:	f040 8171 	bne.w	8019bd0 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80198ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198f0:	88db      	ldrh	r3, [r3, #6]
 80198f2:	b29b      	uxth	r3, r3
 80198f4:	4618      	mov	r0, r3
 80198f6:	f7f5 fd21 	bl	800f33c <lwip_htons>
 80198fa:	4603      	mov	r3, r0
 80198fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019900:	b29b      	uxth	r3, r3
 8019902:	00db      	lsls	r3, r3, #3
 8019904:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019908:	885b      	ldrh	r3, [r3, #2]
 801990a:	b29b      	uxth	r3, r3
 801990c:	4618      	mov	r0, r3
 801990e:	f7f5 fd15 	bl	800f33c <lwip_htons>
 8019912:	4603      	mov	r3, r0
 8019914:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8019916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019918:	781b      	ldrb	r3, [r3, #0]
 801991a:	f003 030f 	and.w	r3, r3, #15
 801991e:	b2db      	uxtb	r3, r3
 8019920:	009b      	lsls	r3, r3, #2
 8019922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8019926:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801992a:	b29b      	uxth	r3, r3
 801992c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801992e:	429a      	cmp	r2, r3
 8019930:	f0c0 8150 	bcc.w	8019bd4 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019934:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019938:	b29b      	uxth	r3, r3
 801993a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801993c:	1ad3      	subs	r3, r2, r3
 801993e:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019940:	6878      	ldr	r0, [r7, #4]
 8019942:	f7f7 f8d1 	bl	8010ae8 <pbuf_clen>
 8019946:	4603      	mov	r3, r0
 8019948:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801994a:	4b8c      	ldr	r3, [pc, #560]	; (8019b7c <ip4_reass+0x2b0>)
 801994c:	881b      	ldrh	r3, [r3, #0]
 801994e:	461a      	mov	r2, r3
 8019950:	8c3b      	ldrh	r3, [r7, #32]
 8019952:	4413      	add	r3, r2
 8019954:	2b0a      	cmp	r3, #10
 8019956:	dd10      	ble.n	801997a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019958:	8c3b      	ldrh	r3, [r7, #32]
 801995a:	4619      	mov	r1, r3
 801995c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801995e:	f7ff fd81 	bl	8019464 <ip_reass_remove_oldest_datagram>
 8019962:	4603      	mov	r3, r0
 8019964:	2b00      	cmp	r3, #0
 8019966:	f000 8137 	beq.w	8019bd8 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801996a:	4b84      	ldr	r3, [pc, #528]	; (8019b7c <ip4_reass+0x2b0>)
 801996c:	881b      	ldrh	r3, [r3, #0]
 801996e:	461a      	mov	r2, r3
 8019970:	8c3b      	ldrh	r3, [r7, #32]
 8019972:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8019974:	2b0a      	cmp	r3, #10
 8019976:	f300 812f 	bgt.w	8019bd8 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801997a:	4b81      	ldr	r3, [pc, #516]	; (8019b80 <ip4_reass+0x2b4>)
 801997c:	681b      	ldr	r3, [r3, #0]
 801997e:	633b      	str	r3, [r7, #48]	; 0x30
 8019980:	e015      	b.n	80199ae <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8019982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019984:	695a      	ldr	r2, [r3, #20]
 8019986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019988:	68db      	ldr	r3, [r3, #12]
 801998a:	429a      	cmp	r2, r3
 801998c:	d10c      	bne.n	80199a8 <ip4_reass+0xdc>
 801998e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019990:	699a      	ldr	r2, [r3, #24]
 8019992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019994:	691b      	ldr	r3, [r3, #16]
 8019996:	429a      	cmp	r2, r3
 8019998:	d106      	bne.n	80199a8 <ip4_reass+0xdc>
 801999a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801999c:	899a      	ldrh	r2, [r3, #12]
 801999e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80199a0:	889b      	ldrh	r3, [r3, #4]
 80199a2:	b29b      	uxth	r3, r3
 80199a4:	429a      	cmp	r2, r3
 80199a6:	d006      	beq.n	80199b6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80199a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199aa:	681b      	ldr	r3, [r3, #0]
 80199ac:	633b      	str	r3, [r7, #48]	; 0x30
 80199ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199b0:	2b00      	cmp	r3, #0
 80199b2:	d1e6      	bne.n	8019982 <ip4_reass+0xb6>
 80199b4:	e000      	b.n	80199b8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80199b6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80199b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	d109      	bne.n	80199d2 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80199be:	8c3b      	ldrh	r3, [r7, #32]
 80199c0:	4619      	mov	r1, r3
 80199c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80199c4:	f7ff fdb0 	bl	8019528 <ip_reass_enqueue_new_datagram>
 80199c8:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80199ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199cc:	2b00      	cmp	r3, #0
 80199ce:	d11c      	bne.n	8019a0a <ip4_reass+0x13e>
      goto nullreturn;
 80199d0:	e105      	b.n	8019bde <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80199d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80199d4:	88db      	ldrh	r3, [r3, #6]
 80199d6:	b29b      	uxth	r3, r3
 80199d8:	4618      	mov	r0, r3
 80199da:	f7f5 fcaf 	bl	800f33c <lwip_htons>
 80199de:	4603      	mov	r3, r0
 80199e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d110      	bne.n	8019a0a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80199e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199ea:	89db      	ldrh	r3, [r3, #14]
 80199ec:	4618      	mov	r0, r3
 80199ee:	f7f5 fca5 	bl	800f33c <lwip_htons>
 80199f2:	4603      	mov	r3, r0
 80199f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80199f8:	2b00      	cmp	r3, #0
 80199fa:	d006      	beq.n	8019a0a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80199fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80199fe:	3308      	adds	r3, #8
 8019a00:	2214      	movs	r2, #20
 8019a02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019a04:	4618      	mov	r0, r3
 8019a06:	f000 fe85 	bl	801a714 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8019a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a0c:	88db      	ldrh	r3, [r3, #6]
 8019a0e:	b29b      	uxth	r3, r3
 8019a10:	f003 0320 	and.w	r3, r3, #32
 8019a14:	2b00      	cmp	r3, #0
 8019a16:	bf0c      	ite	eq
 8019a18:	2301      	moveq	r3, #1
 8019a1a:	2300      	movne	r3, #0
 8019a1c:	b2db      	uxtb	r3, r3
 8019a1e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019a20:	69fb      	ldr	r3, [r7, #28]
 8019a22:	2b00      	cmp	r3, #0
 8019a24:	d00e      	beq.n	8019a44 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8019a26:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019a28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019a2a:	4413      	add	r3, r2
 8019a2c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019a2e:	8b7a      	ldrh	r2, [r7, #26]
 8019a30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8019a32:	429a      	cmp	r2, r3
 8019a34:	f0c0 80a0 	bcc.w	8019b78 <ip4_reass+0x2ac>
 8019a38:	8b7b      	ldrh	r3, [r7, #26]
 8019a3a:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8019a3e:	4293      	cmp	r3, r2
 8019a40:	f200 809a 	bhi.w	8019b78 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8019a44:	69fa      	ldr	r2, [r7, #28]
 8019a46:	6879      	ldr	r1, [r7, #4]
 8019a48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019a4a:	f7ff fdd5 	bl	80195f8 <ip_reass_chain_frag_into_datagram_and_validate>
 8019a4e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019a50:	697b      	ldr	r3, [r7, #20]
 8019a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019a56:	f000 809b 	beq.w	8019b90 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8019a5a:	4b48      	ldr	r3, [pc, #288]	; (8019b7c <ip4_reass+0x2b0>)
 8019a5c:	881a      	ldrh	r2, [r3, #0]
 8019a5e:	8c3b      	ldrh	r3, [r7, #32]
 8019a60:	4413      	add	r3, r2
 8019a62:	b29a      	uxth	r2, r3
 8019a64:	4b45      	ldr	r3, [pc, #276]	; (8019b7c <ip4_reass+0x2b0>)
 8019a66:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8019a68:	69fb      	ldr	r3, [r7, #28]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d00d      	beq.n	8019a8a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8019a6e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8019a70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019a72:	4413      	add	r3, r2
 8019a74:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8019a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a78:	8a7a      	ldrh	r2, [r7, #18]
 8019a7a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8019a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a7e:	7f9b      	ldrb	r3, [r3, #30]
 8019a80:	f043 0301 	orr.w	r3, r3, #1
 8019a84:	b2da      	uxtb	r2, r3
 8019a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a88:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8019a8a:	697b      	ldr	r3, [r7, #20]
 8019a8c:	2b01      	cmp	r3, #1
 8019a8e:	d171      	bne.n	8019b74 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a92:	8b9b      	ldrh	r3, [r3, #28]
 8019a94:	3314      	adds	r3, #20
 8019a96:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8019a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019a9a:	685b      	ldr	r3, [r3, #4]
 8019a9c:	685b      	ldr	r3, [r3, #4]
 8019a9e:	681b      	ldr	r3, [r3, #0]
 8019aa0:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8019aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019aa4:	685b      	ldr	r3, [r3, #4]
 8019aa6:	685b      	ldr	r3, [r3, #4]
 8019aa8:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8019aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019aac:	3308      	adds	r3, #8
 8019aae:	2214      	movs	r2, #20
 8019ab0:	4619      	mov	r1, r3
 8019ab2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019ab4:	f000 fe2e 	bl	801a714 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8019ab8:	8a3b      	ldrh	r3, [r7, #16]
 8019aba:	4618      	mov	r0, r3
 8019abc:	f7f5 fc3e 	bl	800f33c <lwip_htons>
 8019ac0:	4603      	mov	r3, r0
 8019ac2:	461a      	mov	r2, r3
 8019ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ac6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8019ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019aca:	2200      	movs	r2, #0
 8019acc:	719a      	strb	r2, [r3, #6]
 8019ace:	2200      	movs	r2, #0
 8019ad0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8019ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ad4:	2200      	movs	r2, #0
 8019ad6:	729a      	strb	r2, [r3, #10]
 8019ad8:	2200      	movs	r2, #0
 8019ada:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ade:	685b      	ldr	r3, [r3, #4]
 8019ae0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019ae2:	e00d      	b.n	8019b00 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ae6:	685b      	ldr	r3, [r3, #4]
 8019ae8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8019aea:	2114      	movs	r1, #20
 8019aec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8019aee:	f7f6 fee7 	bl	80108c0 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019af2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019af4:	6878      	ldr	r0, [r7, #4]
 8019af6:	f7f7 f837 	bl	8010b68 <pbuf_cat>
      r = iprh->next_pbuf;
 8019afa:	68fb      	ldr	r3, [r7, #12]
 8019afc:	681b      	ldr	r3, [r3, #0]
 8019afe:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8019b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019b02:	2b00      	cmp	r3, #0
 8019b04:	d1ee      	bne.n	8019ae4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8019b06:	4b1e      	ldr	r3, [pc, #120]	; (8019b80 <ip4_reass+0x2b4>)
 8019b08:	681b      	ldr	r3, [r3, #0]
 8019b0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019b0c:	429a      	cmp	r2, r3
 8019b0e:	d102      	bne.n	8019b16 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019b10:	2300      	movs	r3, #0
 8019b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019b14:	e010      	b.n	8019b38 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019b16:	4b1a      	ldr	r3, [pc, #104]	; (8019b80 <ip4_reass+0x2b4>)
 8019b18:	681b      	ldr	r3, [r3, #0]
 8019b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019b1c:	e007      	b.n	8019b2e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b20:	681b      	ldr	r3, [r3, #0]
 8019b22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019b24:	429a      	cmp	r2, r3
 8019b26:	d006      	beq.n	8019b36 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8019b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b2a:	681b      	ldr	r3, [r3, #0]
 8019b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019b30:	2b00      	cmp	r3, #0
 8019b32:	d1f4      	bne.n	8019b1e <ip4_reass+0x252>
 8019b34:	e000      	b.n	8019b38 <ip4_reass+0x26c>
          break;
 8019b36:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8019b38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019b3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019b3c:	f7ff fd2e 	bl	801959c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019b40:	6878      	ldr	r0, [r7, #4]
 8019b42:	f7f6 ffd1 	bl	8010ae8 <pbuf_clen>
 8019b46:	4603      	mov	r3, r0
 8019b48:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8019b4a:	4b0c      	ldr	r3, [pc, #48]	; (8019b7c <ip4_reass+0x2b0>)
 8019b4c:	881b      	ldrh	r3, [r3, #0]
 8019b4e:	8c3a      	ldrh	r2, [r7, #32]
 8019b50:	429a      	cmp	r2, r3
 8019b52:	d906      	bls.n	8019b62 <ip4_reass+0x296>
 8019b54:	4b0b      	ldr	r3, [pc, #44]	; (8019b84 <ip4_reass+0x2b8>)
 8019b56:	f240 229b 	movw	r2, #667	; 0x29b
 8019b5a:	490b      	ldr	r1, [pc, #44]	; (8019b88 <ip4_reass+0x2bc>)
 8019b5c:	480b      	ldr	r0, [pc, #44]	; (8019b8c <ip4_reass+0x2c0>)
 8019b5e:	f000 fee9 	bl	801a934 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8019b62:	4b06      	ldr	r3, [pc, #24]	; (8019b7c <ip4_reass+0x2b0>)
 8019b64:	881a      	ldrh	r2, [r3, #0]
 8019b66:	8c3b      	ldrh	r3, [r7, #32]
 8019b68:	1ad3      	subs	r3, r2, r3
 8019b6a:	b29a      	uxth	r2, r3
 8019b6c:	4b03      	ldr	r3, [pc, #12]	; (8019b7c <ip4_reass+0x2b0>)
 8019b6e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8019b70:	687b      	ldr	r3, [r7, #4]
 8019b72:	e038      	b.n	8019be6 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8019b74:	2300      	movs	r3, #0
 8019b76:	e036      	b.n	8019be6 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8019b78:	bf00      	nop
 8019b7a:	e00a      	b.n	8019b92 <ip4_reass+0x2c6>
 8019b7c:	2000dc20 	.word	0x2000dc20
 8019b80:	2000dc1c 	.word	0x2000dc1c
 8019b84:	0801edc4 	.word	0x0801edc4
 8019b88:	0801ef34 	.word	0x0801ef34
 8019b8c:	0801ee0c 	.word	0x0801ee0c
    goto nullreturn_ipr;
 8019b90:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8019b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d106      	bne.n	8019ba6 <ip4_reass+0x2da>
 8019b98:	4b15      	ldr	r3, [pc, #84]	; (8019bf0 <ip4_reass+0x324>)
 8019b9a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8019b9e:	4915      	ldr	r1, [pc, #84]	; (8019bf4 <ip4_reass+0x328>)
 8019ba0:	4815      	ldr	r0, [pc, #84]	; (8019bf8 <ip4_reass+0x32c>)
 8019ba2:	f000 fec7 	bl	801a934 <iprintf>
  if (ipr->p == NULL) {
 8019ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ba8:	685b      	ldr	r3, [r3, #4]
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d116      	bne.n	8019bdc <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8019bae:	4b13      	ldr	r3, [pc, #76]	; (8019bfc <ip4_reass+0x330>)
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019bb4:	429a      	cmp	r2, r3
 8019bb6:	d006      	beq.n	8019bc6 <ip4_reass+0x2fa>
 8019bb8:	4b0d      	ldr	r3, [pc, #52]	; (8019bf0 <ip4_reass+0x324>)
 8019bba:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019bbe:	4910      	ldr	r1, [pc, #64]	; (8019c00 <ip4_reass+0x334>)
 8019bc0:	480d      	ldr	r0, [pc, #52]	; (8019bf8 <ip4_reass+0x32c>)
 8019bc2:	f000 feb7 	bl	801a934 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8019bc6:	2100      	movs	r1, #0
 8019bc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019bca:	f7ff fce7 	bl	801959c <ip_reass_dequeue_datagram>
 8019bce:	e006      	b.n	8019bde <ip4_reass+0x312>
    goto nullreturn;
 8019bd0:	bf00      	nop
 8019bd2:	e004      	b.n	8019bde <ip4_reass+0x312>
    goto nullreturn;
 8019bd4:	bf00      	nop
 8019bd6:	e002      	b.n	8019bde <ip4_reass+0x312>
      goto nullreturn;
 8019bd8:	bf00      	nop
 8019bda:	e000      	b.n	8019bde <ip4_reass+0x312>
  }

nullreturn:
 8019bdc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8019bde:	6878      	ldr	r0, [r7, #4]
 8019be0:	f7f6 fef4 	bl	80109cc <pbuf_free>
  return NULL;
 8019be4:	2300      	movs	r3, #0
}
 8019be6:	4618      	mov	r0, r3
 8019be8:	3738      	adds	r7, #56	; 0x38
 8019bea:	46bd      	mov	sp, r7
 8019bec:	bd80      	pop	{r7, pc}
 8019bee:	bf00      	nop
 8019bf0:	0801edc4 	.word	0x0801edc4
 8019bf4:	0801ef50 	.word	0x0801ef50
 8019bf8:	0801ee0c 	.word	0x0801ee0c
 8019bfc:	2000dc1c 	.word	0x2000dc1c
 8019c00:	0801ef5c 	.word	0x0801ef5c

08019c04 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019c04:	b580      	push	{r7, lr}
 8019c06:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8019c08:	2005      	movs	r0, #5
 8019c0a:	f7f6 f84d 	bl	800fca8 <memp_malloc>
 8019c0e:	4603      	mov	r3, r0
}
 8019c10:	4618      	mov	r0, r3
 8019c12:	bd80      	pop	{r7, pc}

08019c14 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019c14:	b580      	push	{r7, lr}
 8019c16:	b082      	sub	sp, #8
 8019c18:	af00      	add	r7, sp, #0
 8019c1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	2b00      	cmp	r3, #0
 8019c20:	d106      	bne.n	8019c30 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019c22:	4b07      	ldr	r3, [pc, #28]	; (8019c40 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019c24:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8019c28:	4906      	ldr	r1, [pc, #24]	; (8019c44 <ip_frag_free_pbuf_custom_ref+0x30>)
 8019c2a:	4807      	ldr	r0, [pc, #28]	; (8019c48 <ip_frag_free_pbuf_custom_ref+0x34>)
 8019c2c:	f000 fe82 	bl	801a934 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019c30:	6879      	ldr	r1, [r7, #4]
 8019c32:	2005      	movs	r0, #5
 8019c34:	f7f6 f88a 	bl	800fd4c <memp_free>
}
 8019c38:	bf00      	nop
 8019c3a:	3708      	adds	r7, #8
 8019c3c:	46bd      	mov	sp, r7
 8019c3e:	bd80      	pop	{r7, pc}
 8019c40:	0801edc4 	.word	0x0801edc4
 8019c44:	0801ef7c 	.word	0x0801ef7c
 8019c48:	0801ee0c 	.word	0x0801ee0c

08019c4c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019c4c:	b580      	push	{r7, lr}
 8019c4e:	b084      	sub	sp, #16
 8019c50:	af00      	add	r7, sp, #0
 8019c52:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019c54:	687b      	ldr	r3, [r7, #4]
 8019c56:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	2b00      	cmp	r3, #0
 8019c5c:	d106      	bne.n	8019c6c <ipfrag_free_pbuf_custom+0x20>
 8019c5e:	4b11      	ldr	r3, [pc, #68]	; (8019ca4 <ipfrag_free_pbuf_custom+0x58>)
 8019c60:	f240 22ce 	movw	r2, #718	; 0x2ce
 8019c64:	4910      	ldr	r1, [pc, #64]	; (8019ca8 <ipfrag_free_pbuf_custom+0x5c>)
 8019c66:	4811      	ldr	r0, [pc, #68]	; (8019cac <ipfrag_free_pbuf_custom+0x60>)
 8019c68:	f000 fe64 	bl	801a934 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019c6c:	68fa      	ldr	r2, [r7, #12]
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	429a      	cmp	r2, r3
 8019c72:	d006      	beq.n	8019c82 <ipfrag_free_pbuf_custom+0x36>
 8019c74:	4b0b      	ldr	r3, [pc, #44]	; (8019ca4 <ipfrag_free_pbuf_custom+0x58>)
 8019c76:	f240 22cf 	movw	r2, #719	; 0x2cf
 8019c7a:	490d      	ldr	r1, [pc, #52]	; (8019cb0 <ipfrag_free_pbuf_custom+0x64>)
 8019c7c:	480b      	ldr	r0, [pc, #44]	; (8019cac <ipfrag_free_pbuf_custom+0x60>)
 8019c7e:	f000 fe59 	bl	801a934 <iprintf>
  if (pcr->original != NULL) {
 8019c82:	68fb      	ldr	r3, [r7, #12]
 8019c84:	695b      	ldr	r3, [r3, #20]
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d004      	beq.n	8019c94 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8019c8a:	68fb      	ldr	r3, [r7, #12]
 8019c8c:	695b      	ldr	r3, [r3, #20]
 8019c8e:	4618      	mov	r0, r3
 8019c90:	f7f6 fe9c 	bl	80109cc <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8019c94:	68f8      	ldr	r0, [r7, #12]
 8019c96:	f7ff ffbd 	bl	8019c14 <ip_frag_free_pbuf_custom_ref>
}
 8019c9a:	bf00      	nop
 8019c9c:	3710      	adds	r7, #16
 8019c9e:	46bd      	mov	sp, r7
 8019ca0:	bd80      	pop	{r7, pc}
 8019ca2:	bf00      	nop
 8019ca4:	0801edc4 	.word	0x0801edc4
 8019ca8:	0801ef88 	.word	0x0801ef88
 8019cac:	0801ee0c 	.word	0x0801ee0c
 8019cb0:	0801ef94 	.word	0x0801ef94

08019cb4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019cb4:	b580      	push	{r7, lr}
 8019cb6:	b094      	sub	sp, #80	; 0x50
 8019cb8:	af02      	add	r7, sp, #8
 8019cba:	60f8      	str	r0, [r7, #12]
 8019cbc:	60b9      	str	r1, [r7, #8]
 8019cbe:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8019cc0:	2300      	movs	r3, #0
 8019cc2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8019cc6:	68bb      	ldr	r3, [r7, #8]
 8019cc8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019cca:	3b14      	subs	r3, #20
 8019ccc:	2b00      	cmp	r3, #0
 8019cce:	da00      	bge.n	8019cd2 <ip4_frag+0x1e>
 8019cd0:	3307      	adds	r3, #7
 8019cd2:	10db      	asrs	r3, r3, #3
 8019cd4:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8019cd6:	2314      	movs	r3, #20
 8019cd8:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	685b      	ldr	r3, [r3, #4]
 8019cde:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8019ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019ce2:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ce6:	781b      	ldrb	r3, [r3, #0]
 8019ce8:	f003 030f 	and.w	r3, r3, #15
 8019cec:	b2db      	uxtb	r3, r3
 8019cee:	009b      	lsls	r3, r3, #2
 8019cf0:	b2db      	uxtb	r3, r3
 8019cf2:	2b14      	cmp	r3, #20
 8019cf4:	d002      	beq.n	8019cfc <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8019cf6:	f06f 0305 	mvn.w	r3, #5
 8019cfa:	e110      	b.n	8019f1e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019cfc:	68fb      	ldr	r3, [r7, #12]
 8019cfe:	895b      	ldrh	r3, [r3, #10]
 8019d00:	2b13      	cmp	r3, #19
 8019d02:	d809      	bhi.n	8019d18 <ip4_frag+0x64>
 8019d04:	4b88      	ldr	r3, [pc, #544]	; (8019f28 <ip4_frag+0x274>)
 8019d06:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8019d0a:	4988      	ldr	r1, [pc, #544]	; (8019f2c <ip4_frag+0x278>)
 8019d0c:	4888      	ldr	r0, [pc, #544]	; (8019f30 <ip4_frag+0x27c>)
 8019d0e:	f000 fe11 	bl	801a934 <iprintf>
 8019d12:	f06f 0305 	mvn.w	r3, #5
 8019d16:	e102      	b.n	8019f1e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8019d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019d1a:	88db      	ldrh	r3, [r3, #6]
 8019d1c:	b29b      	uxth	r3, r3
 8019d1e:	4618      	mov	r0, r3
 8019d20:	f7f5 fb0c 	bl	800f33c <lwip_htons>
 8019d24:	4603      	mov	r3, r0
 8019d26:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8019d28:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019d2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019d2e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019d32:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019d34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8019d38:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8019d3a:	68fb      	ldr	r3, [r7, #12]
 8019d3c:	891b      	ldrh	r3, [r3, #8]
 8019d3e:	3b14      	subs	r3, #20
 8019d40:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8019d44:	e0e1      	b.n	8019f0a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8019d46:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019d48:	00db      	lsls	r3, r3, #3
 8019d4a:	b29b      	uxth	r3, r3
 8019d4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019d50:	4293      	cmp	r3, r2
 8019d52:	bf28      	it	cs
 8019d54:	4613      	movcs	r3, r2
 8019d56:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8019d58:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019d5c:	2114      	movs	r1, #20
 8019d5e:	200e      	movs	r0, #14
 8019d60:	f7f6 fb50 	bl	8010404 <pbuf_alloc>
 8019d64:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8019d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d68:	2b00      	cmp	r3, #0
 8019d6a:	f000 80d5 	beq.w	8019f18 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8019d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d70:	895b      	ldrh	r3, [r3, #10]
 8019d72:	2b13      	cmp	r3, #19
 8019d74:	d806      	bhi.n	8019d84 <ip4_frag+0xd0>
 8019d76:	4b6c      	ldr	r3, [pc, #432]	; (8019f28 <ip4_frag+0x274>)
 8019d78:	f44f 7249 	mov.w	r2, #804	; 0x324
 8019d7c:	496d      	ldr	r1, [pc, #436]	; (8019f34 <ip4_frag+0x280>)
 8019d7e:	486c      	ldr	r0, [pc, #432]	; (8019f30 <ip4_frag+0x27c>)
 8019d80:	f000 fdd8 	bl	801a934 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8019d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d86:	685b      	ldr	r3, [r3, #4]
 8019d88:	2214      	movs	r2, #20
 8019d8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019d8c:	4618      	mov	r0, r3
 8019d8e:	f000 fcc1 	bl	801a714 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8019d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d94:	685b      	ldr	r3, [r3, #4]
 8019d96:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8019d98:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019d9a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8019d9e:	e064      	b.n	8019e6a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8019da0:	68fb      	ldr	r3, [r7, #12]
 8019da2:	895a      	ldrh	r2, [r3, #10]
 8019da4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019da6:	1ad3      	subs	r3, r2, r3
 8019da8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8019daa:	68fb      	ldr	r3, [r7, #12]
 8019dac:	895b      	ldrh	r3, [r3, #10]
 8019dae:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019db0:	429a      	cmp	r2, r3
 8019db2:	d906      	bls.n	8019dc2 <ip4_frag+0x10e>
 8019db4:	4b5c      	ldr	r3, [pc, #368]	; (8019f28 <ip4_frag+0x274>)
 8019db6:	f240 322d 	movw	r2, #813	; 0x32d
 8019dba:	495f      	ldr	r1, [pc, #380]	; (8019f38 <ip4_frag+0x284>)
 8019dbc:	485c      	ldr	r0, [pc, #368]	; (8019f30 <ip4_frag+0x27c>)
 8019dbe:	f000 fdb9 	bl	801a934 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8019dc2:	8bfa      	ldrh	r2, [r7, #30]
 8019dc4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019dc8:	4293      	cmp	r3, r2
 8019dca:	bf28      	it	cs
 8019dcc:	4613      	movcs	r3, r2
 8019dce:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8019dd2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	d105      	bne.n	8019de6 <ip4_frag+0x132>
        poff = 0;
 8019dda:	2300      	movs	r3, #0
 8019ddc:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019dde:	68fb      	ldr	r3, [r7, #12]
 8019de0:	681b      	ldr	r3, [r3, #0]
 8019de2:	60fb      	str	r3, [r7, #12]
        continue;
 8019de4:	e041      	b.n	8019e6a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8019de6:	f7ff ff0d 	bl	8019c04 <ip_frag_alloc_pbuf_custom_ref>
 8019dea:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019dec:	69bb      	ldr	r3, [r7, #24]
 8019dee:	2b00      	cmp	r3, #0
 8019df0:	d103      	bne.n	8019dfa <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019df2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019df4:	f7f6 fdea 	bl	80109cc <pbuf_free>
        goto memerr;
 8019df8:	e08f      	b.n	8019f1a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019dfa:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019dfc:	68fb      	ldr	r3, [r7, #12]
 8019dfe:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019e00:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019e02:	4413      	add	r3, r2
 8019e04:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8019e08:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8019e0c:	9201      	str	r2, [sp, #4]
 8019e0e:	9300      	str	r3, [sp, #0]
 8019e10:	4603      	mov	r3, r0
 8019e12:	2241      	movs	r2, #65	; 0x41
 8019e14:	2000      	movs	r0, #0
 8019e16:	f7f6 fc1f 	bl	8010658 <pbuf_alloced_custom>
 8019e1a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019e1c:	697b      	ldr	r3, [r7, #20]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d106      	bne.n	8019e30 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019e22:	69b8      	ldr	r0, [r7, #24]
 8019e24:	f7ff fef6 	bl	8019c14 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8019e28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019e2a:	f7f6 fdcf 	bl	80109cc <pbuf_free>
        goto memerr;
 8019e2e:	e074      	b.n	8019f1a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8019e30:	68f8      	ldr	r0, [r7, #12]
 8019e32:	f7f6 fe71 	bl	8010b18 <pbuf_ref>
      pcr->original = p;
 8019e36:	69bb      	ldr	r3, [r7, #24]
 8019e38:	68fa      	ldr	r2, [r7, #12]
 8019e3a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019e3c:	69bb      	ldr	r3, [r7, #24]
 8019e3e:	4a3f      	ldr	r2, [pc, #252]	; (8019f3c <ip4_frag+0x288>)
 8019e40:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019e42:	6979      	ldr	r1, [r7, #20]
 8019e44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019e46:	f7f6 fe8f 	bl	8010b68 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8019e4a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8019e4e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019e52:	1ad3      	subs	r3, r2, r3
 8019e54:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8019e58:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019e5c:	2b00      	cmp	r3, #0
 8019e5e:	d004      	beq.n	8019e6a <ip4_frag+0x1b6>
        poff = 0;
 8019e60:	2300      	movs	r3, #0
 8019e62:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019e64:	68fb      	ldr	r3, [r7, #12]
 8019e66:	681b      	ldr	r3, [r3, #0]
 8019e68:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8019e6a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	d196      	bne.n	8019da0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8019e72:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019e74:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019e78:	4413      	add	r3, r2
 8019e7a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8019e7c:	68bb      	ldr	r3, [r7, #8]
 8019e7e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019e80:	f1a3 0213 	sub.w	r2, r3, #19
 8019e84:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019e88:	429a      	cmp	r2, r3
 8019e8a:	bfcc      	ite	gt
 8019e8c:	2301      	movgt	r3, #1
 8019e8e:	2300      	movle	r3, #0
 8019e90:	b2db      	uxtb	r3, r3
 8019e92:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8019e94:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019e98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019e9c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8019e9e:	6a3b      	ldr	r3, [r7, #32]
 8019ea0:	2b00      	cmp	r3, #0
 8019ea2:	d002      	beq.n	8019eaa <ip4_frag+0x1f6>
 8019ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d003      	beq.n	8019eb2 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8019eaa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019eac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019eb0:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8019eb2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019eb4:	4618      	mov	r0, r3
 8019eb6:	f7f5 fa41 	bl	800f33c <lwip_htons>
 8019eba:	4603      	mov	r3, r0
 8019ebc:	461a      	mov	r2, r3
 8019ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ec0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8019ec2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019ec4:	3314      	adds	r3, #20
 8019ec6:	b29b      	uxth	r3, r3
 8019ec8:	4618      	mov	r0, r3
 8019eca:	f7f5 fa37 	bl	800f33c <lwip_htons>
 8019ece:	4603      	mov	r3, r0
 8019ed0:	461a      	mov	r2, r3
 8019ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ed4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8019ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ed8:	2200      	movs	r2, #0
 8019eda:	729a      	strb	r2, [r3, #10]
 8019edc:	2200      	movs	r2, #0
 8019ede:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019ee0:	68bb      	ldr	r3, [r7, #8]
 8019ee2:	695b      	ldr	r3, [r3, #20]
 8019ee4:	687a      	ldr	r2, [r7, #4]
 8019ee6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019ee8:	68b8      	ldr	r0, [r7, #8]
 8019eea:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8019eec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019eee:	f7f6 fd6d 	bl	80109cc <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019ef2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019ef6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019ef8:	1ad3      	subs	r3, r2, r3
 8019efa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8019efe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8019f02:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019f04:	4413      	add	r3, r2
 8019f06:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8019f0a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019f0e:	2b00      	cmp	r3, #0
 8019f10:	f47f af19 	bne.w	8019d46 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019f14:	2300      	movs	r3, #0
 8019f16:	e002      	b.n	8019f1e <ip4_frag+0x26a>
      goto memerr;
 8019f18:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8019f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019f1e:	4618      	mov	r0, r3
 8019f20:	3748      	adds	r7, #72	; 0x48
 8019f22:	46bd      	mov	sp, r7
 8019f24:	bd80      	pop	{r7, pc}
 8019f26:	bf00      	nop
 8019f28:	0801edc4 	.word	0x0801edc4
 8019f2c:	0801efa0 	.word	0x0801efa0
 8019f30:	0801ee0c 	.word	0x0801ee0c
 8019f34:	0801efbc 	.word	0x0801efbc
 8019f38:	0801efdc 	.word	0x0801efdc
 8019f3c:	08019c4d 	.word	0x08019c4d

08019f40 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019f40:	b580      	push	{r7, lr}
 8019f42:	b086      	sub	sp, #24
 8019f44:	af00      	add	r7, sp, #0
 8019f46:	6078      	str	r0, [r7, #4]
 8019f48:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8019f4a:	230e      	movs	r3, #14
 8019f4c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	895b      	ldrh	r3, [r3, #10]
 8019f52:	2b0e      	cmp	r3, #14
 8019f54:	d96e      	bls.n	801a034 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	7bdb      	ldrb	r3, [r3, #15]
 8019f5a:	2b00      	cmp	r3, #0
 8019f5c:	d106      	bne.n	8019f6c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8019f5e:	683b      	ldr	r3, [r7, #0]
 8019f60:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019f64:	3301      	adds	r3, #1
 8019f66:	b2da      	uxtb	r2, r3
 8019f68:	687b      	ldr	r3, [r7, #4]
 8019f6a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	685b      	ldr	r3, [r3, #4]
 8019f70:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8019f72:	693b      	ldr	r3, [r7, #16]
 8019f74:	7b1a      	ldrb	r2, [r3, #12]
 8019f76:	7b5b      	ldrb	r3, [r3, #13]
 8019f78:	021b      	lsls	r3, r3, #8
 8019f7a:	4313      	orrs	r3, r2
 8019f7c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8019f7e:	693b      	ldr	r3, [r7, #16]
 8019f80:	781b      	ldrb	r3, [r3, #0]
 8019f82:	f003 0301 	and.w	r3, r3, #1
 8019f86:	2b00      	cmp	r3, #0
 8019f88:	d023      	beq.n	8019fd2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8019f8a:	693b      	ldr	r3, [r7, #16]
 8019f8c:	781b      	ldrb	r3, [r3, #0]
 8019f8e:	2b01      	cmp	r3, #1
 8019f90:	d10f      	bne.n	8019fb2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019f92:	693b      	ldr	r3, [r7, #16]
 8019f94:	785b      	ldrb	r3, [r3, #1]
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	d11b      	bne.n	8019fd2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8019f9a:	693b      	ldr	r3, [r7, #16]
 8019f9c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019f9e:	2b5e      	cmp	r3, #94	; 0x5e
 8019fa0:	d117      	bne.n	8019fd2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	7b5b      	ldrb	r3, [r3, #13]
 8019fa6:	f043 0310 	orr.w	r3, r3, #16
 8019faa:	b2da      	uxtb	r2, r3
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	735a      	strb	r2, [r3, #13]
 8019fb0:	e00f      	b.n	8019fd2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8019fb2:	693b      	ldr	r3, [r7, #16]
 8019fb4:	2206      	movs	r2, #6
 8019fb6:	4928      	ldr	r1, [pc, #160]	; (801a058 <ethernet_input+0x118>)
 8019fb8:	4618      	mov	r0, r3
 8019fba:	f000 fb9b 	bl	801a6f4 <memcmp>
 8019fbe:	4603      	mov	r3, r0
 8019fc0:	2b00      	cmp	r3, #0
 8019fc2:	d106      	bne.n	8019fd2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8019fc4:	687b      	ldr	r3, [r7, #4]
 8019fc6:	7b5b      	ldrb	r3, [r3, #13]
 8019fc8:	f043 0308 	orr.w	r3, r3, #8
 8019fcc:	b2da      	uxtb	r2, r3
 8019fce:	687b      	ldr	r3, [r7, #4]
 8019fd0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8019fd2:	89fb      	ldrh	r3, [r7, #14]
 8019fd4:	2b08      	cmp	r3, #8
 8019fd6:	d003      	beq.n	8019fe0 <ethernet_input+0xa0>
 8019fd8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8019fdc:	d014      	beq.n	801a008 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8019fde:	e032      	b.n	801a046 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019fe0:	683b      	ldr	r3, [r7, #0]
 8019fe2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019fe6:	f003 0308 	and.w	r3, r3, #8
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	d024      	beq.n	801a038 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019fee:	8afb      	ldrh	r3, [r7, #22]
 8019ff0:	4619      	mov	r1, r3
 8019ff2:	6878      	ldr	r0, [r7, #4]
 8019ff4:	f7f6 fc64 	bl	80108c0 <pbuf_remove_header>
 8019ff8:	4603      	mov	r3, r0
 8019ffa:	2b00      	cmp	r3, #0
 8019ffc:	d11e      	bne.n	801a03c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8019ffe:	6839      	ldr	r1, [r7, #0]
 801a000:	6878      	ldr	r0, [r7, #4]
 801a002:	f7fe ff21 	bl	8018e48 <ip4_input>
      break;
 801a006:	e013      	b.n	801a030 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801a008:	683b      	ldr	r3, [r7, #0]
 801a00a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a00e:	f003 0308 	and.w	r3, r3, #8
 801a012:	2b00      	cmp	r3, #0
 801a014:	d014      	beq.n	801a040 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801a016:	8afb      	ldrh	r3, [r7, #22]
 801a018:	4619      	mov	r1, r3
 801a01a:	6878      	ldr	r0, [r7, #4]
 801a01c:	f7f6 fc50 	bl	80108c0 <pbuf_remove_header>
 801a020:	4603      	mov	r3, r0
 801a022:	2b00      	cmp	r3, #0
 801a024:	d10e      	bne.n	801a044 <ethernet_input+0x104>
        etharp_input(p, netif);
 801a026:	6839      	ldr	r1, [r7, #0]
 801a028:	6878      	ldr	r0, [r7, #4]
 801a02a:	f7fe f8c1 	bl	80181b0 <etharp_input>
      break;
 801a02e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801a030:	2300      	movs	r3, #0
 801a032:	e00c      	b.n	801a04e <ethernet_input+0x10e>
    goto free_and_return;
 801a034:	bf00      	nop
 801a036:	e006      	b.n	801a046 <ethernet_input+0x106>
        goto free_and_return;
 801a038:	bf00      	nop
 801a03a:	e004      	b.n	801a046 <ethernet_input+0x106>
        goto free_and_return;
 801a03c:	bf00      	nop
 801a03e:	e002      	b.n	801a046 <ethernet_input+0x106>
        goto free_and_return;
 801a040:	bf00      	nop
 801a042:	e000      	b.n	801a046 <ethernet_input+0x106>
        goto free_and_return;
 801a044:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801a046:	6878      	ldr	r0, [r7, #4]
 801a048:	f7f6 fcc0 	bl	80109cc <pbuf_free>
  return ERR_OK;
 801a04c:	2300      	movs	r3, #0
}
 801a04e:	4618      	mov	r0, r3
 801a050:	3718      	adds	r7, #24
 801a052:	46bd      	mov	sp, r7
 801a054:	bd80      	pop	{r7, pc}
 801a056:	bf00      	nop
 801a058:	0801f1b8 	.word	0x0801f1b8

0801a05c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801a05c:	b580      	push	{r7, lr}
 801a05e:	b086      	sub	sp, #24
 801a060:	af00      	add	r7, sp, #0
 801a062:	60f8      	str	r0, [r7, #12]
 801a064:	60b9      	str	r1, [r7, #8]
 801a066:	607a      	str	r2, [r7, #4]
 801a068:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801a06a:	8c3b      	ldrh	r3, [r7, #32]
 801a06c:	4618      	mov	r0, r3
 801a06e:	f7f5 f965 	bl	800f33c <lwip_htons>
 801a072:	4603      	mov	r3, r0
 801a074:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801a076:	210e      	movs	r1, #14
 801a078:	68b8      	ldr	r0, [r7, #8]
 801a07a:	f7f6 fc11 	bl	80108a0 <pbuf_add_header>
 801a07e:	4603      	mov	r3, r0
 801a080:	2b00      	cmp	r3, #0
 801a082:	d125      	bne.n	801a0d0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801a084:	68bb      	ldr	r3, [r7, #8]
 801a086:	685b      	ldr	r3, [r3, #4]
 801a088:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801a08a:	693b      	ldr	r3, [r7, #16]
 801a08c:	8afa      	ldrh	r2, [r7, #22]
 801a08e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801a090:	693b      	ldr	r3, [r7, #16]
 801a092:	2206      	movs	r2, #6
 801a094:	6839      	ldr	r1, [r7, #0]
 801a096:	4618      	mov	r0, r3
 801a098:	f000 fb3c 	bl	801a714 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801a09c:	693b      	ldr	r3, [r7, #16]
 801a09e:	3306      	adds	r3, #6
 801a0a0:	2206      	movs	r2, #6
 801a0a2:	6879      	ldr	r1, [r7, #4]
 801a0a4:	4618      	mov	r0, r3
 801a0a6:	f000 fb35 	bl	801a714 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801a0aa:	68fb      	ldr	r3, [r7, #12]
 801a0ac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a0b0:	2b06      	cmp	r3, #6
 801a0b2:	d006      	beq.n	801a0c2 <ethernet_output+0x66>
 801a0b4:	4b0a      	ldr	r3, [pc, #40]	; (801a0e0 <ethernet_output+0x84>)
 801a0b6:	f44f 7299 	mov.w	r2, #306	; 0x132
 801a0ba:	490a      	ldr	r1, [pc, #40]	; (801a0e4 <ethernet_output+0x88>)
 801a0bc:	480a      	ldr	r0, [pc, #40]	; (801a0e8 <ethernet_output+0x8c>)
 801a0be:	f000 fc39 	bl	801a934 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801a0c2:	68fb      	ldr	r3, [r7, #12]
 801a0c4:	699b      	ldr	r3, [r3, #24]
 801a0c6:	68b9      	ldr	r1, [r7, #8]
 801a0c8:	68f8      	ldr	r0, [r7, #12]
 801a0ca:	4798      	blx	r3
 801a0cc:	4603      	mov	r3, r0
 801a0ce:	e002      	b.n	801a0d6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801a0d0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801a0d2:	f06f 0301 	mvn.w	r3, #1
}
 801a0d6:	4618      	mov	r0, r3
 801a0d8:	3718      	adds	r7, #24
 801a0da:	46bd      	mov	sp, r7
 801a0dc:	bd80      	pop	{r7, pc}
 801a0de:	bf00      	nop
 801a0e0:	0801efec 	.word	0x0801efec
 801a0e4:	0801f024 	.word	0x0801f024
 801a0e8:	0801f058 	.word	0x0801f058

0801a0ec <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801a0ec:	b580      	push	{r7, lr}
 801a0ee:	b086      	sub	sp, #24
 801a0f0:	af00      	add	r7, sp, #0
 801a0f2:	6078      	str	r0, [r7, #4]
 801a0f4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801a0f6:	683b      	ldr	r3, [r7, #0]
 801a0f8:	60bb      	str	r3, [r7, #8]
 801a0fa:	2304      	movs	r3, #4
 801a0fc:	60fb      	str	r3, [r7, #12]
 801a0fe:	2300      	movs	r3, #0
 801a100:	613b      	str	r3, [r7, #16]
 801a102:	2300      	movs	r3, #0
 801a104:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801a106:	f107 0308 	add.w	r3, r7, #8
 801a10a:	2100      	movs	r1, #0
 801a10c:	4618      	mov	r0, r3
 801a10e:	f7f0 f980 	bl	800a412 <osMessageCreate>
 801a112:	4602      	mov	r2, r0
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801a118:	687b      	ldr	r3, [r7, #4]
 801a11a:	681b      	ldr	r3, [r3, #0]
 801a11c:	2b00      	cmp	r3, #0
 801a11e:	d102      	bne.n	801a126 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801a120:	f04f 33ff 	mov.w	r3, #4294967295
 801a124:	e000      	b.n	801a128 <sys_mbox_new+0x3c>

  return ERR_OK;
 801a126:	2300      	movs	r3, #0
}
 801a128:	4618      	mov	r0, r3
 801a12a:	3718      	adds	r7, #24
 801a12c:	46bd      	mov	sp, r7
 801a12e:	bd80      	pop	{r7, pc}

0801a130 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801a130:	b580      	push	{r7, lr}
 801a132:	b082      	sub	sp, #8
 801a134:	af00      	add	r7, sp, #0
 801a136:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	681b      	ldr	r3, [r3, #0]
 801a13c:	4618      	mov	r0, r3
 801a13e:	f7f0 fb7a 	bl	800a836 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801a142:	687b      	ldr	r3, [r7, #4]
 801a144:	681b      	ldr	r3, [r3, #0]
 801a146:	4618      	mov	r0, r3
 801a148:	f7f0 fb8b 	bl	800a862 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801a14c:	bf00      	nop
 801a14e:	3708      	adds	r7, #8
 801a150:	46bd      	mov	sp, r7
 801a152:	bd80      	pop	{r7, pc}

0801a154 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801a154:	b580      	push	{r7, lr}
 801a156:	b084      	sub	sp, #16
 801a158:	af00      	add	r7, sp, #0
 801a15a:	6078      	str	r0, [r7, #4]
 801a15c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801a15e:	687b      	ldr	r3, [r7, #4]
 801a160:	681b      	ldr	r3, [r3, #0]
 801a162:	6839      	ldr	r1, [r7, #0]
 801a164:	2200      	movs	r2, #0
 801a166:	4618      	mov	r0, r3
 801a168:	f7f0 f97c 	bl	800a464 <osMessagePut>
 801a16c:	4603      	mov	r3, r0
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d102      	bne.n	801a178 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801a172:	2300      	movs	r3, #0
 801a174:	73fb      	strb	r3, [r7, #15]
 801a176:	e001      	b.n	801a17c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801a178:	23ff      	movs	r3, #255	; 0xff
 801a17a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801a17c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a180:	4618      	mov	r0, r3
 801a182:	3710      	adds	r7, #16
 801a184:	46bd      	mov	sp, r7
 801a186:	bd80      	pop	{r7, pc}

0801a188 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801a188:	b580      	push	{r7, lr}
 801a18a:	b08c      	sub	sp, #48	; 0x30
 801a18c:	af00      	add	r7, sp, #0
 801a18e:	61f8      	str	r0, [r7, #28]
 801a190:	61b9      	str	r1, [r7, #24]
 801a192:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801a194:	f7ef fe67 	bl	8009e66 <osKernelSysTick>
 801a198:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801a19a:	697b      	ldr	r3, [r7, #20]
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d017      	beq.n	801a1d0 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801a1a0:	69fb      	ldr	r3, [r7, #28]
 801a1a2:	6819      	ldr	r1, [r3, #0]
 801a1a4:	f107 0320 	add.w	r3, r7, #32
 801a1a8:	697a      	ldr	r2, [r7, #20]
 801a1aa:	4618      	mov	r0, r3
 801a1ac:	f7f0 f99a 	bl	800a4e4 <osMessageGet>

    if(event.status == osEventMessage)
 801a1b0:	6a3b      	ldr	r3, [r7, #32]
 801a1b2:	2b10      	cmp	r3, #16
 801a1b4:	d109      	bne.n	801a1ca <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801a1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1b8:	461a      	mov	r2, r3
 801a1ba:	69bb      	ldr	r3, [r7, #24]
 801a1bc:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801a1be:	f7ef fe52 	bl	8009e66 <osKernelSysTick>
 801a1c2:	4602      	mov	r2, r0
 801a1c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1c6:	1ad3      	subs	r3, r2, r3
 801a1c8:	e019      	b.n	801a1fe <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801a1ca:	f04f 33ff 	mov.w	r3, #4294967295
 801a1ce:	e016      	b.n	801a1fe <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801a1d0:	69fb      	ldr	r3, [r7, #28]
 801a1d2:	6819      	ldr	r1, [r3, #0]
 801a1d4:	463b      	mov	r3, r7
 801a1d6:	f04f 32ff 	mov.w	r2, #4294967295
 801a1da:	4618      	mov	r0, r3
 801a1dc:	f7f0 f982 	bl	800a4e4 <osMessageGet>
 801a1e0:	f107 0320 	add.w	r3, r7, #32
 801a1e4:	463a      	mov	r2, r7
 801a1e6:	ca07      	ldmia	r2, {r0, r1, r2}
 801a1e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801a1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a1ee:	461a      	mov	r2, r3
 801a1f0:	69bb      	ldr	r3, [r7, #24]
 801a1f2:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801a1f4:	f7ef fe37 	bl	8009e66 <osKernelSysTick>
 801a1f8:	4602      	mov	r2, r0
 801a1fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1fc:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801a1fe:	4618      	mov	r0, r3
 801a200:	3730      	adds	r7, #48	; 0x30
 801a202:	46bd      	mov	sp, r7
 801a204:	bd80      	pop	{r7, pc}

0801a206 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801a206:	b580      	push	{r7, lr}
 801a208:	b086      	sub	sp, #24
 801a20a:	af00      	add	r7, sp, #0
 801a20c:	6078      	str	r0, [r7, #4]
 801a20e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801a210:	687b      	ldr	r3, [r7, #4]
 801a212:	6819      	ldr	r1, [r3, #0]
 801a214:	f107 030c 	add.w	r3, r7, #12
 801a218:	2200      	movs	r2, #0
 801a21a:	4618      	mov	r0, r3
 801a21c:	f7f0 f962 	bl	800a4e4 <osMessageGet>

  if(event.status == osEventMessage)
 801a220:	68fb      	ldr	r3, [r7, #12]
 801a222:	2b10      	cmp	r3, #16
 801a224:	d105      	bne.n	801a232 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801a226:	693b      	ldr	r3, [r7, #16]
 801a228:	461a      	mov	r2, r3
 801a22a:	683b      	ldr	r3, [r7, #0]
 801a22c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801a22e:	2300      	movs	r3, #0
 801a230:	e001      	b.n	801a236 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801a232:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801a236:	4618      	mov	r0, r3
 801a238:	3718      	adds	r7, #24
 801a23a:	46bd      	mov	sp, r7
 801a23c:	bd80      	pop	{r7, pc}

0801a23e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801a23e:	b480      	push	{r7}
 801a240:	b083      	sub	sp, #12
 801a242:	af00      	add	r7, sp, #0
 801a244:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801a246:	687b      	ldr	r3, [r7, #4]
 801a248:	681b      	ldr	r3, [r3, #0]
 801a24a:	2b00      	cmp	r3, #0
 801a24c:	d101      	bne.n	801a252 <sys_mbox_valid+0x14>
    return 0;
 801a24e:	2300      	movs	r3, #0
 801a250:	e000      	b.n	801a254 <sys_mbox_valid+0x16>
  else
    return 1;
 801a252:	2301      	movs	r3, #1
}
 801a254:	4618      	mov	r0, r3
 801a256:	370c      	adds	r7, #12
 801a258:	46bd      	mov	sp, r7
 801a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a25e:	4770      	bx	lr

0801a260 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801a260:	b480      	push	{r7}
 801a262:	b083      	sub	sp, #12
 801a264:	af00      	add	r7, sp, #0
 801a266:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801a268:	687b      	ldr	r3, [r7, #4]
 801a26a:	2200      	movs	r2, #0
 801a26c:	601a      	str	r2, [r3, #0]
}
 801a26e:	bf00      	nop
 801a270:	370c      	adds	r7, #12
 801a272:	46bd      	mov	sp, r7
 801a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a278:	4770      	bx	lr

0801a27a <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801a27a:	b580      	push	{r7, lr}
 801a27c:	b084      	sub	sp, #16
 801a27e:	af00      	add	r7, sp, #0
 801a280:	6078      	str	r0, [r7, #4]
 801a282:	460b      	mov	r3, r1
 801a284:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801a286:	2300      	movs	r3, #0
 801a288:	60bb      	str	r3, [r7, #8]
 801a28a:	2300      	movs	r3, #0
 801a28c:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801a28e:	f107 0308 	add.w	r3, r7, #8
 801a292:	2101      	movs	r1, #1
 801a294:	4618      	mov	r0, r3
 801a296:	f7ef fef3 	bl	800a080 <osSemaphoreCreate>
 801a29a:	4602      	mov	r2, r0
 801a29c:	687b      	ldr	r3, [r7, #4]
 801a29e:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801a2a0:	687b      	ldr	r3, [r7, #4]
 801a2a2:	681b      	ldr	r3, [r3, #0]
 801a2a4:	2b00      	cmp	r3, #0
 801a2a6:	d102      	bne.n	801a2ae <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a2a8:	f04f 33ff 	mov.w	r3, #4294967295
 801a2ac:	e009      	b.n	801a2c2 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801a2ae:	78fb      	ldrb	r3, [r7, #3]
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	d105      	bne.n	801a2c0 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801a2b4:	687b      	ldr	r3, [r7, #4]
 801a2b6:	681b      	ldr	r3, [r3, #0]
 801a2b8:	2100      	movs	r1, #0
 801a2ba:	4618      	mov	r0, r3
 801a2bc:	f7ef ff12 	bl	800a0e4 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801a2c0:	2300      	movs	r3, #0
}
 801a2c2:	4618      	mov	r0, r3
 801a2c4:	3710      	adds	r7, #16
 801a2c6:	46bd      	mov	sp, r7
 801a2c8:	bd80      	pop	{r7, pc}

0801a2ca <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801a2ca:	b580      	push	{r7, lr}
 801a2cc:	b084      	sub	sp, #16
 801a2ce:	af00      	add	r7, sp, #0
 801a2d0:	6078      	str	r0, [r7, #4]
 801a2d2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801a2d4:	f7ef fdc7 	bl	8009e66 <osKernelSysTick>
 801a2d8:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801a2da:	683b      	ldr	r3, [r7, #0]
 801a2dc:	2b00      	cmp	r3, #0
 801a2de:	d011      	beq.n	801a304 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801a2e0:	687b      	ldr	r3, [r7, #4]
 801a2e2:	681b      	ldr	r3, [r3, #0]
 801a2e4:	6839      	ldr	r1, [r7, #0]
 801a2e6:	4618      	mov	r0, r3
 801a2e8:	f7ef fefc 	bl	800a0e4 <osSemaphoreWait>
 801a2ec:	4603      	mov	r3, r0
 801a2ee:	2b00      	cmp	r3, #0
 801a2f0:	d105      	bne.n	801a2fe <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801a2f2:	f7ef fdb8 	bl	8009e66 <osKernelSysTick>
 801a2f6:	4602      	mov	r2, r0
 801a2f8:	68fb      	ldr	r3, [r7, #12]
 801a2fa:	1ad3      	subs	r3, r2, r3
 801a2fc:	e012      	b.n	801a324 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801a2fe:	f04f 33ff 	mov.w	r3, #4294967295
 801a302:	e00f      	b.n	801a324 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801a304:	bf00      	nop
 801a306:	687b      	ldr	r3, [r7, #4]
 801a308:	681b      	ldr	r3, [r3, #0]
 801a30a:	f04f 31ff 	mov.w	r1, #4294967295
 801a30e:	4618      	mov	r0, r3
 801a310:	f7ef fee8 	bl	800a0e4 <osSemaphoreWait>
 801a314:	4603      	mov	r3, r0
 801a316:	2b00      	cmp	r3, #0
 801a318:	d1f5      	bne.n	801a306 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801a31a:	f7ef fda4 	bl	8009e66 <osKernelSysTick>
 801a31e:	4602      	mov	r2, r0
 801a320:	68fb      	ldr	r3, [r7, #12]
 801a322:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801a324:	4618      	mov	r0, r3
 801a326:	3710      	adds	r7, #16
 801a328:	46bd      	mov	sp, r7
 801a32a:	bd80      	pop	{r7, pc}

0801a32c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801a32c:	b580      	push	{r7, lr}
 801a32e:	b082      	sub	sp, #8
 801a330:	af00      	add	r7, sp, #0
 801a332:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801a334:	687b      	ldr	r3, [r7, #4]
 801a336:	681b      	ldr	r3, [r3, #0]
 801a338:	4618      	mov	r0, r3
 801a33a:	f7ef ff21 	bl	800a180 <osSemaphoreRelease>
}
 801a33e:	bf00      	nop
 801a340:	3708      	adds	r7, #8
 801a342:	46bd      	mov	sp, r7
 801a344:	bd80      	pop	{r7, pc}

0801a346 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801a346:	b580      	push	{r7, lr}
 801a348:	b082      	sub	sp, #8
 801a34a:	af00      	add	r7, sp, #0
 801a34c:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801a34e:	687b      	ldr	r3, [r7, #4]
 801a350:	681b      	ldr	r3, [r3, #0]
 801a352:	4618      	mov	r0, r3
 801a354:	f7ef ff4a 	bl	800a1ec <osSemaphoreDelete>
}
 801a358:	bf00      	nop
 801a35a:	3708      	adds	r7, #8
 801a35c:	46bd      	mov	sp, r7
 801a35e:	bd80      	pop	{r7, pc}

0801a360 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801a360:	b480      	push	{r7}
 801a362:	b083      	sub	sp, #12
 801a364:	af00      	add	r7, sp, #0
 801a366:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801a368:	687b      	ldr	r3, [r7, #4]
 801a36a:	681b      	ldr	r3, [r3, #0]
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	d101      	bne.n	801a374 <sys_sem_valid+0x14>
    return 0;
 801a370:	2300      	movs	r3, #0
 801a372:	e000      	b.n	801a376 <sys_sem_valid+0x16>
  else
    return 1;
 801a374:	2301      	movs	r3, #1
}
 801a376:	4618      	mov	r0, r3
 801a378:	370c      	adds	r7, #12
 801a37a:	46bd      	mov	sp, r7
 801a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a380:	4770      	bx	lr

0801a382 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801a382:	b480      	push	{r7}
 801a384:	b083      	sub	sp, #12
 801a386:	af00      	add	r7, sp, #0
 801a388:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801a38a:	687b      	ldr	r3, [r7, #4]
 801a38c:	2200      	movs	r2, #0
 801a38e:	601a      	str	r2, [r3, #0]
}
 801a390:	bf00      	nop
 801a392:	370c      	adds	r7, #12
 801a394:	46bd      	mov	sp, r7
 801a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a39a:	4770      	bx	lr

0801a39c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801a39c:	b580      	push	{r7, lr}
 801a39e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801a3a0:	4803      	ldr	r0, [pc, #12]	; (801a3b0 <sys_init+0x14>)
 801a3a2:	f7ef fdd0 	bl	8009f46 <osMutexCreate>
 801a3a6:	4603      	mov	r3, r0
 801a3a8:	4a02      	ldr	r2, [pc, #8]	; (801a3b4 <sys_init+0x18>)
 801a3aa:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801a3ac:	bf00      	nop
 801a3ae:	bd80      	pop	{r7, pc}
 801a3b0:	0801f1c8 	.word	0x0801f1c8
 801a3b4:	2000dc24 	.word	0x2000dc24

0801a3b8 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801a3b8:	b580      	push	{r7, lr}
 801a3ba:	b084      	sub	sp, #16
 801a3bc:	af00      	add	r7, sp, #0
 801a3be:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801a3c0:	2300      	movs	r3, #0
 801a3c2:	60bb      	str	r3, [r7, #8]
 801a3c4:	2300      	movs	r3, #0
 801a3c6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801a3c8:	f107 0308 	add.w	r3, r7, #8
 801a3cc:	4618      	mov	r0, r3
 801a3ce:	f7ef fdba 	bl	8009f46 <osMutexCreate>
 801a3d2:	4602      	mov	r2, r0
 801a3d4:	687b      	ldr	r3, [r7, #4]
 801a3d6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801a3d8:	687b      	ldr	r3, [r7, #4]
 801a3da:	681b      	ldr	r3, [r3, #0]
 801a3dc:	2b00      	cmp	r3, #0
 801a3de:	d102      	bne.n	801a3e6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a3e0:	f04f 33ff 	mov.w	r3, #4294967295
 801a3e4:	e000      	b.n	801a3e8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801a3e6:	2300      	movs	r3, #0
}
 801a3e8:	4618      	mov	r0, r3
 801a3ea:	3710      	adds	r7, #16
 801a3ec:	46bd      	mov	sp, r7
 801a3ee:	bd80      	pop	{r7, pc}

0801a3f0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801a3f0:	b580      	push	{r7, lr}
 801a3f2:	b082      	sub	sp, #8
 801a3f4:	af00      	add	r7, sp, #0
 801a3f6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801a3f8:	687b      	ldr	r3, [r7, #4]
 801a3fa:	681b      	ldr	r3, [r3, #0]
 801a3fc:	f04f 31ff 	mov.w	r1, #4294967295
 801a400:	4618      	mov	r0, r3
 801a402:	f7ef fdb9 	bl	8009f78 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801a406:	bf00      	nop
 801a408:	3708      	adds	r7, #8
 801a40a:	46bd      	mov	sp, r7
 801a40c:	bd80      	pop	{r7, pc}

0801a40e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801a40e:	b580      	push	{r7, lr}
 801a410:	b082      	sub	sp, #8
 801a412:	af00      	add	r7, sp, #0
 801a414:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	681b      	ldr	r3, [r3, #0]
 801a41a:	4618      	mov	r0, r3
 801a41c:	f7ef fdfa 	bl	800a014 <osMutexRelease>
}
 801a420:	bf00      	nop
 801a422:	3708      	adds	r7, #8
 801a424:	46bd      	mov	sp, r7
 801a426:	bd80      	pop	{r7, pc}

0801a428 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801a428:	b580      	push	{r7, lr}
 801a42a:	b08c      	sub	sp, #48	; 0x30
 801a42c:	af00      	add	r7, sp, #0
 801a42e:	60f8      	str	r0, [r7, #12]
 801a430:	60b9      	str	r1, [r7, #8]
 801a432:	607a      	str	r2, [r7, #4]
 801a434:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801a436:	f107 0314 	add.w	r3, r7, #20
 801a43a:	2200      	movs	r2, #0
 801a43c:	601a      	str	r2, [r3, #0]
 801a43e:	605a      	str	r2, [r3, #4]
 801a440:	609a      	str	r2, [r3, #8]
 801a442:	60da      	str	r2, [r3, #12]
 801a444:	611a      	str	r2, [r3, #16]
 801a446:	615a      	str	r2, [r3, #20]
 801a448:	619a      	str	r2, [r3, #24]
 801a44a:	68fb      	ldr	r3, [r7, #12]
 801a44c:	617b      	str	r3, [r7, #20]
 801a44e:	68bb      	ldr	r3, [r7, #8]
 801a450:	61bb      	str	r3, [r7, #24]
 801a452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a454:	b21b      	sxth	r3, r3
 801a456:	83bb      	strh	r3, [r7, #28]
 801a458:	683b      	ldr	r3, [r7, #0]
 801a45a:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801a45c:	f107 0314 	add.w	r3, r7, #20
 801a460:	6879      	ldr	r1, [r7, #4]
 801a462:	4618      	mov	r0, r3
 801a464:	f7ef fd0f 	bl	8009e86 <osThreadCreate>
 801a468:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801a46a:	4618      	mov	r0, r3
 801a46c:	3730      	adds	r7, #48	; 0x30
 801a46e:	46bd      	mov	sp, r7
 801a470:	bd80      	pop	{r7, pc}
	...

0801a474 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801a474:	b580      	push	{r7, lr}
 801a476:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801a478:	4b04      	ldr	r3, [pc, #16]	; (801a48c <sys_arch_protect+0x18>)
 801a47a:	681b      	ldr	r3, [r3, #0]
 801a47c:	f04f 31ff 	mov.w	r1, #4294967295
 801a480:	4618      	mov	r0, r3
 801a482:	f7ef fd79 	bl	8009f78 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801a486:	2301      	movs	r3, #1
}
 801a488:	4618      	mov	r0, r3
 801a48a:	bd80      	pop	{r7, pc}
 801a48c:	2000dc24 	.word	0x2000dc24

0801a490 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801a490:	b580      	push	{r7, lr}
 801a492:	b082      	sub	sp, #8
 801a494:	af00      	add	r7, sp, #0
 801a496:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801a498:	4b04      	ldr	r3, [pc, #16]	; (801a4ac <sys_arch_unprotect+0x1c>)
 801a49a:	681b      	ldr	r3, [r3, #0]
 801a49c:	4618      	mov	r0, r3
 801a49e:	f7ef fdb9 	bl	800a014 <osMutexRelease>
}
 801a4a2:	bf00      	nop
 801a4a4:	3708      	adds	r7, #8
 801a4a6:	46bd      	mov	sp, r7
 801a4a8:	bd80      	pop	{r7, pc}
 801a4aa:	bf00      	nop
 801a4ac:	2000dc24 	.word	0x2000dc24

0801a4b0 <std>:
 801a4b0:	2300      	movs	r3, #0
 801a4b2:	b510      	push	{r4, lr}
 801a4b4:	4604      	mov	r4, r0
 801a4b6:	e9c0 3300 	strd	r3, r3, [r0]
 801a4ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a4be:	6083      	str	r3, [r0, #8]
 801a4c0:	8181      	strh	r1, [r0, #12]
 801a4c2:	6643      	str	r3, [r0, #100]	; 0x64
 801a4c4:	81c2      	strh	r2, [r0, #14]
 801a4c6:	6183      	str	r3, [r0, #24]
 801a4c8:	4619      	mov	r1, r3
 801a4ca:	2208      	movs	r2, #8
 801a4cc:	305c      	adds	r0, #92	; 0x5c
 801a4ce:	f000 f949 	bl	801a764 <memset>
 801a4d2:	4b05      	ldr	r3, [pc, #20]	; (801a4e8 <std+0x38>)
 801a4d4:	6263      	str	r3, [r4, #36]	; 0x24
 801a4d6:	4b05      	ldr	r3, [pc, #20]	; (801a4ec <std+0x3c>)
 801a4d8:	62a3      	str	r3, [r4, #40]	; 0x28
 801a4da:	4b05      	ldr	r3, [pc, #20]	; (801a4f0 <std+0x40>)
 801a4dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a4de:	4b05      	ldr	r3, [pc, #20]	; (801a4f4 <std+0x44>)
 801a4e0:	6224      	str	r4, [r4, #32]
 801a4e2:	6323      	str	r3, [r4, #48]	; 0x30
 801a4e4:	bd10      	pop	{r4, pc}
 801a4e6:	bf00      	nop
 801a4e8:	0801ab15 	.word	0x0801ab15
 801a4ec:	0801ab37 	.word	0x0801ab37
 801a4f0:	0801ab6f 	.word	0x0801ab6f
 801a4f4:	0801ab93 	.word	0x0801ab93

0801a4f8 <_cleanup_r>:
 801a4f8:	4901      	ldr	r1, [pc, #4]	; (801a500 <_cleanup_r+0x8>)
 801a4fa:	f000 b8af 	b.w	801a65c <_fwalk_reent>
 801a4fe:	bf00      	nop
 801a500:	0801ad29 	.word	0x0801ad29

0801a504 <__sfmoreglue>:
 801a504:	b570      	push	{r4, r5, r6, lr}
 801a506:	2268      	movs	r2, #104	; 0x68
 801a508:	1e4d      	subs	r5, r1, #1
 801a50a:	4355      	muls	r5, r2
 801a50c:	460e      	mov	r6, r1
 801a50e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a512:	f000 f99b 	bl	801a84c <_malloc_r>
 801a516:	4604      	mov	r4, r0
 801a518:	b140      	cbz	r0, 801a52c <__sfmoreglue+0x28>
 801a51a:	2100      	movs	r1, #0
 801a51c:	e9c0 1600 	strd	r1, r6, [r0]
 801a520:	300c      	adds	r0, #12
 801a522:	60a0      	str	r0, [r4, #8]
 801a524:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a528:	f000 f91c 	bl	801a764 <memset>
 801a52c:	4620      	mov	r0, r4
 801a52e:	bd70      	pop	{r4, r5, r6, pc}

0801a530 <__sfp_lock_acquire>:
 801a530:	4801      	ldr	r0, [pc, #4]	; (801a538 <__sfp_lock_acquire+0x8>)
 801a532:	f7e9 b8c1 	b.w	80036b8 <__retarget_lock_acquire_recursive>
 801a536:	bf00      	nop
 801a538:	20000d60 	.word	0x20000d60

0801a53c <__sfp_lock_release>:
 801a53c:	4801      	ldr	r0, [pc, #4]	; (801a544 <__sfp_lock_release+0x8>)
 801a53e:	f7e9 b8cf 	b.w	80036e0 <__retarget_lock_release_recursive>
 801a542:	bf00      	nop
 801a544:	20000d60 	.word	0x20000d60

0801a548 <__sinit_lock_acquire>:
 801a548:	4801      	ldr	r0, [pc, #4]	; (801a550 <__sinit_lock_acquire+0x8>)
 801a54a:	f7e9 b8b5 	b.w	80036b8 <__retarget_lock_acquire_recursive>
 801a54e:	bf00      	nop
 801a550:	20000d54 	.word	0x20000d54

0801a554 <__sinit_lock_release>:
 801a554:	4801      	ldr	r0, [pc, #4]	; (801a55c <__sinit_lock_release+0x8>)
 801a556:	f7e9 b8c3 	b.w	80036e0 <__retarget_lock_release_recursive>
 801a55a:	bf00      	nop
 801a55c:	20000d54 	.word	0x20000d54

0801a560 <__sinit>:
 801a560:	b510      	push	{r4, lr}
 801a562:	4604      	mov	r4, r0
 801a564:	f7ff fff0 	bl	801a548 <__sinit_lock_acquire>
 801a568:	69a3      	ldr	r3, [r4, #24]
 801a56a:	b11b      	cbz	r3, 801a574 <__sinit+0x14>
 801a56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a570:	f7ff bff0 	b.w	801a554 <__sinit_lock_release>
 801a574:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a578:	6523      	str	r3, [r4, #80]	; 0x50
 801a57a:	4b13      	ldr	r3, [pc, #76]	; (801a5c8 <__sinit+0x68>)
 801a57c:	4a13      	ldr	r2, [pc, #76]	; (801a5cc <__sinit+0x6c>)
 801a57e:	681b      	ldr	r3, [r3, #0]
 801a580:	62a2      	str	r2, [r4, #40]	; 0x28
 801a582:	42a3      	cmp	r3, r4
 801a584:	bf04      	itt	eq
 801a586:	2301      	moveq	r3, #1
 801a588:	61a3      	streq	r3, [r4, #24]
 801a58a:	4620      	mov	r0, r4
 801a58c:	f000 f820 	bl	801a5d0 <__sfp>
 801a590:	6060      	str	r0, [r4, #4]
 801a592:	4620      	mov	r0, r4
 801a594:	f000 f81c 	bl	801a5d0 <__sfp>
 801a598:	60a0      	str	r0, [r4, #8]
 801a59a:	4620      	mov	r0, r4
 801a59c:	f000 f818 	bl	801a5d0 <__sfp>
 801a5a0:	2200      	movs	r2, #0
 801a5a2:	60e0      	str	r0, [r4, #12]
 801a5a4:	2104      	movs	r1, #4
 801a5a6:	6860      	ldr	r0, [r4, #4]
 801a5a8:	f7ff ff82 	bl	801a4b0 <std>
 801a5ac:	68a0      	ldr	r0, [r4, #8]
 801a5ae:	2201      	movs	r2, #1
 801a5b0:	2109      	movs	r1, #9
 801a5b2:	f7ff ff7d 	bl	801a4b0 <std>
 801a5b6:	68e0      	ldr	r0, [r4, #12]
 801a5b8:	2202      	movs	r2, #2
 801a5ba:	2112      	movs	r1, #18
 801a5bc:	f7ff ff78 	bl	801a4b0 <std>
 801a5c0:	2301      	movs	r3, #1
 801a5c2:	61a3      	str	r3, [r4, #24]
 801a5c4:	e7d2      	b.n	801a56c <__sinit+0xc>
 801a5c6:	bf00      	nop
 801a5c8:	0801f230 	.word	0x0801f230
 801a5cc:	0801a4f9 	.word	0x0801a4f9

0801a5d0 <__sfp>:
 801a5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a5d2:	4607      	mov	r7, r0
 801a5d4:	f7ff ffac 	bl	801a530 <__sfp_lock_acquire>
 801a5d8:	4b1e      	ldr	r3, [pc, #120]	; (801a654 <__sfp+0x84>)
 801a5da:	681e      	ldr	r6, [r3, #0]
 801a5dc:	69b3      	ldr	r3, [r6, #24]
 801a5de:	b913      	cbnz	r3, 801a5e6 <__sfp+0x16>
 801a5e0:	4630      	mov	r0, r6
 801a5e2:	f7ff ffbd 	bl	801a560 <__sinit>
 801a5e6:	3648      	adds	r6, #72	; 0x48
 801a5e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a5ec:	3b01      	subs	r3, #1
 801a5ee:	d503      	bpl.n	801a5f8 <__sfp+0x28>
 801a5f0:	6833      	ldr	r3, [r6, #0]
 801a5f2:	b30b      	cbz	r3, 801a638 <__sfp+0x68>
 801a5f4:	6836      	ldr	r6, [r6, #0]
 801a5f6:	e7f7      	b.n	801a5e8 <__sfp+0x18>
 801a5f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a5fc:	b9d5      	cbnz	r5, 801a634 <__sfp+0x64>
 801a5fe:	4b16      	ldr	r3, [pc, #88]	; (801a658 <__sfp+0x88>)
 801a600:	60e3      	str	r3, [r4, #12]
 801a602:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a606:	6665      	str	r5, [r4, #100]	; 0x64
 801a608:	f7e9 f830 	bl	800366c <__retarget_lock_init_recursive>
 801a60c:	f7ff ff96 	bl	801a53c <__sfp_lock_release>
 801a610:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a614:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a618:	6025      	str	r5, [r4, #0]
 801a61a:	61a5      	str	r5, [r4, #24]
 801a61c:	2208      	movs	r2, #8
 801a61e:	4629      	mov	r1, r5
 801a620:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a624:	f000 f89e 	bl	801a764 <memset>
 801a628:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a62c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a630:	4620      	mov	r0, r4
 801a632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a634:	3468      	adds	r4, #104	; 0x68
 801a636:	e7d9      	b.n	801a5ec <__sfp+0x1c>
 801a638:	2104      	movs	r1, #4
 801a63a:	4638      	mov	r0, r7
 801a63c:	f7ff ff62 	bl	801a504 <__sfmoreglue>
 801a640:	4604      	mov	r4, r0
 801a642:	6030      	str	r0, [r6, #0]
 801a644:	2800      	cmp	r0, #0
 801a646:	d1d5      	bne.n	801a5f4 <__sfp+0x24>
 801a648:	f7ff ff78 	bl	801a53c <__sfp_lock_release>
 801a64c:	230c      	movs	r3, #12
 801a64e:	603b      	str	r3, [r7, #0]
 801a650:	e7ee      	b.n	801a630 <__sfp+0x60>
 801a652:	bf00      	nop
 801a654:	0801f230 	.word	0x0801f230
 801a658:	ffff0001 	.word	0xffff0001

0801a65c <_fwalk_reent>:
 801a65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a660:	4606      	mov	r6, r0
 801a662:	4688      	mov	r8, r1
 801a664:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a668:	2700      	movs	r7, #0
 801a66a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a66e:	f1b9 0901 	subs.w	r9, r9, #1
 801a672:	d505      	bpl.n	801a680 <_fwalk_reent+0x24>
 801a674:	6824      	ldr	r4, [r4, #0]
 801a676:	2c00      	cmp	r4, #0
 801a678:	d1f7      	bne.n	801a66a <_fwalk_reent+0xe>
 801a67a:	4638      	mov	r0, r7
 801a67c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a680:	89ab      	ldrh	r3, [r5, #12]
 801a682:	2b01      	cmp	r3, #1
 801a684:	d907      	bls.n	801a696 <_fwalk_reent+0x3a>
 801a686:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a68a:	3301      	adds	r3, #1
 801a68c:	d003      	beq.n	801a696 <_fwalk_reent+0x3a>
 801a68e:	4629      	mov	r1, r5
 801a690:	4630      	mov	r0, r6
 801a692:	47c0      	blx	r8
 801a694:	4307      	orrs	r7, r0
 801a696:	3568      	adds	r5, #104	; 0x68
 801a698:	e7e9      	b.n	801a66e <_fwalk_reent+0x12>
	...

0801a69c <__libc_init_array>:
 801a69c:	b570      	push	{r4, r5, r6, lr}
 801a69e:	4d0d      	ldr	r5, [pc, #52]	; (801a6d4 <__libc_init_array+0x38>)
 801a6a0:	4c0d      	ldr	r4, [pc, #52]	; (801a6d8 <__libc_init_array+0x3c>)
 801a6a2:	1b64      	subs	r4, r4, r5
 801a6a4:	10a4      	asrs	r4, r4, #2
 801a6a6:	2600      	movs	r6, #0
 801a6a8:	42a6      	cmp	r6, r4
 801a6aa:	d109      	bne.n	801a6c0 <__libc_init_array+0x24>
 801a6ac:	4d0b      	ldr	r5, [pc, #44]	; (801a6dc <__libc_init_array+0x40>)
 801a6ae:	4c0c      	ldr	r4, [pc, #48]	; (801a6e0 <__libc_init_array+0x44>)
 801a6b0:	f001 f9cc 	bl	801ba4c <_init>
 801a6b4:	1b64      	subs	r4, r4, r5
 801a6b6:	10a4      	asrs	r4, r4, #2
 801a6b8:	2600      	movs	r6, #0
 801a6ba:	42a6      	cmp	r6, r4
 801a6bc:	d105      	bne.n	801a6ca <__libc_init_array+0x2e>
 801a6be:	bd70      	pop	{r4, r5, r6, pc}
 801a6c0:	f855 3b04 	ldr.w	r3, [r5], #4
 801a6c4:	4798      	blx	r3
 801a6c6:	3601      	adds	r6, #1
 801a6c8:	e7ee      	b.n	801a6a8 <__libc_init_array+0xc>
 801a6ca:	f855 3b04 	ldr.w	r3, [r5], #4
 801a6ce:	4798      	blx	r3
 801a6d0:	3601      	adds	r6, #1
 801a6d2:	e7f2      	b.n	801a6ba <__libc_init_array+0x1e>
 801a6d4:	0801f320 	.word	0x0801f320
 801a6d8:	0801f320 	.word	0x0801f320
 801a6dc:	0801f320 	.word	0x0801f320
 801a6e0:	0801f324 	.word	0x0801f324

0801a6e4 <malloc>:
 801a6e4:	4b02      	ldr	r3, [pc, #8]	; (801a6f0 <malloc+0xc>)
 801a6e6:	4601      	mov	r1, r0
 801a6e8:	6818      	ldr	r0, [r3, #0]
 801a6ea:	f000 b8af 	b.w	801a84c <_malloc_r>
 801a6ee:	bf00      	nop
 801a6f0:	200000b0 	.word	0x200000b0

0801a6f4 <memcmp>:
 801a6f4:	b510      	push	{r4, lr}
 801a6f6:	3901      	subs	r1, #1
 801a6f8:	4402      	add	r2, r0
 801a6fa:	4290      	cmp	r0, r2
 801a6fc:	d101      	bne.n	801a702 <memcmp+0xe>
 801a6fe:	2000      	movs	r0, #0
 801a700:	e005      	b.n	801a70e <memcmp+0x1a>
 801a702:	7803      	ldrb	r3, [r0, #0]
 801a704:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a708:	42a3      	cmp	r3, r4
 801a70a:	d001      	beq.n	801a710 <memcmp+0x1c>
 801a70c:	1b18      	subs	r0, r3, r4
 801a70e:	bd10      	pop	{r4, pc}
 801a710:	3001      	adds	r0, #1
 801a712:	e7f2      	b.n	801a6fa <memcmp+0x6>

0801a714 <memcpy>:
 801a714:	440a      	add	r2, r1
 801a716:	4291      	cmp	r1, r2
 801a718:	f100 33ff 	add.w	r3, r0, #4294967295
 801a71c:	d100      	bne.n	801a720 <memcpy+0xc>
 801a71e:	4770      	bx	lr
 801a720:	b510      	push	{r4, lr}
 801a722:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a726:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a72a:	4291      	cmp	r1, r2
 801a72c:	d1f9      	bne.n	801a722 <memcpy+0xe>
 801a72e:	bd10      	pop	{r4, pc}

0801a730 <memmove>:
 801a730:	4288      	cmp	r0, r1
 801a732:	b510      	push	{r4, lr}
 801a734:	eb01 0402 	add.w	r4, r1, r2
 801a738:	d902      	bls.n	801a740 <memmove+0x10>
 801a73a:	4284      	cmp	r4, r0
 801a73c:	4623      	mov	r3, r4
 801a73e:	d807      	bhi.n	801a750 <memmove+0x20>
 801a740:	1e43      	subs	r3, r0, #1
 801a742:	42a1      	cmp	r1, r4
 801a744:	d008      	beq.n	801a758 <memmove+0x28>
 801a746:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a74a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a74e:	e7f8      	b.n	801a742 <memmove+0x12>
 801a750:	4402      	add	r2, r0
 801a752:	4601      	mov	r1, r0
 801a754:	428a      	cmp	r2, r1
 801a756:	d100      	bne.n	801a75a <memmove+0x2a>
 801a758:	bd10      	pop	{r4, pc}
 801a75a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a75e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a762:	e7f7      	b.n	801a754 <memmove+0x24>

0801a764 <memset>:
 801a764:	4402      	add	r2, r0
 801a766:	4603      	mov	r3, r0
 801a768:	4293      	cmp	r3, r2
 801a76a:	d100      	bne.n	801a76e <memset+0xa>
 801a76c:	4770      	bx	lr
 801a76e:	f803 1b01 	strb.w	r1, [r3], #1
 801a772:	e7f9      	b.n	801a768 <memset+0x4>

0801a774 <_free_r>:
 801a774:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a776:	2900      	cmp	r1, #0
 801a778:	d044      	beq.n	801a804 <_free_r+0x90>
 801a77a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a77e:	9001      	str	r0, [sp, #4]
 801a780:	2b00      	cmp	r3, #0
 801a782:	f1a1 0404 	sub.w	r4, r1, #4
 801a786:	bfb8      	it	lt
 801a788:	18e4      	addlt	r4, r4, r3
 801a78a:	f000 fb2d 	bl	801ade8 <__malloc_lock>
 801a78e:	4a1e      	ldr	r2, [pc, #120]	; (801a808 <_free_r+0x94>)
 801a790:	9801      	ldr	r0, [sp, #4]
 801a792:	6813      	ldr	r3, [r2, #0]
 801a794:	b933      	cbnz	r3, 801a7a4 <_free_r+0x30>
 801a796:	6063      	str	r3, [r4, #4]
 801a798:	6014      	str	r4, [r2, #0]
 801a79a:	b003      	add	sp, #12
 801a79c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a7a0:	f000 bb28 	b.w	801adf4 <__malloc_unlock>
 801a7a4:	42a3      	cmp	r3, r4
 801a7a6:	d908      	bls.n	801a7ba <_free_r+0x46>
 801a7a8:	6825      	ldr	r5, [r4, #0]
 801a7aa:	1961      	adds	r1, r4, r5
 801a7ac:	428b      	cmp	r3, r1
 801a7ae:	bf01      	itttt	eq
 801a7b0:	6819      	ldreq	r1, [r3, #0]
 801a7b2:	685b      	ldreq	r3, [r3, #4]
 801a7b4:	1949      	addeq	r1, r1, r5
 801a7b6:	6021      	streq	r1, [r4, #0]
 801a7b8:	e7ed      	b.n	801a796 <_free_r+0x22>
 801a7ba:	461a      	mov	r2, r3
 801a7bc:	685b      	ldr	r3, [r3, #4]
 801a7be:	b10b      	cbz	r3, 801a7c4 <_free_r+0x50>
 801a7c0:	42a3      	cmp	r3, r4
 801a7c2:	d9fa      	bls.n	801a7ba <_free_r+0x46>
 801a7c4:	6811      	ldr	r1, [r2, #0]
 801a7c6:	1855      	adds	r5, r2, r1
 801a7c8:	42a5      	cmp	r5, r4
 801a7ca:	d10b      	bne.n	801a7e4 <_free_r+0x70>
 801a7cc:	6824      	ldr	r4, [r4, #0]
 801a7ce:	4421      	add	r1, r4
 801a7d0:	1854      	adds	r4, r2, r1
 801a7d2:	42a3      	cmp	r3, r4
 801a7d4:	6011      	str	r1, [r2, #0]
 801a7d6:	d1e0      	bne.n	801a79a <_free_r+0x26>
 801a7d8:	681c      	ldr	r4, [r3, #0]
 801a7da:	685b      	ldr	r3, [r3, #4]
 801a7dc:	6053      	str	r3, [r2, #4]
 801a7de:	4421      	add	r1, r4
 801a7e0:	6011      	str	r1, [r2, #0]
 801a7e2:	e7da      	b.n	801a79a <_free_r+0x26>
 801a7e4:	d902      	bls.n	801a7ec <_free_r+0x78>
 801a7e6:	230c      	movs	r3, #12
 801a7e8:	6003      	str	r3, [r0, #0]
 801a7ea:	e7d6      	b.n	801a79a <_free_r+0x26>
 801a7ec:	6825      	ldr	r5, [r4, #0]
 801a7ee:	1961      	adds	r1, r4, r5
 801a7f0:	428b      	cmp	r3, r1
 801a7f2:	bf04      	itt	eq
 801a7f4:	6819      	ldreq	r1, [r3, #0]
 801a7f6:	685b      	ldreq	r3, [r3, #4]
 801a7f8:	6063      	str	r3, [r4, #4]
 801a7fa:	bf04      	itt	eq
 801a7fc:	1949      	addeq	r1, r1, r5
 801a7fe:	6021      	streq	r1, [r4, #0]
 801a800:	6054      	str	r4, [r2, #4]
 801a802:	e7ca      	b.n	801a79a <_free_r+0x26>
 801a804:	b003      	add	sp, #12
 801a806:	bd30      	pop	{r4, r5, pc}
 801a808:	2000dc28 	.word	0x2000dc28

0801a80c <sbrk_aligned>:
 801a80c:	b570      	push	{r4, r5, r6, lr}
 801a80e:	4e0e      	ldr	r6, [pc, #56]	; (801a848 <sbrk_aligned+0x3c>)
 801a810:	460c      	mov	r4, r1
 801a812:	6831      	ldr	r1, [r6, #0]
 801a814:	4605      	mov	r5, r0
 801a816:	b911      	cbnz	r1, 801a81e <sbrk_aligned+0x12>
 801a818:	f000 f94c 	bl	801aab4 <_sbrk_r>
 801a81c:	6030      	str	r0, [r6, #0]
 801a81e:	4621      	mov	r1, r4
 801a820:	4628      	mov	r0, r5
 801a822:	f000 f947 	bl	801aab4 <_sbrk_r>
 801a826:	1c43      	adds	r3, r0, #1
 801a828:	d00a      	beq.n	801a840 <sbrk_aligned+0x34>
 801a82a:	1cc4      	adds	r4, r0, #3
 801a82c:	f024 0403 	bic.w	r4, r4, #3
 801a830:	42a0      	cmp	r0, r4
 801a832:	d007      	beq.n	801a844 <sbrk_aligned+0x38>
 801a834:	1a21      	subs	r1, r4, r0
 801a836:	4628      	mov	r0, r5
 801a838:	f000 f93c 	bl	801aab4 <_sbrk_r>
 801a83c:	3001      	adds	r0, #1
 801a83e:	d101      	bne.n	801a844 <sbrk_aligned+0x38>
 801a840:	f04f 34ff 	mov.w	r4, #4294967295
 801a844:	4620      	mov	r0, r4
 801a846:	bd70      	pop	{r4, r5, r6, pc}
 801a848:	2000dc2c 	.word	0x2000dc2c

0801a84c <_malloc_r>:
 801a84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a850:	1ccd      	adds	r5, r1, #3
 801a852:	f025 0503 	bic.w	r5, r5, #3
 801a856:	3508      	adds	r5, #8
 801a858:	2d0c      	cmp	r5, #12
 801a85a:	bf38      	it	cc
 801a85c:	250c      	movcc	r5, #12
 801a85e:	2d00      	cmp	r5, #0
 801a860:	4607      	mov	r7, r0
 801a862:	db01      	blt.n	801a868 <_malloc_r+0x1c>
 801a864:	42a9      	cmp	r1, r5
 801a866:	d905      	bls.n	801a874 <_malloc_r+0x28>
 801a868:	230c      	movs	r3, #12
 801a86a:	603b      	str	r3, [r7, #0]
 801a86c:	2600      	movs	r6, #0
 801a86e:	4630      	mov	r0, r6
 801a870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a874:	4e2e      	ldr	r6, [pc, #184]	; (801a930 <_malloc_r+0xe4>)
 801a876:	f000 fab7 	bl	801ade8 <__malloc_lock>
 801a87a:	6833      	ldr	r3, [r6, #0]
 801a87c:	461c      	mov	r4, r3
 801a87e:	bb34      	cbnz	r4, 801a8ce <_malloc_r+0x82>
 801a880:	4629      	mov	r1, r5
 801a882:	4638      	mov	r0, r7
 801a884:	f7ff ffc2 	bl	801a80c <sbrk_aligned>
 801a888:	1c43      	adds	r3, r0, #1
 801a88a:	4604      	mov	r4, r0
 801a88c:	d14d      	bne.n	801a92a <_malloc_r+0xde>
 801a88e:	6834      	ldr	r4, [r6, #0]
 801a890:	4626      	mov	r6, r4
 801a892:	2e00      	cmp	r6, #0
 801a894:	d140      	bne.n	801a918 <_malloc_r+0xcc>
 801a896:	6823      	ldr	r3, [r4, #0]
 801a898:	4631      	mov	r1, r6
 801a89a:	4638      	mov	r0, r7
 801a89c:	eb04 0803 	add.w	r8, r4, r3
 801a8a0:	f000 f908 	bl	801aab4 <_sbrk_r>
 801a8a4:	4580      	cmp	r8, r0
 801a8a6:	d13a      	bne.n	801a91e <_malloc_r+0xd2>
 801a8a8:	6821      	ldr	r1, [r4, #0]
 801a8aa:	3503      	adds	r5, #3
 801a8ac:	1a6d      	subs	r5, r5, r1
 801a8ae:	f025 0503 	bic.w	r5, r5, #3
 801a8b2:	3508      	adds	r5, #8
 801a8b4:	2d0c      	cmp	r5, #12
 801a8b6:	bf38      	it	cc
 801a8b8:	250c      	movcc	r5, #12
 801a8ba:	4629      	mov	r1, r5
 801a8bc:	4638      	mov	r0, r7
 801a8be:	f7ff ffa5 	bl	801a80c <sbrk_aligned>
 801a8c2:	3001      	adds	r0, #1
 801a8c4:	d02b      	beq.n	801a91e <_malloc_r+0xd2>
 801a8c6:	6823      	ldr	r3, [r4, #0]
 801a8c8:	442b      	add	r3, r5
 801a8ca:	6023      	str	r3, [r4, #0]
 801a8cc:	e00e      	b.n	801a8ec <_malloc_r+0xa0>
 801a8ce:	6822      	ldr	r2, [r4, #0]
 801a8d0:	1b52      	subs	r2, r2, r5
 801a8d2:	d41e      	bmi.n	801a912 <_malloc_r+0xc6>
 801a8d4:	2a0b      	cmp	r2, #11
 801a8d6:	d916      	bls.n	801a906 <_malloc_r+0xba>
 801a8d8:	1961      	adds	r1, r4, r5
 801a8da:	42a3      	cmp	r3, r4
 801a8dc:	6025      	str	r5, [r4, #0]
 801a8de:	bf18      	it	ne
 801a8e0:	6059      	strne	r1, [r3, #4]
 801a8e2:	6863      	ldr	r3, [r4, #4]
 801a8e4:	bf08      	it	eq
 801a8e6:	6031      	streq	r1, [r6, #0]
 801a8e8:	5162      	str	r2, [r4, r5]
 801a8ea:	604b      	str	r3, [r1, #4]
 801a8ec:	4638      	mov	r0, r7
 801a8ee:	f104 060b 	add.w	r6, r4, #11
 801a8f2:	f000 fa7f 	bl	801adf4 <__malloc_unlock>
 801a8f6:	f026 0607 	bic.w	r6, r6, #7
 801a8fa:	1d23      	adds	r3, r4, #4
 801a8fc:	1af2      	subs	r2, r6, r3
 801a8fe:	d0b6      	beq.n	801a86e <_malloc_r+0x22>
 801a900:	1b9b      	subs	r3, r3, r6
 801a902:	50a3      	str	r3, [r4, r2]
 801a904:	e7b3      	b.n	801a86e <_malloc_r+0x22>
 801a906:	6862      	ldr	r2, [r4, #4]
 801a908:	42a3      	cmp	r3, r4
 801a90a:	bf0c      	ite	eq
 801a90c:	6032      	streq	r2, [r6, #0]
 801a90e:	605a      	strne	r2, [r3, #4]
 801a910:	e7ec      	b.n	801a8ec <_malloc_r+0xa0>
 801a912:	4623      	mov	r3, r4
 801a914:	6864      	ldr	r4, [r4, #4]
 801a916:	e7b2      	b.n	801a87e <_malloc_r+0x32>
 801a918:	4634      	mov	r4, r6
 801a91a:	6876      	ldr	r6, [r6, #4]
 801a91c:	e7b9      	b.n	801a892 <_malloc_r+0x46>
 801a91e:	230c      	movs	r3, #12
 801a920:	603b      	str	r3, [r7, #0]
 801a922:	4638      	mov	r0, r7
 801a924:	f000 fa66 	bl	801adf4 <__malloc_unlock>
 801a928:	e7a1      	b.n	801a86e <_malloc_r+0x22>
 801a92a:	6025      	str	r5, [r4, #0]
 801a92c:	e7de      	b.n	801a8ec <_malloc_r+0xa0>
 801a92e:	bf00      	nop
 801a930:	2000dc28 	.word	0x2000dc28

0801a934 <iprintf>:
 801a934:	b40f      	push	{r0, r1, r2, r3}
 801a936:	4b0a      	ldr	r3, [pc, #40]	; (801a960 <iprintf+0x2c>)
 801a938:	b513      	push	{r0, r1, r4, lr}
 801a93a:	681c      	ldr	r4, [r3, #0]
 801a93c:	b124      	cbz	r4, 801a948 <iprintf+0x14>
 801a93e:	69a3      	ldr	r3, [r4, #24]
 801a940:	b913      	cbnz	r3, 801a948 <iprintf+0x14>
 801a942:	4620      	mov	r0, r4
 801a944:	f7ff fe0c 	bl	801a560 <__sinit>
 801a948:	ab05      	add	r3, sp, #20
 801a94a:	9a04      	ldr	r2, [sp, #16]
 801a94c:	68a1      	ldr	r1, [r4, #8]
 801a94e:	9301      	str	r3, [sp, #4]
 801a950:	4620      	mov	r0, r4
 801a952:	f000 fbdb 	bl	801b10c <_vfiprintf_r>
 801a956:	b002      	add	sp, #8
 801a958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a95c:	b004      	add	sp, #16
 801a95e:	4770      	bx	lr
 801a960:	200000b0 	.word	0x200000b0

0801a964 <rand>:
 801a964:	4b16      	ldr	r3, [pc, #88]	; (801a9c0 <rand+0x5c>)
 801a966:	b510      	push	{r4, lr}
 801a968:	681c      	ldr	r4, [r3, #0]
 801a96a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a96c:	b9b3      	cbnz	r3, 801a99c <rand+0x38>
 801a96e:	2018      	movs	r0, #24
 801a970:	f7ff feb8 	bl	801a6e4 <malloc>
 801a974:	63a0      	str	r0, [r4, #56]	; 0x38
 801a976:	b928      	cbnz	r0, 801a984 <rand+0x20>
 801a978:	4602      	mov	r2, r0
 801a97a:	4b12      	ldr	r3, [pc, #72]	; (801a9c4 <rand+0x60>)
 801a97c:	4812      	ldr	r0, [pc, #72]	; (801a9c8 <rand+0x64>)
 801a97e:	214e      	movs	r1, #78	; 0x4e
 801a980:	f000 f91e 	bl	801abc0 <__assert_func>
 801a984:	4a11      	ldr	r2, [pc, #68]	; (801a9cc <rand+0x68>)
 801a986:	4b12      	ldr	r3, [pc, #72]	; (801a9d0 <rand+0x6c>)
 801a988:	e9c0 2300 	strd	r2, r3, [r0]
 801a98c:	4b11      	ldr	r3, [pc, #68]	; (801a9d4 <rand+0x70>)
 801a98e:	6083      	str	r3, [r0, #8]
 801a990:	230b      	movs	r3, #11
 801a992:	8183      	strh	r3, [r0, #12]
 801a994:	2201      	movs	r2, #1
 801a996:	2300      	movs	r3, #0
 801a998:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801a99c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 801a99e:	4a0e      	ldr	r2, [pc, #56]	; (801a9d8 <rand+0x74>)
 801a9a0:	6920      	ldr	r0, [r4, #16]
 801a9a2:	6963      	ldr	r3, [r4, #20]
 801a9a4:	490d      	ldr	r1, [pc, #52]	; (801a9dc <rand+0x78>)
 801a9a6:	4342      	muls	r2, r0
 801a9a8:	fb01 2203 	mla	r2, r1, r3, r2
 801a9ac:	fba0 0101 	umull	r0, r1, r0, r1
 801a9b0:	1c43      	adds	r3, r0, #1
 801a9b2:	eb42 0001 	adc.w	r0, r2, r1
 801a9b6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 801a9ba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801a9be:	bd10      	pop	{r4, pc}
 801a9c0:	200000b0 	.word	0x200000b0
 801a9c4:	0801f234 	.word	0x0801f234
 801a9c8:	0801f24b 	.word	0x0801f24b
 801a9cc:	abcd330e 	.word	0xabcd330e
 801a9d0:	e66d1234 	.word	0xe66d1234
 801a9d4:	0005deec 	.word	0x0005deec
 801a9d8:	5851f42d 	.word	0x5851f42d
 801a9dc:	4c957f2d 	.word	0x4c957f2d

0801a9e0 <cleanup_glue>:
 801a9e0:	b538      	push	{r3, r4, r5, lr}
 801a9e2:	460c      	mov	r4, r1
 801a9e4:	6809      	ldr	r1, [r1, #0]
 801a9e6:	4605      	mov	r5, r0
 801a9e8:	b109      	cbz	r1, 801a9ee <cleanup_glue+0xe>
 801a9ea:	f7ff fff9 	bl	801a9e0 <cleanup_glue>
 801a9ee:	4621      	mov	r1, r4
 801a9f0:	4628      	mov	r0, r5
 801a9f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a9f6:	f7ff bebd 	b.w	801a774 <_free_r>
	...

0801a9fc <_reclaim_reent>:
 801a9fc:	4b2c      	ldr	r3, [pc, #176]	; (801aab0 <_reclaim_reent+0xb4>)
 801a9fe:	681b      	ldr	r3, [r3, #0]
 801aa00:	4283      	cmp	r3, r0
 801aa02:	b570      	push	{r4, r5, r6, lr}
 801aa04:	4604      	mov	r4, r0
 801aa06:	d051      	beq.n	801aaac <_reclaim_reent+0xb0>
 801aa08:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801aa0a:	b143      	cbz	r3, 801aa1e <_reclaim_reent+0x22>
 801aa0c:	68db      	ldr	r3, [r3, #12]
 801aa0e:	2b00      	cmp	r3, #0
 801aa10:	d14a      	bne.n	801aaa8 <_reclaim_reent+0xac>
 801aa12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa14:	6819      	ldr	r1, [r3, #0]
 801aa16:	b111      	cbz	r1, 801aa1e <_reclaim_reent+0x22>
 801aa18:	4620      	mov	r0, r4
 801aa1a:	f7ff feab 	bl	801a774 <_free_r>
 801aa1e:	6961      	ldr	r1, [r4, #20]
 801aa20:	b111      	cbz	r1, 801aa28 <_reclaim_reent+0x2c>
 801aa22:	4620      	mov	r0, r4
 801aa24:	f7ff fea6 	bl	801a774 <_free_r>
 801aa28:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801aa2a:	b111      	cbz	r1, 801aa32 <_reclaim_reent+0x36>
 801aa2c:	4620      	mov	r0, r4
 801aa2e:	f7ff fea1 	bl	801a774 <_free_r>
 801aa32:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801aa34:	b111      	cbz	r1, 801aa3c <_reclaim_reent+0x40>
 801aa36:	4620      	mov	r0, r4
 801aa38:	f7ff fe9c 	bl	801a774 <_free_r>
 801aa3c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801aa3e:	b111      	cbz	r1, 801aa46 <_reclaim_reent+0x4a>
 801aa40:	4620      	mov	r0, r4
 801aa42:	f7ff fe97 	bl	801a774 <_free_r>
 801aa46:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801aa48:	b111      	cbz	r1, 801aa50 <_reclaim_reent+0x54>
 801aa4a:	4620      	mov	r0, r4
 801aa4c:	f7ff fe92 	bl	801a774 <_free_r>
 801aa50:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801aa52:	b111      	cbz	r1, 801aa5a <_reclaim_reent+0x5e>
 801aa54:	4620      	mov	r0, r4
 801aa56:	f7ff fe8d 	bl	801a774 <_free_r>
 801aa5a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801aa5c:	b111      	cbz	r1, 801aa64 <_reclaim_reent+0x68>
 801aa5e:	4620      	mov	r0, r4
 801aa60:	f7ff fe88 	bl	801a774 <_free_r>
 801aa64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801aa66:	b111      	cbz	r1, 801aa6e <_reclaim_reent+0x72>
 801aa68:	4620      	mov	r0, r4
 801aa6a:	f7ff fe83 	bl	801a774 <_free_r>
 801aa6e:	69a3      	ldr	r3, [r4, #24]
 801aa70:	b1e3      	cbz	r3, 801aaac <_reclaim_reent+0xb0>
 801aa72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801aa74:	4620      	mov	r0, r4
 801aa76:	4798      	blx	r3
 801aa78:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801aa7a:	b1b9      	cbz	r1, 801aaac <_reclaim_reent+0xb0>
 801aa7c:	4620      	mov	r0, r4
 801aa7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aa82:	f7ff bfad 	b.w	801a9e0 <cleanup_glue>
 801aa86:	5949      	ldr	r1, [r1, r5]
 801aa88:	b941      	cbnz	r1, 801aa9c <_reclaim_reent+0xa0>
 801aa8a:	3504      	adds	r5, #4
 801aa8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa8e:	2d80      	cmp	r5, #128	; 0x80
 801aa90:	68d9      	ldr	r1, [r3, #12]
 801aa92:	d1f8      	bne.n	801aa86 <_reclaim_reent+0x8a>
 801aa94:	4620      	mov	r0, r4
 801aa96:	f7ff fe6d 	bl	801a774 <_free_r>
 801aa9a:	e7ba      	b.n	801aa12 <_reclaim_reent+0x16>
 801aa9c:	680e      	ldr	r6, [r1, #0]
 801aa9e:	4620      	mov	r0, r4
 801aaa0:	f7ff fe68 	bl	801a774 <_free_r>
 801aaa4:	4631      	mov	r1, r6
 801aaa6:	e7ef      	b.n	801aa88 <_reclaim_reent+0x8c>
 801aaa8:	2500      	movs	r5, #0
 801aaaa:	e7ef      	b.n	801aa8c <_reclaim_reent+0x90>
 801aaac:	bd70      	pop	{r4, r5, r6, pc}
 801aaae:	bf00      	nop
 801aab0:	200000b0 	.word	0x200000b0

0801aab4 <_sbrk_r>:
 801aab4:	b538      	push	{r3, r4, r5, lr}
 801aab6:	4d06      	ldr	r5, [pc, #24]	; (801aad0 <_sbrk_r+0x1c>)
 801aab8:	2300      	movs	r3, #0
 801aaba:	4604      	mov	r4, r0
 801aabc:	4608      	mov	r0, r1
 801aabe:	602b      	str	r3, [r5, #0]
 801aac0:	f7e8 fb94 	bl	80031ec <_sbrk>
 801aac4:	1c43      	adds	r3, r0, #1
 801aac6:	d102      	bne.n	801aace <_sbrk_r+0x1a>
 801aac8:	682b      	ldr	r3, [r5, #0]
 801aaca:	b103      	cbz	r3, 801aace <_sbrk_r+0x1a>
 801aacc:	6023      	str	r3, [r4, #0]
 801aace:	bd38      	pop	{r3, r4, r5, pc}
 801aad0:	2000dc30 	.word	0x2000dc30

0801aad4 <siprintf>:
 801aad4:	b40e      	push	{r1, r2, r3}
 801aad6:	b500      	push	{lr}
 801aad8:	b09c      	sub	sp, #112	; 0x70
 801aada:	ab1d      	add	r3, sp, #116	; 0x74
 801aadc:	9002      	str	r0, [sp, #8]
 801aade:	9006      	str	r0, [sp, #24]
 801aae0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801aae4:	4809      	ldr	r0, [pc, #36]	; (801ab0c <siprintf+0x38>)
 801aae6:	9107      	str	r1, [sp, #28]
 801aae8:	9104      	str	r1, [sp, #16]
 801aaea:	4909      	ldr	r1, [pc, #36]	; (801ab10 <siprintf+0x3c>)
 801aaec:	f853 2b04 	ldr.w	r2, [r3], #4
 801aaf0:	9105      	str	r1, [sp, #20]
 801aaf2:	6800      	ldr	r0, [r0, #0]
 801aaf4:	9301      	str	r3, [sp, #4]
 801aaf6:	a902      	add	r1, sp, #8
 801aaf8:	f000 f9de 	bl	801aeb8 <_svfiprintf_r>
 801aafc:	9b02      	ldr	r3, [sp, #8]
 801aafe:	2200      	movs	r2, #0
 801ab00:	701a      	strb	r2, [r3, #0]
 801ab02:	b01c      	add	sp, #112	; 0x70
 801ab04:	f85d eb04 	ldr.w	lr, [sp], #4
 801ab08:	b003      	add	sp, #12
 801ab0a:	4770      	bx	lr
 801ab0c:	200000b0 	.word	0x200000b0
 801ab10:	ffff0208 	.word	0xffff0208

0801ab14 <__sread>:
 801ab14:	b510      	push	{r4, lr}
 801ab16:	460c      	mov	r4, r1
 801ab18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab1c:	f000 fdba 	bl	801b694 <_read_r>
 801ab20:	2800      	cmp	r0, #0
 801ab22:	bfab      	itete	ge
 801ab24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ab26:	89a3      	ldrhlt	r3, [r4, #12]
 801ab28:	181b      	addge	r3, r3, r0
 801ab2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ab2e:	bfac      	ite	ge
 801ab30:	6563      	strge	r3, [r4, #84]	; 0x54
 801ab32:	81a3      	strhlt	r3, [r4, #12]
 801ab34:	bd10      	pop	{r4, pc}

0801ab36 <__swrite>:
 801ab36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab3a:	461f      	mov	r7, r3
 801ab3c:	898b      	ldrh	r3, [r1, #12]
 801ab3e:	05db      	lsls	r3, r3, #23
 801ab40:	4605      	mov	r5, r0
 801ab42:	460c      	mov	r4, r1
 801ab44:	4616      	mov	r6, r2
 801ab46:	d505      	bpl.n	801ab54 <__swrite+0x1e>
 801ab48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab4c:	2302      	movs	r3, #2
 801ab4e:	2200      	movs	r2, #0
 801ab50:	f000 f938 	bl	801adc4 <_lseek_r>
 801ab54:	89a3      	ldrh	r3, [r4, #12]
 801ab56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ab5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ab5e:	81a3      	strh	r3, [r4, #12]
 801ab60:	4632      	mov	r2, r6
 801ab62:	463b      	mov	r3, r7
 801ab64:	4628      	mov	r0, r5
 801ab66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ab6a:	f000 b817 	b.w	801ab9c <_write_r>

0801ab6e <__sseek>:
 801ab6e:	b510      	push	{r4, lr}
 801ab70:	460c      	mov	r4, r1
 801ab72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab76:	f000 f925 	bl	801adc4 <_lseek_r>
 801ab7a:	1c43      	adds	r3, r0, #1
 801ab7c:	89a3      	ldrh	r3, [r4, #12]
 801ab7e:	bf15      	itete	ne
 801ab80:	6560      	strne	r0, [r4, #84]	; 0x54
 801ab82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ab86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ab8a:	81a3      	strheq	r3, [r4, #12]
 801ab8c:	bf18      	it	ne
 801ab8e:	81a3      	strhne	r3, [r4, #12]
 801ab90:	bd10      	pop	{r4, pc}

0801ab92 <__sclose>:
 801ab92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab96:	f000 b831 	b.w	801abfc <_close_r>
	...

0801ab9c <_write_r>:
 801ab9c:	b538      	push	{r3, r4, r5, lr}
 801ab9e:	4d07      	ldr	r5, [pc, #28]	; (801abbc <_write_r+0x20>)
 801aba0:	4604      	mov	r4, r0
 801aba2:	4608      	mov	r0, r1
 801aba4:	4611      	mov	r1, r2
 801aba6:	2200      	movs	r2, #0
 801aba8:	602a      	str	r2, [r5, #0]
 801abaa:	461a      	mov	r2, r3
 801abac:	f7e8 facd 	bl	800314a <_write>
 801abb0:	1c43      	adds	r3, r0, #1
 801abb2:	d102      	bne.n	801abba <_write_r+0x1e>
 801abb4:	682b      	ldr	r3, [r5, #0]
 801abb6:	b103      	cbz	r3, 801abba <_write_r+0x1e>
 801abb8:	6023      	str	r3, [r4, #0]
 801abba:	bd38      	pop	{r3, r4, r5, pc}
 801abbc:	2000dc30 	.word	0x2000dc30

0801abc0 <__assert_func>:
 801abc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801abc2:	4614      	mov	r4, r2
 801abc4:	461a      	mov	r2, r3
 801abc6:	4b09      	ldr	r3, [pc, #36]	; (801abec <__assert_func+0x2c>)
 801abc8:	681b      	ldr	r3, [r3, #0]
 801abca:	4605      	mov	r5, r0
 801abcc:	68d8      	ldr	r0, [r3, #12]
 801abce:	b14c      	cbz	r4, 801abe4 <__assert_func+0x24>
 801abd0:	4b07      	ldr	r3, [pc, #28]	; (801abf0 <__assert_func+0x30>)
 801abd2:	9100      	str	r1, [sp, #0]
 801abd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801abd8:	4906      	ldr	r1, [pc, #24]	; (801abf4 <__assert_func+0x34>)
 801abda:	462b      	mov	r3, r5
 801abdc:	f000 f8e0 	bl	801ada0 <fiprintf>
 801abe0:	f000 fe2a 	bl	801b838 <abort>
 801abe4:	4b04      	ldr	r3, [pc, #16]	; (801abf8 <__assert_func+0x38>)
 801abe6:	461c      	mov	r4, r3
 801abe8:	e7f3      	b.n	801abd2 <__assert_func+0x12>
 801abea:	bf00      	nop
 801abec:	200000b0 	.word	0x200000b0
 801abf0:	0801f2a6 	.word	0x0801f2a6
 801abf4:	0801f2b3 	.word	0x0801f2b3
 801abf8:	0801f2e1 	.word	0x0801f2e1

0801abfc <_close_r>:
 801abfc:	b538      	push	{r3, r4, r5, lr}
 801abfe:	4d06      	ldr	r5, [pc, #24]	; (801ac18 <_close_r+0x1c>)
 801ac00:	2300      	movs	r3, #0
 801ac02:	4604      	mov	r4, r0
 801ac04:	4608      	mov	r0, r1
 801ac06:	602b      	str	r3, [r5, #0]
 801ac08:	f7e8 fabb 	bl	8003182 <_close>
 801ac0c:	1c43      	adds	r3, r0, #1
 801ac0e:	d102      	bne.n	801ac16 <_close_r+0x1a>
 801ac10:	682b      	ldr	r3, [r5, #0]
 801ac12:	b103      	cbz	r3, 801ac16 <_close_r+0x1a>
 801ac14:	6023      	str	r3, [r4, #0]
 801ac16:	bd38      	pop	{r3, r4, r5, pc}
 801ac18:	2000dc30 	.word	0x2000dc30

0801ac1c <__sflush_r>:
 801ac1c:	898a      	ldrh	r2, [r1, #12]
 801ac1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac22:	4605      	mov	r5, r0
 801ac24:	0710      	lsls	r0, r2, #28
 801ac26:	460c      	mov	r4, r1
 801ac28:	d458      	bmi.n	801acdc <__sflush_r+0xc0>
 801ac2a:	684b      	ldr	r3, [r1, #4]
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	dc05      	bgt.n	801ac3c <__sflush_r+0x20>
 801ac30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ac32:	2b00      	cmp	r3, #0
 801ac34:	dc02      	bgt.n	801ac3c <__sflush_r+0x20>
 801ac36:	2000      	movs	r0, #0
 801ac38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ac3e:	2e00      	cmp	r6, #0
 801ac40:	d0f9      	beq.n	801ac36 <__sflush_r+0x1a>
 801ac42:	2300      	movs	r3, #0
 801ac44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ac48:	682f      	ldr	r7, [r5, #0]
 801ac4a:	602b      	str	r3, [r5, #0]
 801ac4c:	d032      	beq.n	801acb4 <__sflush_r+0x98>
 801ac4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ac50:	89a3      	ldrh	r3, [r4, #12]
 801ac52:	075a      	lsls	r2, r3, #29
 801ac54:	d505      	bpl.n	801ac62 <__sflush_r+0x46>
 801ac56:	6863      	ldr	r3, [r4, #4]
 801ac58:	1ac0      	subs	r0, r0, r3
 801ac5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ac5c:	b10b      	cbz	r3, 801ac62 <__sflush_r+0x46>
 801ac5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ac60:	1ac0      	subs	r0, r0, r3
 801ac62:	2300      	movs	r3, #0
 801ac64:	4602      	mov	r2, r0
 801ac66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ac68:	6a21      	ldr	r1, [r4, #32]
 801ac6a:	4628      	mov	r0, r5
 801ac6c:	47b0      	blx	r6
 801ac6e:	1c43      	adds	r3, r0, #1
 801ac70:	89a3      	ldrh	r3, [r4, #12]
 801ac72:	d106      	bne.n	801ac82 <__sflush_r+0x66>
 801ac74:	6829      	ldr	r1, [r5, #0]
 801ac76:	291d      	cmp	r1, #29
 801ac78:	d82c      	bhi.n	801acd4 <__sflush_r+0xb8>
 801ac7a:	4a2a      	ldr	r2, [pc, #168]	; (801ad24 <__sflush_r+0x108>)
 801ac7c:	40ca      	lsrs	r2, r1
 801ac7e:	07d6      	lsls	r6, r2, #31
 801ac80:	d528      	bpl.n	801acd4 <__sflush_r+0xb8>
 801ac82:	2200      	movs	r2, #0
 801ac84:	6062      	str	r2, [r4, #4]
 801ac86:	04d9      	lsls	r1, r3, #19
 801ac88:	6922      	ldr	r2, [r4, #16]
 801ac8a:	6022      	str	r2, [r4, #0]
 801ac8c:	d504      	bpl.n	801ac98 <__sflush_r+0x7c>
 801ac8e:	1c42      	adds	r2, r0, #1
 801ac90:	d101      	bne.n	801ac96 <__sflush_r+0x7a>
 801ac92:	682b      	ldr	r3, [r5, #0]
 801ac94:	b903      	cbnz	r3, 801ac98 <__sflush_r+0x7c>
 801ac96:	6560      	str	r0, [r4, #84]	; 0x54
 801ac98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ac9a:	602f      	str	r7, [r5, #0]
 801ac9c:	2900      	cmp	r1, #0
 801ac9e:	d0ca      	beq.n	801ac36 <__sflush_r+0x1a>
 801aca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801aca4:	4299      	cmp	r1, r3
 801aca6:	d002      	beq.n	801acae <__sflush_r+0x92>
 801aca8:	4628      	mov	r0, r5
 801acaa:	f7ff fd63 	bl	801a774 <_free_r>
 801acae:	2000      	movs	r0, #0
 801acb0:	6360      	str	r0, [r4, #52]	; 0x34
 801acb2:	e7c1      	b.n	801ac38 <__sflush_r+0x1c>
 801acb4:	6a21      	ldr	r1, [r4, #32]
 801acb6:	2301      	movs	r3, #1
 801acb8:	4628      	mov	r0, r5
 801acba:	47b0      	blx	r6
 801acbc:	1c41      	adds	r1, r0, #1
 801acbe:	d1c7      	bne.n	801ac50 <__sflush_r+0x34>
 801acc0:	682b      	ldr	r3, [r5, #0]
 801acc2:	2b00      	cmp	r3, #0
 801acc4:	d0c4      	beq.n	801ac50 <__sflush_r+0x34>
 801acc6:	2b1d      	cmp	r3, #29
 801acc8:	d001      	beq.n	801acce <__sflush_r+0xb2>
 801acca:	2b16      	cmp	r3, #22
 801accc:	d101      	bne.n	801acd2 <__sflush_r+0xb6>
 801acce:	602f      	str	r7, [r5, #0]
 801acd0:	e7b1      	b.n	801ac36 <__sflush_r+0x1a>
 801acd2:	89a3      	ldrh	r3, [r4, #12]
 801acd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801acd8:	81a3      	strh	r3, [r4, #12]
 801acda:	e7ad      	b.n	801ac38 <__sflush_r+0x1c>
 801acdc:	690f      	ldr	r7, [r1, #16]
 801acde:	2f00      	cmp	r7, #0
 801ace0:	d0a9      	beq.n	801ac36 <__sflush_r+0x1a>
 801ace2:	0793      	lsls	r3, r2, #30
 801ace4:	680e      	ldr	r6, [r1, #0]
 801ace6:	bf08      	it	eq
 801ace8:	694b      	ldreq	r3, [r1, #20]
 801acea:	600f      	str	r7, [r1, #0]
 801acec:	bf18      	it	ne
 801acee:	2300      	movne	r3, #0
 801acf0:	eba6 0807 	sub.w	r8, r6, r7
 801acf4:	608b      	str	r3, [r1, #8]
 801acf6:	f1b8 0f00 	cmp.w	r8, #0
 801acfa:	dd9c      	ble.n	801ac36 <__sflush_r+0x1a>
 801acfc:	6a21      	ldr	r1, [r4, #32]
 801acfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ad00:	4643      	mov	r3, r8
 801ad02:	463a      	mov	r2, r7
 801ad04:	4628      	mov	r0, r5
 801ad06:	47b0      	blx	r6
 801ad08:	2800      	cmp	r0, #0
 801ad0a:	dc06      	bgt.n	801ad1a <__sflush_r+0xfe>
 801ad0c:	89a3      	ldrh	r3, [r4, #12]
 801ad0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ad12:	81a3      	strh	r3, [r4, #12]
 801ad14:	f04f 30ff 	mov.w	r0, #4294967295
 801ad18:	e78e      	b.n	801ac38 <__sflush_r+0x1c>
 801ad1a:	4407      	add	r7, r0
 801ad1c:	eba8 0800 	sub.w	r8, r8, r0
 801ad20:	e7e9      	b.n	801acf6 <__sflush_r+0xda>
 801ad22:	bf00      	nop
 801ad24:	20400001 	.word	0x20400001

0801ad28 <_fflush_r>:
 801ad28:	b538      	push	{r3, r4, r5, lr}
 801ad2a:	690b      	ldr	r3, [r1, #16]
 801ad2c:	4605      	mov	r5, r0
 801ad2e:	460c      	mov	r4, r1
 801ad30:	b913      	cbnz	r3, 801ad38 <_fflush_r+0x10>
 801ad32:	2500      	movs	r5, #0
 801ad34:	4628      	mov	r0, r5
 801ad36:	bd38      	pop	{r3, r4, r5, pc}
 801ad38:	b118      	cbz	r0, 801ad42 <_fflush_r+0x1a>
 801ad3a:	6983      	ldr	r3, [r0, #24]
 801ad3c:	b90b      	cbnz	r3, 801ad42 <_fflush_r+0x1a>
 801ad3e:	f7ff fc0f 	bl	801a560 <__sinit>
 801ad42:	4b14      	ldr	r3, [pc, #80]	; (801ad94 <_fflush_r+0x6c>)
 801ad44:	429c      	cmp	r4, r3
 801ad46:	d11b      	bne.n	801ad80 <_fflush_r+0x58>
 801ad48:	686c      	ldr	r4, [r5, #4]
 801ad4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad4e:	2b00      	cmp	r3, #0
 801ad50:	d0ef      	beq.n	801ad32 <_fflush_r+0xa>
 801ad52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ad54:	07d0      	lsls	r0, r2, #31
 801ad56:	d404      	bmi.n	801ad62 <_fflush_r+0x3a>
 801ad58:	0599      	lsls	r1, r3, #22
 801ad5a:	d402      	bmi.n	801ad62 <_fflush_r+0x3a>
 801ad5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ad5e:	f7e8 fcab 	bl	80036b8 <__retarget_lock_acquire_recursive>
 801ad62:	4628      	mov	r0, r5
 801ad64:	4621      	mov	r1, r4
 801ad66:	f7ff ff59 	bl	801ac1c <__sflush_r>
 801ad6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ad6c:	07da      	lsls	r2, r3, #31
 801ad6e:	4605      	mov	r5, r0
 801ad70:	d4e0      	bmi.n	801ad34 <_fflush_r+0xc>
 801ad72:	89a3      	ldrh	r3, [r4, #12]
 801ad74:	059b      	lsls	r3, r3, #22
 801ad76:	d4dd      	bmi.n	801ad34 <_fflush_r+0xc>
 801ad78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ad7a:	f7e8 fcb1 	bl	80036e0 <__retarget_lock_release_recursive>
 801ad7e:	e7d9      	b.n	801ad34 <_fflush_r+0xc>
 801ad80:	4b05      	ldr	r3, [pc, #20]	; (801ad98 <_fflush_r+0x70>)
 801ad82:	429c      	cmp	r4, r3
 801ad84:	d101      	bne.n	801ad8a <_fflush_r+0x62>
 801ad86:	68ac      	ldr	r4, [r5, #8]
 801ad88:	e7df      	b.n	801ad4a <_fflush_r+0x22>
 801ad8a:	4b04      	ldr	r3, [pc, #16]	; (801ad9c <_fflush_r+0x74>)
 801ad8c:	429c      	cmp	r4, r3
 801ad8e:	bf08      	it	eq
 801ad90:	68ec      	ldreq	r4, [r5, #12]
 801ad92:	e7da      	b.n	801ad4a <_fflush_r+0x22>
 801ad94:	0801f1f0 	.word	0x0801f1f0
 801ad98:	0801f210 	.word	0x0801f210
 801ad9c:	0801f1d0 	.word	0x0801f1d0

0801ada0 <fiprintf>:
 801ada0:	b40e      	push	{r1, r2, r3}
 801ada2:	b503      	push	{r0, r1, lr}
 801ada4:	4601      	mov	r1, r0
 801ada6:	ab03      	add	r3, sp, #12
 801ada8:	4805      	ldr	r0, [pc, #20]	; (801adc0 <fiprintf+0x20>)
 801adaa:	f853 2b04 	ldr.w	r2, [r3], #4
 801adae:	6800      	ldr	r0, [r0, #0]
 801adb0:	9301      	str	r3, [sp, #4]
 801adb2:	f000 f9ab 	bl	801b10c <_vfiprintf_r>
 801adb6:	b002      	add	sp, #8
 801adb8:	f85d eb04 	ldr.w	lr, [sp], #4
 801adbc:	b003      	add	sp, #12
 801adbe:	4770      	bx	lr
 801adc0:	200000b0 	.word	0x200000b0

0801adc4 <_lseek_r>:
 801adc4:	b538      	push	{r3, r4, r5, lr}
 801adc6:	4d07      	ldr	r5, [pc, #28]	; (801ade4 <_lseek_r+0x20>)
 801adc8:	4604      	mov	r4, r0
 801adca:	4608      	mov	r0, r1
 801adcc:	4611      	mov	r1, r2
 801adce:	2200      	movs	r2, #0
 801add0:	602a      	str	r2, [r5, #0]
 801add2:	461a      	mov	r2, r3
 801add4:	f7e8 f9fc 	bl	80031d0 <_lseek>
 801add8:	1c43      	adds	r3, r0, #1
 801adda:	d102      	bne.n	801ade2 <_lseek_r+0x1e>
 801addc:	682b      	ldr	r3, [r5, #0]
 801adde:	b103      	cbz	r3, 801ade2 <_lseek_r+0x1e>
 801ade0:	6023      	str	r3, [r4, #0]
 801ade2:	bd38      	pop	{r3, r4, r5, pc}
 801ade4:	2000dc30 	.word	0x2000dc30

0801ade8 <__malloc_lock>:
 801ade8:	4801      	ldr	r0, [pc, #4]	; (801adf0 <__malloc_lock+0x8>)
 801adea:	f7e8 bc65 	b.w	80036b8 <__retarget_lock_acquire_recursive>
 801adee:	bf00      	nop
 801adf0:	20000d6c 	.word	0x20000d6c

0801adf4 <__malloc_unlock>:
 801adf4:	4801      	ldr	r0, [pc, #4]	; (801adfc <__malloc_unlock+0x8>)
 801adf6:	f7e8 bc73 	b.w	80036e0 <__retarget_lock_release_recursive>
 801adfa:	bf00      	nop
 801adfc:	20000d6c 	.word	0x20000d6c

0801ae00 <__ssputs_r>:
 801ae00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ae04:	688e      	ldr	r6, [r1, #8]
 801ae06:	429e      	cmp	r6, r3
 801ae08:	4682      	mov	sl, r0
 801ae0a:	460c      	mov	r4, r1
 801ae0c:	4690      	mov	r8, r2
 801ae0e:	461f      	mov	r7, r3
 801ae10:	d838      	bhi.n	801ae84 <__ssputs_r+0x84>
 801ae12:	898a      	ldrh	r2, [r1, #12]
 801ae14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ae18:	d032      	beq.n	801ae80 <__ssputs_r+0x80>
 801ae1a:	6825      	ldr	r5, [r4, #0]
 801ae1c:	6909      	ldr	r1, [r1, #16]
 801ae1e:	eba5 0901 	sub.w	r9, r5, r1
 801ae22:	6965      	ldr	r5, [r4, #20]
 801ae24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ae28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ae2c:	3301      	adds	r3, #1
 801ae2e:	444b      	add	r3, r9
 801ae30:	106d      	asrs	r5, r5, #1
 801ae32:	429d      	cmp	r5, r3
 801ae34:	bf38      	it	cc
 801ae36:	461d      	movcc	r5, r3
 801ae38:	0553      	lsls	r3, r2, #21
 801ae3a:	d531      	bpl.n	801aea0 <__ssputs_r+0xa0>
 801ae3c:	4629      	mov	r1, r5
 801ae3e:	f7ff fd05 	bl	801a84c <_malloc_r>
 801ae42:	4606      	mov	r6, r0
 801ae44:	b950      	cbnz	r0, 801ae5c <__ssputs_r+0x5c>
 801ae46:	230c      	movs	r3, #12
 801ae48:	f8ca 3000 	str.w	r3, [sl]
 801ae4c:	89a3      	ldrh	r3, [r4, #12]
 801ae4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ae52:	81a3      	strh	r3, [r4, #12]
 801ae54:	f04f 30ff 	mov.w	r0, #4294967295
 801ae58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae5c:	6921      	ldr	r1, [r4, #16]
 801ae5e:	464a      	mov	r2, r9
 801ae60:	f7ff fc58 	bl	801a714 <memcpy>
 801ae64:	89a3      	ldrh	r3, [r4, #12]
 801ae66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ae6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ae6e:	81a3      	strh	r3, [r4, #12]
 801ae70:	6126      	str	r6, [r4, #16]
 801ae72:	6165      	str	r5, [r4, #20]
 801ae74:	444e      	add	r6, r9
 801ae76:	eba5 0509 	sub.w	r5, r5, r9
 801ae7a:	6026      	str	r6, [r4, #0]
 801ae7c:	60a5      	str	r5, [r4, #8]
 801ae7e:	463e      	mov	r6, r7
 801ae80:	42be      	cmp	r6, r7
 801ae82:	d900      	bls.n	801ae86 <__ssputs_r+0x86>
 801ae84:	463e      	mov	r6, r7
 801ae86:	6820      	ldr	r0, [r4, #0]
 801ae88:	4632      	mov	r2, r6
 801ae8a:	4641      	mov	r1, r8
 801ae8c:	f7ff fc50 	bl	801a730 <memmove>
 801ae90:	68a3      	ldr	r3, [r4, #8]
 801ae92:	1b9b      	subs	r3, r3, r6
 801ae94:	60a3      	str	r3, [r4, #8]
 801ae96:	6823      	ldr	r3, [r4, #0]
 801ae98:	4433      	add	r3, r6
 801ae9a:	6023      	str	r3, [r4, #0]
 801ae9c:	2000      	movs	r0, #0
 801ae9e:	e7db      	b.n	801ae58 <__ssputs_r+0x58>
 801aea0:	462a      	mov	r2, r5
 801aea2:	f000 fd35 	bl	801b910 <_realloc_r>
 801aea6:	4606      	mov	r6, r0
 801aea8:	2800      	cmp	r0, #0
 801aeaa:	d1e1      	bne.n	801ae70 <__ssputs_r+0x70>
 801aeac:	6921      	ldr	r1, [r4, #16]
 801aeae:	4650      	mov	r0, sl
 801aeb0:	f7ff fc60 	bl	801a774 <_free_r>
 801aeb4:	e7c7      	b.n	801ae46 <__ssputs_r+0x46>
	...

0801aeb8 <_svfiprintf_r>:
 801aeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aebc:	4698      	mov	r8, r3
 801aebe:	898b      	ldrh	r3, [r1, #12]
 801aec0:	061b      	lsls	r3, r3, #24
 801aec2:	b09d      	sub	sp, #116	; 0x74
 801aec4:	4607      	mov	r7, r0
 801aec6:	460d      	mov	r5, r1
 801aec8:	4614      	mov	r4, r2
 801aeca:	d50e      	bpl.n	801aeea <_svfiprintf_r+0x32>
 801aecc:	690b      	ldr	r3, [r1, #16]
 801aece:	b963      	cbnz	r3, 801aeea <_svfiprintf_r+0x32>
 801aed0:	2140      	movs	r1, #64	; 0x40
 801aed2:	f7ff fcbb 	bl	801a84c <_malloc_r>
 801aed6:	6028      	str	r0, [r5, #0]
 801aed8:	6128      	str	r0, [r5, #16]
 801aeda:	b920      	cbnz	r0, 801aee6 <_svfiprintf_r+0x2e>
 801aedc:	230c      	movs	r3, #12
 801aede:	603b      	str	r3, [r7, #0]
 801aee0:	f04f 30ff 	mov.w	r0, #4294967295
 801aee4:	e0d1      	b.n	801b08a <_svfiprintf_r+0x1d2>
 801aee6:	2340      	movs	r3, #64	; 0x40
 801aee8:	616b      	str	r3, [r5, #20]
 801aeea:	2300      	movs	r3, #0
 801aeec:	9309      	str	r3, [sp, #36]	; 0x24
 801aeee:	2320      	movs	r3, #32
 801aef0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801aef4:	f8cd 800c 	str.w	r8, [sp, #12]
 801aef8:	2330      	movs	r3, #48	; 0x30
 801aefa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801b0a4 <_svfiprintf_r+0x1ec>
 801aefe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801af02:	f04f 0901 	mov.w	r9, #1
 801af06:	4623      	mov	r3, r4
 801af08:	469a      	mov	sl, r3
 801af0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801af0e:	b10a      	cbz	r2, 801af14 <_svfiprintf_r+0x5c>
 801af10:	2a25      	cmp	r2, #37	; 0x25
 801af12:	d1f9      	bne.n	801af08 <_svfiprintf_r+0x50>
 801af14:	ebba 0b04 	subs.w	fp, sl, r4
 801af18:	d00b      	beq.n	801af32 <_svfiprintf_r+0x7a>
 801af1a:	465b      	mov	r3, fp
 801af1c:	4622      	mov	r2, r4
 801af1e:	4629      	mov	r1, r5
 801af20:	4638      	mov	r0, r7
 801af22:	f7ff ff6d 	bl	801ae00 <__ssputs_r>
 801af26:	3001      	adds	r0, #1
 801af28:	f000 80aa 	beq.w	801b080 <_svfiprintf_r+0x1c8>
 801af2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801af2e:	445a      	add	r2, fp
 801af30:	9209      	str	r2, [sp, #36]	; 0x24
 801af32:	f89a 3000 	ldrb.w	r3, [sl]
 801af36:	2b00      	cmp	r3, #0
 801af38:	f000 80a2 	beq.w	801b080 <_svfiprintf_r+0x1c8>
 801af3c:	2300      	movs	r3, #0
 801af3e:	f04f 32ff 	mov.w	r2, #4294967295
 801af42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801af46:	f10a 0a01 	add.w	sl, sl, #1
 801af4a:	9304      	str	r3, [sp, #16]
 801af4c:	9307      	str	r3, [sp, #28]
 801af4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801af52:	931a      	str	r3, [sp, #104]	; 0x68
 801af54:	4654      	mov	r4, sl
 801af56:	2205      	movs	r2, #5
 801af58:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af5c:	4851      	ldr	r0, [pc, #324]	; (801b0a4 <_svfiprintf_r+0x1ec>)
 801af5e:	f7e5 f937 	bl	80001d0 <memchr>
 801af62:	9a04      	ldr	r2, [sp, #16]
 801af64:	b9d8      	cbnz	r0, 801af9e <_svfiprintf_r+0xe6>
 801af66:	06d0      	lsls	r0, r2, #27
 801af68:	bf44      	itt	mi
 801af6a:	2320      	movmi	r3, #32
 801af6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801af70:	0711      	lsls	r1, r2, #28
 801af72:	bf44      	itt	mi
 801af74:	232b      	movmi	r3, #43	; 0x2b
 801af76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801af7a:	f89a 3000 	ldrb.w	r3, [sl]
 801af7e:	2b2a      	cmp	r3, #42	; 0x2a
 801af80:	d015      	beq.n	801afae <_svfiprintf_r+0xf6>
 801af82:	9a07      	ldr	r2, [sp, #28]
 801af84:	4654      	mov	r4, sl
 801af86:	2000      	movs	r0, #0
 801af88:	f04f 0c0a 	mov.w	ip, #10
 801af8c:	4621      	mov	r1, r4
 801af8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801af92:	3b30      	subs	r3, #48	; 0x30
 801af94:	2b09      	cmp	r3, #9
 801af96:	d94e      	bls.n	801b036 <_svfiprintf_r+0x17e>
 801af98:	b1b0      	cbz	r0, 801afc8 <_svfiprintf_r+0x110>
 801af9a:	9207      	str	r2, [sp, #28]
 801af9c:	e014      	b.n	801afc8 <_svfiprintf_r+0x110>
 801af9e:	eba0 0308 	sub.w	r3, r0, r8
 801afa2:	fa09 f303 	lsl.w	r3, r9, r3
 801afa6:	4313      	orrs	r3, r2
 801afa8:	9304      	str	r3, [sp, #16]
 801afaa:	46a2      	mov	sl, r4
 801afac:	e7d2      	b.n	801af54 <_svfiprintf_r+0x9c>
 801afae:	9b03      	ldr	r3, [sp, #12]
 801afb0:	1d19      	adds	r1, r3, #4
 801afb2:	681b      	ldr	r3, [r3, #0]
 801afb4:	9103      	str	r1, [sp, #12]
 801afb6:	2b00      	cmp	r3, #0
 801afb8:	bfbb      	ittet	lt
 801afba:	425b      	neglt	r3, r3
 801afbc:	f042 0202 	orrlt.w	r2, r2, #2
 801afc0:	9307      	strge	r3, [sp, #28]
 801afc2:	9307      	strlt	r3, [sp, #28]
 801afc4:	bfb8      	it	lt
 801afc6:	9204      	strlt	r2, [sp, #16]
 801afc8:	7823      	ldrb	r3, [r4, #0]
 801afca:	2b2e      	cmp	r3, #46	; 0x2e
 801afcc:	d10c      	bne.n	801afe8 <_svfiprintf_r+0x130>
 801afce:	7863      	ldrb	r3, [r4, #1]
 801afd0:	2b2a      	cmp	r3, #42	; 0x2a
 801afd2:	d135      	bne.n	801b040 <_svfiprintf_r+0x188>
 801afd4:	9b03      	ldr	r3, [sp, #12]
 801afd6:	1d1a      	adds	r2, r3, #4
 801afd8:	681b      	ldr	r3, [r3, #0]
 801afda:	9203      	str	r2, [sp, #12]
 801afdc:	2b00      	cmp	r3, #0
 801afde:	bfb8      	it	lt
 801afe0:	f04f 33ff 	movlt.w	r3, #4294967295
 801afe4:	3402      	adds	r4, #2
 801afe6:	9305      	str	r3, [sp, #20]
 801afe8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801b0b4 <_svfiprintf_r+0x1fc>
 801afec:	7821      	ldrb	r1, [r4, #0]
 801afee:	2203      	movs	r2, #3
 801aff0:	4650      	mov	r0, sl
 801aff2:	f7e5 f8ed 	bl	80001d0 <memchr>
 801aff6:	b140      	cbz	r0, 801b00a <_svfiprintf_r+0x152>
 801aff8:	2340      	movs	r3, #64	; 0x40
 801affa:	eba0 000a 	sub.w	r0, r0, sl
 801affe:	fa03 f000 	lsl.w	r0, r3, r0
 801b002:	9b04      	ldr	r3, [sp, #16]
 801b004:	4303      	orrs	r3, r0
 801b006:	3401      	adds	r4, #1
 801b008:	9304      	str	r3, [sp, #16]
 801b00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b00e:	4826      	ldr	r0, [pc, #152]	; (801b0a8 <_svfiprintf_r+0x1f0>)
 801b010:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b014:	2206      	movs	r2, #6
 801b016:	f7e5 f8db 	bl	80001d0 <memchr>
 801b01a:	2800      	cmp	r0, #0
 801b01c:	d038      	beq.n	801b090 <_svfiprintf_r+0x1d8>
 801b01e:	4b23      	ldr	r3, [pc, #140]	; (801b0ac <_svfiprintf_r+0x1f4>)
 801b020:	bb1b      	cbnz	r3, 801b06a <_svfiprintf_r+0x1b2>
 801b022:	9b03      	ldr	r3, [sp, #12]
 801b024:	3307      	adds	r3, #7
 801b026:	f023 0307 	bic.w	r3, r3, #7
 801b02a:	3308      	adds	r3, #8
 801b02c:	9303      	str	r3, [sp, #12]
 801b02e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b030:	4433      	add	r3, r6
 801b032:	9309      	str	r3, [sp, #36]	; 0x24
 801b034:	e767      	b.n	801af06 <_svfiprintf_r+0x4e>
 801b036:	fb0c 3202 	mla	r2, ip, r2, r3
 801b03a:	460c      	mov	r4, r1
 801b03c:	2001      	movs	r0, #1
 801b03e:	e7a5      	b.n	801af8c <_svfiprintf_r+0xd4>
 801b040:	2300      	movs	r3, #0
 801b042:	3401      	adds	r4, #1
 801b044:	9305      	str	r3, [sp, #20]
 801b046:	4619      	mov	r1, r3
 801b048:	f04f 0c0a 	mov.w	ip, #10
 801b04c:	4620      	mov	r0, r4
 801b04e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b052:	3a30      	subs	r2, #48	; 0x30
 801b054:	2a09      	cmp	r2, #9
 801b056:	d903      	bls.n	801b060 <_svfiprintf_r+0x1a8>
 801b058:	2b00      	cmp	r3, #0
 801b05a:	d0c5      	beq.n	801afe8 <_svfiprintf_r+0x130>
 801b05c:	9105      	str	r1, [sp, #20]
 801b05e:	e7c3      	b.n	801afe8 <_svfiprintf_r+0x130>
 801b060:	fb0c 2101 	mla	r1, ip, r1, r2
 801b064:	4604      	mov	r4, r0
 801b066:	2301      	movs	r3, #1
 801b068:	e7f0      	b.n	801b04c <_svfiprintf_r+0x194>
 801b06a:	ab03      	add	r3, sp, #12
 801b06c:	9300      	str	r3, [sp, #0]
 801b06e:	462a      	mov	r2, r5
 801b070:	4b0f      	ldr	r3, [pc, #60]	; (801b0b0 <_svfiprintf_r+0x1f8>)
 801b072:	a904      	add	r1, sp, #16
 801b074:	4638      	mov	r0, r7
 801b076:	f3af 8000 	nop.w
 801b07a:	1c42      	adds	r2, r0, #1
 801b07c:	4606      	mov	r6, r0
 801b07e:	d1d6      	bne.n	801b02e <_svfiprintf_r+0x176>
 801b080:	89ab      	ldrh	r3, [r5, #12]
 801b082:	065b      	lsls	r3, r3, #25
 801b084:	f53f af2c 	bmi.w	801aee0 <_svfiprintf_r+0x28>
 801b088:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b08a:	b01d      	add	sp, #116	; 0x74
 801b08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b090:	ab03      	add	r3, sp, #12
 801b092:	9300      	str	r3, [sp, #0]
 801b094:	462a      	mov	r2, r5
 801b096:	4b06      	ldr	r3, [pc, #24]	; (801b0b0 <_svfiprintf_r+0x1f8>)
 801b098:	a904      	add	r1, sp, #16
 801b09a:	4638      	mov	r0, r7
 801b09c:	f000 f9d4 	bl	801b448 <_printf_i>
 801b0a0:	e7eb      	b.n	801b07a <_svfiprintf_r+0x1c2>
 801b0a2:	bf00      	nop
 801b0a4:	0801f2e2 	.word	0x0801f2e2
 801b0a8:	0801f2ec 	.word	0x0801f2ec
 801b0ac:	00000000 	.word	0x00000000
 801b0b0:	0801ae01 	.word	0x0801ae01
 801b0b4:	0801f2e8 	.word	0x0801f2e8

0801b0b8 <__sfputc_r>:
 801b0b8:	6893      	ldr	r3, [r2, #8]
 801b0ba:	3b01      	subs	r3, #1
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	b410      	push	{r4}
 801b0c0:	6093      	str	r3, [r2, #8]
 801b0c2:	da08      	bge.n	801b0d6 <__sfputc_r+0x1e>
 801b0c4:	6994      	ldr	r4, [r2, #24]
 801b0c6:	42a3      	cmp	r3, r4
 801b0c8:	db01      	blt.n	801b0ce <__sfputc_r+0x16>
 801b0ca:	290a      	cmp	r1, #10
 801b0cc:	d103      	bne.n	801b0d6 <__sfputc_r+0x1e>
 801b0ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b0d2:	f000 baf1 	b.w	801b6b8 <__swbuf_r>
 801b0d6:	6813      	ldr	r3, [r2, #0]
 801b0d8:	1c58      	adds	r0, r3, #1
 801b0da:	6010      	str	r0, [r2, #0]
 801b0dc:	7019      	strb	r1, [r3, #0]
 801b0de:	4608      	mov	r0, r1
 801b0e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b0e4:	4770      	bx	lr

0801b0e6 <__sfputs_r>:
 801b0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0e8:	4606      	mov	r6, r0
 801b0ea:	460f      	mov	r7, r1
 801b0ec:	4614      	mov	r4, r2
 801b0ee:	18d5      	adds	r5, r2, r3
 801b0f0:	42ac      	cmp	r4, r5
 801b0f2:	d101      	bne.n	801b0f8 <__sfputs_r+0x12>
 801b0f4:	2000      	movs	r0, #0
 801b0f6:	e007      	b.n	801b108 <__sfputs_r+0x22>
 801b0f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b0fc:	463a      	mov	r2, r7
 801b0fe:	4630      	mov	r0, r6
 801b100:	f7ff ffda 	bl	801b0b8 <__sfputc_r>
 801b104:	1c43      	adds	r3, r0, #1
 801b106:	d1f3      	bne.n	801b0f0 <__sfputs_r+0xa>
 801b108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b10c <_vfiprintf_r>:
 801b10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b110:	460d      	mov	r5, r1
 801b112:	b09d      	sub	sp, #116	; 0x74
 801b114:	4614      	mov	r4, r2
 801b116:	4698      	mov	r8, r3
 801b118:	4606      	mov	r6, r0
 801b11a:	b118      	cbz	r0, 801b124 <_vfiprintf_r+0x18>
 801b11c:	6983      	ldr	r3, [r0, #24]
 801b11e:	b90b      	cbnz	r3, 801b124 <_vfiprintf_r+0x18>
 801b120:	f7ff fa1e 	bl	801a560 <__sinit>
 801b124:	4b89      	ldr	r3, [pc, #548]	; (801b34c <_vfiprintf_r+0x240>)
 801b126:	429d      	cmp	r5, r3
 801b128:	d11b      	bne.n	801b162 <_vfiprintf_r+0x56>
 801b12a:	6875      	ldr	r5, [r6, #4]
 801b12c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b12e:	07d9      	lsls	r1, r3, #31
 801b130:	d405      	bmi.n	801b13e <_vfiprintf_r+0x32>
 801b132:	89ab      	ldrh	r3, [r5, #12]
 801b134:	059a      	lsls	r2, r3, #22
 801b136:	d402      	bmi.n	801b13e <_vfiprintf_r+0x32>
 801b138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b13a:	f7e8 fabd 	bl	80036b8 <__retarget_lock_acquire_recursive>
 801b13e:	89ab      	ldrh	r3, [r5, #12]
 801b140:	071b      	lsls	r3, r3, #28
 801b142:	d501      	bpl.n	801b148 <_vfiprintf_r+0x3c>
 801b144:	692b      	ldr	r3, [r5, #16]
 801b146:	b9eb      	cbnz	r3, 801b184 <_vfiprintf_r+0x78>
 801b148:	4629      	mov	r1, r5
 801b14a:	4630      	mov	r0, r6
 801b14c:	f000 fb06 	bl	801b75c <__swsetup_r>
 801b150:	b1c0      	cbz	r0, 801b184 <_vfiprintf_r+0x78>
 801b152:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b154:	07dc      	lsls	r4, r3, #31
 801b156:	d50e      	bpl.n	801b176 <_vfiprintf_r+0x6a>
 801b158:	f04f 30ff 	mov.w	r0, #4294967295
 801b15c:	b01d      	add	sp, #116	; 0x74
 801b15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b162:	4b7b      	ldr	r3, [pc, #492]	; (801b350 <_vfiprintf_r+0x244>)
 801b164:	429d      	cmp	r5, r3
 801b166:	d101      	bne.n	801b16c <_vfiprintf_r+0x60>
 801b168:	68b5      	ldr	r5, [r6, #8]
 801b16a:	e7df      	b.n	801b12c <_vfiprintf_r+0x20>
 801b16c:	4b79      	ldr	r3, [pc, #484]	; (801b354 <_vfiprintf_r+0x248>)
 801b16e:	429d      	cmp	r5, r3
 801b170:	bf08      	it	eq
 801b172:	68f5      	ldreq	r5, [r6, #12]
 801b174:	e7da      	b.n	801b12c <_vfiprintf_r+0x20>
 801b176:	89ab      	ldrh	r3, [r5, #12]
 801b178:	0598      	lsls	r0, r3, #22
 801b17a:	d4ed      	bmi.n	801b158 <_vfiprintf_r+0x4c>
 801b17c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b17e:	f7e8 faaf 	bl	80036e0 <__retarget_lock_release_recursive>
 801b182:	e7e9      	b.n	801b158 <_vfiprintf_r+0x4c>
 801b184:	2300      	movs	r3, #0
 801b186:	9309      	str	r3, [sp, #36]	; 0x24
 801b188:	2320      	movs	r3, #32
 801b18a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b18e:	f8cd 800c 	str.w	r8, [sp, #12]
 801b192:	2330      	movs	r3, #48	; 0x30
 801b194:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b358 <_vfiprintf_r+0x24c>
 801b198:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b19c:	f04f 0901 	mov.w	r9, #1
 801b1a0:	4623      	mov	r3, r4
 801b1a2:	469a      	mov	sl, r3
 801b1a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b1a8:	b10a      	cbz	r2, 801b1ae <_vfiprintf_r+0xa2>
 801b1aa:	2a25      	cmp	r2, #37	; 0x25
 801b1ac:	d1f9      	bne.n	801b1a2 <_vfiprintf_r+0x96>
 801b1ae:	ebba 0b04 	subs.w	fp, sl, r4
 801b1b2:	d00b      	beq.n	801b1cc <_vfiprintf_r+0xc0>
 801b1b4:	465b      	mov	r3, fp
 801b1b6:	4622      	mov	r2, r4
 801b1b8:	4629      	mov	r1, r5
 801b1ba:	4630      	mov	r0, r6
 801b1bc:	f7ff ff93 	bl	801b0e6 <__sfputs_r>
 801b1c0:	3001      	adds	r0, #1
 801b1c2:	f000 80aa 	beq.w	801b31a <_vfiprintf_r+0x20e>
 801b1c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b1c8:	445a      	add	r2, fp
 801b1ca:	9209      	str	r2, [sp, #36]	; 0x24
 801b1cc:	f89a 3000 	ldrb.w	r3, [sl]
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	f000 80a2 	beq.w	801b31a <_vfiprintf_r+0x20e>
 801b1d6:	2300      	movs	r3, #0
 801b1d8:	f04f 32ff 	mov.w	r2, #4294967295
 801b1dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b1e0:	f10a 0a01 	add.w	sl, sl, #1
 801b1e4:	9304      	str	r3, [sp, #16]
 801b1e6:	9307      	str	r3, [sp, #28]
 801b1e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b1ec:	931a      	str	r3, [sp, #104]	; 0x68
 801b1ee:	4654      	mov	r4, sl
 801b1f0:	2205      	movs	r2, #5
 801b1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b1f6:	4858      	ldr	r0, [pc, #352]	; (801b358 <_vfiprintf_r+0x24c>)
 801b1f8:	f7e4 ffea 	bl	80001d0 <memchr>
 801b1fc:	9a04      	ldr	r2, [sp, #16]
 801b1fe:	b9d8      	cbnz	r0, 801b238 <_vfiprintf_r+0x12c>
 801b200:	06d1      	lsls	r1, r2, #27
 801b202:	bf44      	itt	mi
 801b204:	2320      	movmi	r3, #32
 801b206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b20a:	0713      	lsls	r3, r2, #28
 801b20c:	bf44      	itt	mi
 801b20e:	232b      	movmi	r3, #43	; 0x2b
 801b210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b214:	f89a 3000 	ldrb.w	r3, [sl]
 801b218:	2b2a      	cmp	r3, #42	; 0x2a
 801b21a:	d015      	beq.n	801b248 <_vfiprintf_r+0x13c>
 801b21c:	9a07      	ldr	r2, [sp, #28]
 801b21e:	4654      	mov	r4, sl
 801b220:	2000      	movs	r0, #0
 801b222:	f04f 0c0a 	mov.w	ip, #10
 801b226:	4621      	mov	r1, r4
 801b228:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b22c:	3b30      	subs	r3, #48	; 0x30
 801b22e:	2b09      	cmp	r3, #9
 801b230:	d94e      	bls.n	801b2d0 <_vfiprintf_r+0x1c4>
 801b232:	b1b0      	cbz	r0, 801b262 <_vfiprintf_r+0x156>
 801b234:	9207      	str	r2, [sp, #28]
 801b236:	e014      	b.n	801b262 <_vfiprintf_r+0x156>
 801b238:	eba0 0308 	sub.w	r3, r0, r8
 801b23c:	fa09 f303 	lsl.w	r3, r9, r3
 801b240:	4313      	orrs	r3, r2
 801b242:	9304      	str	r3, [sp, #16]
 801b244:	46a2      	mov	sl, r4
 801b246:	e7d2      	b.n	801b1ee <_vfiprintf_r+0xe2>
 801b248:	9b03      	ldr	r3, [sp, #12]
 801b24a:	1d19      	adds	r1, r3, #4
 801b24c:	681b      	ldr	r3, [r3, #0]
 801b24e:	9103      	str	r1, [sp, #12]
 801b250:	2b00      	cmp	r3, #0
 801b252:	bfbb      	ittet	lt
 801b254:	425b      	neglt	r3, r3
 801b256:	f042 0202 	orrlt.w	r2, r2, #2
 801b25a:	9307      	strge	r3, [sp, #28]
 801b25c:	9307      	strlt	r3, [sp, #28]
 801b25e:	bfb8      	it	lt
 801b260:	9204      	strlt	r2, [sp, #16]
 801b262:	7823      	ldrb	r3, [r4, #0]
 801b264:	2b2e      	cmp	r3, #46	; 0x2e
 801b266:	d10c      	bne.n	801b282 <_vfiprintf_r+0x176>
 801b268:	7863      	ldrb	r3, [r4, #1]
 801b26a:	2b2a      	cmp	r3, #42	; 0x2a
 801b26c:	d135      	bne.n	801b2da <_vfiprintf_r+0x1ce>
 801b26e:	9b03      	ldr	r3, [sp, #12]
 801b270:	1d1a      	adds	r2, r3, #4
 801b272:	681b      	ldr	r3, [r3, #0]
 801b274:	9203      	str	r2, [sp, #12]
 801b276:	2b00      	cmp	r3, #0
 801b278:	bfb8      	it	lt
 801b27a:	f04f 33ff 	movlt.w	r3, #4294967295
 801b27e:	3402      	adds	r4, #2
 801b280:	9305      	str	r3, [sp, #20]
 801b282:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b368 <_vfiprintf_r+0x25c>
 801b286:	7821      	ldrb	r1, [r4, #0]
 801b288:	2203      	movs	r2, #3
 801b28a:	4650      	mov	r0, sl
 801b28c:	f7e4 ffa0 	bl	80001d0 <memchr>
 801b290:	b140      	cbz	r0, 801b2a4 <_vfiprintf_r+0x198>
 801b292:	2340      	movs	r3, #64	; 0x40
 801b294:	eba0 000a 	sub.w	r0, r0, sl
 801b298:	fa03 f000 	lsl.w	r0, r3, r0
 801b29c:	9b04      	ldr	r3, [sp, #16]
 801b29e:	4303      	orrs	r3, r0
 801b2a0:	3401      	adds	r4, #1
 801b2a2:	9304      	str	r3, [sp, #16]
 801b2a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2a8:	482c      	ldr	r0, [pc, #176]	; (801b35c <_vfiprintf_r+0x250>)
 801b2aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b2ae:	2206      	movs	r2, #6
 801b2b0:	f7e4 ff8e 	bl	80001d0 <memchr>
 801b2b4:	2800      	cmp	r0, #0
 801b2b6:	d03f      	beq.n	801b338 <_vfiprintf_r+0x22c>
 801b2b8:	4b29      	ldr	r3, [pc, #164]	; (801b360 <_vfiprintf_r+0x254>)
 801b2ba:	bb1b      	cbnz	r3, 801b304 <_vfiprintf_r+0x1f8>
 801b2bc:	9b03      	ldr	r3, [sp, #12]
 801b2be:	3307      	adds	r3, #7
 801b2c0:	f023 0307 	bic.w	r3, r3, #7
 801b2c4:	3308      	adds	r3, #8
 801b2c6:	9303      	str	r3, [sp, #12]
 801b2c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b2ca:	443b      	add	r3, r7
 801b2cc:	9309      	str	r3, [sp, #36]	; 0x24
 801b2ce:	e767      	b.n	801b1a0 <_vfiprintf_r+0x94>
 801b2d0:	fb0c 3202 	mla	r2, ip, r2, r3
 801b2d4:	460c      	mov	r4, r1
 801b2d6:	2001      	movs	r0, #1
 801b2d8:	e7a5      	b.n	801b226 <_vfiprintf_r+0x11a>
 801b2da:	2300      	movs	r3, #0
 801b2dc:	3401      	adds	r4, #1
 801b2de:	9305      	str	r3, [sp, #20]
 801b2e0:	4619      	mov	r1, r3
 801b2e2:	f04f 0c0a 	mov.w	ip, #10
 801b2e6:	4620      	mov	r0, r4
 801b2e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b2ec:	3a30      	subs	r2, #48	; 0x30
 801b2ee:	2a09      	cmp	r2, #9
 801b2f0:	d903      	bls.n	801b2fa <_vfiprintf_r+0x1ee>
 801b2f2:	2b00      	cmp	r3, #0
 801b2f4:	d0c5      	beq.n	801b282 <_vfiprintf_r+0x176>
 801b2f6:	9105      	str	r1, [sp, #20]
 801b2f8:	e7c3      	b.n	801b282 <_vfiprintf_r+0x176>
 801b2fa:	fb0c 2101 	mla	r1, ip, r1, r2
 801b2fe:	4604      	mov	r4, r0
 801b300:	2301      	movs	r3, #1
 801b302:	e7f0      	b.n	801b2e6 <_vfiprintf_r+0x1da>
 801b304:	ab03      	add	r3, sp, #12
 801b306:	9300      	str	r3, [sp, #0]
 801b308:	462a      	mov	r2, r5
 801b30a:	4b16      	ldr	r3, [pc, #88]	; (801b364 <_vfiprintf_r+0x258>)
 801b30c:	a904      	add	r1, sp, #16
 801b30e:	4630      	mov	r0, r6
 801b310:	f3af 8000 	nop.w
 801b314:	4607      	mov	r7, r0
 801b316:	1c78      	adds	r0, r7, #1
 801b318:	d1d6      	bne.n	801b2c8 <_vfiprintf_r+0x1bc>
 801b31a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b31c:	07d9      	lsls	r1, r3, #31
 801b31e:	d405      	bmi.n	801b32c <_vfiprintf_r+0x220>
 801b320:	89ab      	ldrh	r3, [r5, #12]
 801b322:	059a      	lsls	r2, r3, #22
 801b324:	d402      	bmi.n	801b32c <_vfiprintf_r+0x220>
 801b326:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b328:	f7e8 f9da 	bl	80036e0 <__retarget_lock_release_recursive>
 801b32c:	89ab      	ldrh	r3, [r5, #12]
 801b32e:	065b      	lsls	r3, r3, #25
 801b330:	f53f af12 	bmi.w	801b158 <_vfiprintf_r+0x4c>
 801b334:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b336:	e711      	b.n	801b15c <_vfiprintf_r+0x50>
 801b338:	ab03      	add	r3, sp, #12
 801b33a:	9300      	str	r3, [sp, #0]
 801b33c:	462a      	mov	r2, r5
 801b33e:	4b09      	ldr	r3, [pc, #36]	; (801b364 <_vfiprintf_r+0x258>)
 801b340:	a904      	add	r1, sp, #16
 801b342:	4630      	mov	r0, r6
 801b344:	f000 f880 	bl	801b448 <_printf_i>
 801b348:	e7e4      	b.n	801b314 <_vfiprintf_r+0x208>
 801b34a:	bf00      	nop
 801b34c:	0801f1f0 	.word	0x0801f1f0
 801b350:	0801f210 	.word	0x0801f210
 801b354:	0801f1d0 	.word	0x0801f1d0
 801b358:	0801f2e2 	.word	0x0801f2e2
 801b35c:	0801f2ec 	.word	0x0801f2ec
 801b360:	00000000 	.word	0x00000000
 801b364:	0801b0e7 	.word	0x0801b0e7
 801b368:	0801f2e8 	.word	0x0801f2e8

0801b36c <_printf_common>:
 801b36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b370:	4616      	mov	r6, r2
 801b372:	4699      	mov	r9, r3
 801b374:	688a      	ldr	r2, [r1, #8]
 801b376:	690b      	ldr	r3, [r1, #16]
 801b378:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b37c:	4293      	cmp	r3, r2
 801b37e:	bfb8      	it	lt
 801b380:	4613      	movlt	r3, r2
 801b382:	6033      	str	r3, [r6, #0]
 801b384:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b388:	4607      	mov	r7, r0
 801b38a:	460c      	mov	r4, r1
 801b38c:	b10a      	cbz	r2, 801b392 <_printf_common+0x26>
 801b38e:	3301      	adds	r3, #1
 801b390:	6033      	str	r3, [r6, #0]
 801b392:	6823      	ldr	r3, [r4, #0]
 801b394:	0699      	lsls	r1, r3, #26
 801b396:	bf42      	ittt	mi
 801b398:	6833      	ldrmi	r3, [r6, #0]
 801b39a:	3302      	addmi	r3, #2
 801b39c:	6033      	strmi	r3, [r6, #0]
 801b39e:	6825      	ldr	r5, [r4, #0]
 801b3a0:	f015 0506 	ands.w	r5, r5, #6
 801b3a4:	d106      	bne.n	801b3b4 <_printf_common+0x48>
 801b3a6:	f104 0a19 	add.w	sl, r4, #25
 801b3aa:	68e3      	ldr	r3, [r4, #12]
 801b3ac:	6832      	ldr	r2, [r6, #0]
 801b3ae:	1a9b      	subs	r3, r3, r2
 801b3b0:	42ab      	cmp	r3, r5
 801b3b2:	dc26      	bgt.n	801b402 <_printf_common+0x96>
 801b3b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b3b8:	1e13      	subs	r3, r2, #0
 801b3ba:	6822      	ldr	r2, [r4, #0]
 801b3bc:	bf18      	it	ne
 801b3be:	2301      	movne	r3, #1
 801b3c0:	0692      	lsls	r2, r2, #26
 801b3c2:	d42b      	bmi.n	801b41c <_printf_common+0xb0>
 801b3c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b3c8:	4649      	mov	r1, r9
 801b3ca:	4638      	mov	r0, r7
 801b3cc:	47c0      	blx	r8
 801b3ce:	3001      	adds	r0, #1
 801b3d0:	d01e      	beq.n	801b410 <_printf_common+0xa4>
 801b3d2:	6823      	ldr	r3, [r4, #0]
 801b3d4:	68e5      	ldr	r5, [r4, #12]
 801b3d6:	6832      	ldr	r2, [r6, #0]
 801b3d8:	f003 0306 	and.w	r3, r3, #6
 801b3dc:	2b04      	cmp	r3, #4
 801b3de:	bf08      	it	eq
 801b3e0:	1aad      	subeq	r5, r5, r2
 801b3e2:	68a3      	ldr	r3, [r4, #8]
 801b3e4:	6922      	ldr	r2, [r4, #16]
 801b3e6:	bf0c      	ite	eq
 801b3e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b3ec:	2500      	movne	r5, #0
 801b3ee:	4293      	cmp	r3, r2
 801b3f0:	bfc4      	itt	gt
 801b3f2:	1a9b      	subgt	r3, r3, r2
 801b3f4:	18ed      	addgt	r5, r5, r3
 801b3f6:	2600      	movs	r6, #0
 801b3f8:	341a      	adds	r4, #26
 801b3fa:	42b5      	cmp	r5, r6
 801b3fc:	d11a      	bne.n	801b434 <_printf_common+0xc8>
 801b3fe:	2000      	movs	r0, #0
 801b400:	e008      	b.n	801b414 <_printf_common+0xa8>
 801b402:	2301      	movs	r3, #1
 801b404:	4652      	mov	r2, sl
 801b406:	4649      	mov	r1, r9
 801b408:	4638      	mov	r0, r7
 801b40a:	47c0      	blx	r8
 801b40c:	3001      	adds	r0, #1
 801b40e:	d103      	bne.n	801b418 <_printf_common+0xac>
 801b410:	f04f 30ff 	mov.w	r0, #4294967295
 801b414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b418:	3501      	adds	r5, #1
 801b41a:	e7c6      	b.n	801b3aa <_printf_common+0x3e>
 801b41c:	18e1      	adds	r1, r4, r3
 801b41e:	1c5a      	adds	r2, r3, #1
 801b420:	2030      	movs	r0, #48	; 0x30
 801b422:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b426:	4422      	add	r2, r4
 801b428:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b42c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b430:	3302      	adds	r3, #2
 801b432:	e7c7      	b.n	801b3c4 <_printf_common+0x58>
 801b434:	2301      	movs	r3, #1
 801b436:	4622      	mov	r2, r4
 801b438:	4649      	mov	r1, r9
 801b43a:	4638      	mov	r0, r7
 801b43c:	47c0      	blx	r8
 801b43e:	3001      	adds	r0, #1
 801b440:	d0e6      	beq.n	801b410 <_printf_common+0xa4>
 801b442:	3601      	adds	r6, #1
 801b444:	e7d9      	b.n	801b3fa <_printf_common+0x8e>
	...

0801b448 <_printf_i>:
 801b448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b44c:	7e0f      	ldrb	r7, [r1, #24]
 801b44e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801b450:	2f78      	cmp	r7, #120	; 0x78
 801b452:	4691      	mov	r9, r2
 801b454:	4680      	mov	r8, r0
 801b456:	460c      	mov	r4, r1
 801b458:	469a      	mov	sl, r3
 801b45a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801b45e:	d807      	bhi.n	801b470 <_printf_i+0x28>
 801b460:	2f62      	cmp	r7, #98	; 0x62
 801b462:	d80a      	bhi.n	801b47a <_printf_i+0x32>
 801b464:	2f00      	cmp	r7, #0
 801b466:	f000 80d8 	beq.w	801b61a <_printf_i+0x1d2>
 801b46a:	2f58      	cmp	r7, #88	; 0x58
 801b46c:	f000 80a3 	beq.w	801b5b6 <_printf_i+0x16e>
 801b470:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b474:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b478:	e03a      	b.n	801b4f0 <_printf_i+0xa8>
 801b47a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b47e:	2b15      	cmp	r3, #21
 801b480:	d8f6      	bhi.n	801b470 <_printf_i+0x28>
 801b482:	a101      	add	r1, pc, #4	; (adr r1, 801b488 <_printf_i+0x40>)
 801b484:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b488:	0801b4e1 	.word	0x0801b4e1
 801b48c:	0801b4f5 	.word	0x0801b4f5
 801b490:	0801b471 	.word	0x0801b471
 801b494:	0801b471 	.word	0x0801b471
 801b498:	0801b471 	.word	0x0801b471
 801b49c:	0801b471 	.word	0x0801b471
 801b4a0:	0801b4f5 	.word	0x0801b4f5
 801b4a4:	0801b471 	.word	0x0801b471
 801b4a8:	0801b471 	.word	0x0801b471
 801b4ac:	0801b471 	.word	0x0801b471
 801b4b0:	0801b471 	.word	0x0801b471
 801b4b4:	0801b601 	.word	0x0801b601
 801b4b8:	0801b525 	.word	0x0801b525
 801b4bc:	0801b5e3 	.word	0x0801b5e3
 801b4c0:	0801b471 	.word	0x0801b471
 801b4c4:	0801b471 	.word	0x0801b471
 801b4c8:	0801b623 	.word	0x0801b623
 801b4cc:	0801b471 	.word	0x0801b471
 801b4d0:	0801b525 	.word	0x0801b525
 801b4d4:	0801b471 	.word	0x0801b471
 801b4d8:	0801b471 	.word	0x0801b471
 801b4dc:	0801b5eb 	.word	0x0801b5eb
 801b4e0:	682b      	ldr	r3, [r5, #0]
 801b4e2:	1d1a      	adds	r2, r3, #4
 801b4e4:	681b      	ldr	r3, [r3, #0]
 801b4e6:	602a      	str	r2, [r5, #0]
 801b4e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b4ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b4f0:	2301      	movs	r3, #1
 801b4f2:	e0a3      	b.n	801b63c <_printf_i+0x1f4>
 801b4f4:	6820      	ldr	r0, [r4, #0]
 801b4f6:	6829      	ldr	r1, [r5, #0]
 801b4f8:	0606      	lsls	r6, r0, #24
 801b4fa:	f101 0304 	add.w	r3, r1, #4
 801b4fe:	d50a      	bpl.n	801b516 <_printf_i+0xce>
 801b500:	680e      	ldr	r6, [r1, #0]
 801b502:	602b      	str	r3, [r5, #0]
 801b504:	2e00      	cmp	r6, #0
 801b506:	da03      	bge.n	801b510 <_printf_i+0xc8>
 801b508:	232d      	movs	r3, #45	; 0x2d
 801b50a:	4276      	negs	r6, r6
 801b50c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b510:	485e      	ldr	r0, [pc, #376]	; (801b68c <_printf_i+0x244>)
 801b512:	230a      	movs	r3, #10
 801b514:	e019      	b.n	801b54a <_printf_i+0x102>
 801b516:	680e      	ldr	r6, [r1, #0]
 801b518:	602b      	str	r3, [r5, #0]
 801b51a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801b51e:	bf18      	it	ne
 801b520:	b236      	sxthne	r6, r6
 801b522:	e7ef      	b.n	801b504 <_printf_i+0xbc>
 801b524:	682b      	ldr	r3, [r5, #0]
 801b526:	6820      	ldr	r0, [r4, #0]
 801b528:	1d19      	adds	r1, r3, #4
 801b52a:	6029      	str	r1, [r5, #0]
 801b52c:	0601      	lsls	r1, r0, #24
 801b52e:	d501      	bpl.n	801b534 <_printf_i+0xec>
 801b530:	681e      	ldr	r6, [r3, #0]
 801b532:	e002      	b.n	801b53a <_printf_i+0xf2>
 801b534:	0646      	lsls	r6, r0, #25
 801b536:	d5fb      	bpl.n	801b530 <_printf_i+0xe8>
 801b538:	881e      	ldrh	r6, [r3, #0]
 801b53a:	4854      	ldr	r0, [pc, #336]	; (801b68c <_printf_i+0x244>)
 801b53c:	2f6f      	cmp	r7, #111	; 0x6f
 801b53e:	bf0c      	ite	eq
 801b540:	2308      	moveq	r3, #8
 801b542:	230a      	movne	r3, #10
 801b544:	2100      	movs	r1, #0
 801b546:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b54a:	6865      	ldr	r5, [r4, #4]
 801b54c:	60a5      	str	r5, [r4, #8]
 801b54e:	2d00      	cmp	r5, #0
 801b550:	bfa2      	ittt	ge
 801b552:	6821      	ldrge	r1, [r4, #0]
 801b554:	f021 0104 	bicge.w	r1, r1, #4
 801b558:	6021      	strge	r1, [r4, #0]
 801b55a:	b90e      	cbnz	r6, 801b560 <_printf_i+0x118>
 801b55c:	2d00      	cmp	r5, #0
 801b55e:	d04d      	beq.n	801b5fc <_printf_i+0x1b4>
 801b560:	4615      	mov	r5, r2
 801b562:	fbb6 f1f3 	udiv	r1, r6, r3
 801b566:	fb03 6711 	mls	r7, r3, r1, r6
 801b56a:	5dc7      	ldrb	r7, [r0, r7]
 801b56c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801b570:	4637      	mov	r7, r6
 801b572:	42bb      	cmp	r3, r7
 801b574:	460e      	mov	r6, r1
 801b576:	d9f4      	bls.n	801b562 <_printf_i+0x11a>
 801b578:	2b08      	cmp	r3, #8
 801b57a:	d10b      	bne.n	801b594 <_printf_i+0x14c>
 801b57c:	6823      	ldr	r3, [r4, #0]
 801b57e:	07de      	lsls	r6, r3, #31
 801b580:	d508      	bpl.n	801b594 <_printf_i+0x14c>
 801b582:	6923      	ldr	r3, [r4, #16]
 801b584:	6861      	ldr	r1, [r4, #4]
 801b586:	4299      	cmp	r1, r3
 801b588:	bfde      	ittt	le
 801b58a:	2330      	movle	r3, #48	; 0x30
 801b58c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801b590:	f105 35ff 	addle.w	r5, r5, #4294967295
 801b594:	1b52      	subs	r2, r2, r5
 801b596:	6122      	str	r2, [r4, #16]
 801b598:	f8cd a000 	str.w	sl, [sp]
 801b59c:	464b      	mov	r3, r9
 801b59e:	aa03      	add	r2, sp, #12
 801b5a0:	4621      	mov	r1, r4
 801b5a2:	4640      	mov	r0, r8
 801b5a4:	f7ff fee2 	bl	801b36c <_printf_common>
 801b5a8:	3001      	adds	r0, #1
 801b5aa:	d14c      	bne.n	801b646 <_printf_i+0x1fe>
 801b5ac:	f04f 30ff 	mov.w	r0, #4294967295
 801b5b0:	b004      	add	sp, #16
 801b5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b5b6:	4835      	ldr	r0, [pc, #212]	; (801b68c <_printf_i+0x244>)
 801b5b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801b5bc:	6829      	ldr	r1, [r5, #0]
 801b5be:	6823      	ldr	r3, [r4, #0]
 801b5c0:	f851 6b04 	ldr.w	r6, [r1], #4
 801b5c4:	6029      	str	r1, [r5, #0]
 801b5c6:	061d      	lsls	r5, r3, #24
 801b5c8:	d514      	bpl.n	801b5f4 <_printf_i+0x1ac>
 801b5ca:	07df      	lsls	r7, r3, #31
 801b5cc:	bf44      	itt	mi
 801b5ce:	f043 0320 	orrmi.w	r3, r3, #32
 801b5d2:	6023      	strmi	r3, [r4, #0]
 801b5d4:	b91e      	cbnz	r6, 801b5de <_printf_i+0x196>
 801b5d6:	6823      	ldr	r3, [r4, #0]
 801b5d8:	f023 0320 	bic.w	r3, r3, #32
 801b5dc:	6023      	str	r3, [r4, #0]
 801b5de:	2310      	movs	r3, #16
 801b5e0:	e7b0      	b.n	801b544 <_printf_i+0xfc>
 801b5e2:	6823      	ldr	r3, [r4, #0]
 801b5e4:	f043 0320 	orr.w	r3, r3, #32
 801b5e8:	6023      	str	r3, [r4, #0]
 801b5ea:	2378      	movs	r3, #120	; 0x78
 801b5ec:	4828      	ldr	r0, [pc, #160]	; (801b690 <_printf_i+0x248>)
 801b5ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801b5f2:	e7e3      	b.n	801b5bc <_printf_i+0x174>
 801b5f4:	0659      	lsls	r1, r3, #25
 801b5f6:	bf48      	it	mi
 801b5f8:	b2b6      	uxthmi	r6, r6
 801b5fa:	e7e6      	b.n	801b5ca <_printf_i+0x182>
 801b5fc:	4615      	mov	r5, r2
 801b5fe:	e7bb      	b.n	801b578 <_printf_i+0x130>
 801b600:	682b      	ldr	r3, [r5, #0]
 801b602:	6826      	ldr	r6, [r4, #0]
 801b604:	6961      	ldr	r1, [r4, #20]
 801b606:	1d18      	adds	r0, r3, #4
 801b608:	6028      	str	r0, [r5, #0]
 801b60a:	0635      	lsls	r5, r6, #24
 801b60c:	681b      	ldr	r3, [r3, #0]
 801b60e:	d501      	bpl.n	801b614 <_printf_i+0x1cc>
 801b610:	6019      	str	r1, [r3, #0]
 801b612:	e002      	b.n	801b61a <_printf_i+0x1d2>
 801b614:	0670      	lsls	r0, r6, #25
 801b616:	d5fb      	bpl.n	801b610 <_printf_i+0x1c8>
 801b618:	8019      	strh	r1, [r3, #0]
 801b61a:	2300      	movs	r3, #0
 801b61c:	6123      	str	r3, [r4, #16]
 801b61e:	4615      	mov	r5, r2
 801b620:	e7ba      	b.n	801b598 <_printf_i+0x150>
 801b622:	682b      	ldr	r3, [r5, #0]
 801b624:	1d1a      	adds	r2, r3, #4
 801b626:	602a      	str	r2, [r5, #0]
 801b628:	681d      	ldr	r5, [r3, #0]
 801b62a:	6862      	ldr	r2, [r4, #4]
 801b62c:	2100      	movs	r1, #0
 801b62e:	4628      	mov	r0, r5
 801b630:	f7e4 fdce 	bl	80001d0 <memchr>
 801b634:	b108      	cbz	r0, 801b63a <_printf_i+0x1f2>
 801b636:	1b40      	subs	r0, r0, r5
 801b638:	6060      	str	r0, [r4, #4]
 801b63a:	6863      	ldr	r3, [r4, #4]
 801b63c:	6123      	str	r3, [r4, #16]
 801b63e:	2300      	movs	r3, #0
 801b640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b644:	e7a8      	b.n	801b598 <_printf_i+0x150>
 801b646:	6923      	ldr	r3, [r4, #16]
 801b648:	462a      	mov	r2, r5
 801b64a:	4649      	mov	r1, r9
 801b64c:	4640      	mov	r0, r8
 801b64e:	47d0      	blx	sl
 801b650:	3001      	adds	r0, #1
 801b652:	d0ab      	beq.n	801b5ac <_printf_i+0x164>
 801b654:	6823      	ldr	r3, [r4, #0]
 801b656:	079b      	lsls	r3, r3, #30
 801b658:	d413      	bmi.n	801b682 <_printf_i+0x23a>
 801b65a:	68e0      	ldr	r0, [r4, #12]
 801b65c:	9b03      	ldr	r3, [sp, #12]
 801b65e:	4298      	cmp	r0, r3
 801b660:	bfb8      	it	lt
 801b662:	4618      	movlt	r0, r3
 801b664:	e7a4      	b.n	801b5b0 <_printf_i+0x168>
 801b666:	2301      	movs	r3, #1
 801b668:	4632      	mov	r2, r6
 801b66a:	4649      	mov	r1, r9
 801b66c:	4640      	mov	r0, r8
 801b66e:	47d0      	blx	sl
 801b670:	3001      	adds	r0, #1
 801b672:	d09b      	beq.n	801b5ac <_printf_i+0x164>
 801b674:	3501      	adds	r5, #1
 801b676:	68e3      	ldr	r3, [r4, #12]
 801b678:	9903      	ldr	r1, [sp, #12]
 801b67a:	1a5b      	subs	r3, r3, r1
 801b67c:	42ab      	cmp	r3, r5
 801b67e:	dcf2      	bgt.n	801b666 <_printf_i+0x21e>
 801b680:	e7eb      	b.n	801b65a <_printf_i+0x212>
 801b682:	2500      	movs	r5, #0
 801b684:	f104 0619 	add.w	r6, r4, #25
 801b688:	e7f5      	b.n	801b676 <_printf_i+0x22e>
 801b68a:	bf00      	nop
 801b68c:	0801f2f3 	.word	0x0801f2f3
 801b690:	0801f304 	.word	0x0801f304

0801b694 <_read_r>:
 801b694:	b538      	push	{r3, r4, r5, lr}
 801b696:	4d07      	ldr	r5, [pc, #28]	; (801b6b4 <_read_r+0x20>)
 801b698:	4604      	mov	r4, r0
 801b69a:	4608      	mov	r0, r1
 801b69c:	4611      	mov	r1, r2
 801b69e:	2200      	movs	r2, #0
 801b6a0:	602a      	str	r2, [r5, #0]
 801b6a2:	461a      	mov	r2, r3
 801b6a4:	f7e7 fd34 	bl	8003110 <_read>
 801b6a8:	1c43      	adds	r3, r0, #1
 801b6aa:	d102      	bne.n	801b6b2 <_read_r+0x1e>
 801b6ac:	682b      	ldr	r3, [r5, #0]
 801b6ae:	b103      	cbz	r3, 801b6b2 <_read_r+0x1e>
 801b6b0:	6023      	str	r3, [r4, #0]
 801b6b2:	bd38      	pop	{r3, r4, r5, pc}
 801b6b4:	2000dc30 	.word	0x2000dc30

0801b6b8 <__swbuf_r>:
 801b6b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b6ba:	460e      	mov	r6, r1
 801b6bc:	4614      	mov	r4, r2
 801b6be:	4605      	mov	r5, r0
 801b6c0:	b118      	cbz	r0, 801b6ca <__swbuf_r+0x12>
 801b6c2:	6983      	ldr	r3, [r0, #24]
 801b6c4:	b90b      	cbnz	r3, 801b6ca <__swbuf_r+0x12>
 801b6c6:	f7fe ff4b 	bl	801a560 <__sinit>
 801b6ca:	4b21      	ldr	r3, [pc, #132]	; (801b750 <__swbuf_r+0x98>)
 801b6cc:	429c      	cmp	r4, r3
 801b6ce:	d12b      	bne.n	801b728 <__swbuf_r+0x70>
 801b6d0:	686c      	ldr	r4, [r5, #4]
 801b6d2:	69a3      	ldr	r3, [r4, #24]
 801b6d4:	60a3      	str	r3, [r4, #8]
 801b6d6:	89a3      	ldrh	r3, [r4, #12]
 801b6d8:	071a      	lsls	r2, r3, #28
 801b6da:	d52f      	bpl.n	801b73c <__swbuf_r+0x84>
 801b6dc:	6923      	ldr	r3, [r4, #16]
 801b6de:	b36b      	cbz	r3, 801b73c <__swbuf_r+0x84>
 801b6e0:	6923      	ldr	r3, [r4, #16]
 801b6e2:	6820      	ldr	r0, [r4, #0]
 801b6e4:	1ac0      	subs	r0, r0, r3
 801b6e6:	6963      	ldr	r3, [r4, #20]
 801b6e8:	b2f6      	uxtb	r6, r6
 801b6ea:	4283      	cmp	r3, r0
 801b6ec:	4637      	mov	r7, r6
 801b6ee:	dc04      	bgt.n	801b6fa <__swbuf_r+0x42>
 801b6f0:	4621      	mov	r1, r4
 801b6f2:	4628      	mov	r0, r5
 801b6f4:	f7ff fb18 	bl	801ad28 <_fflush_r>
 801b6f8:	bb30      	cbnz	r0, 801b748 <__swbuf_r+0x90>
 801b6fa:	68a3      	ldr	r3, [r4, #8]
 801b6fc:	3b01      	subs	r3, #1
 801b6fe:	60a3      	str	r3, [r4, #8]
 801b700:	6823      	ldr	r3, [r4, #0]
 801b702:	1c5a      	adds	r2, r3, #1
 801b704:	6022      	str	r2, [r4, #0]
 801b706:	701e      	strb	r6, [r3, #0]
 801b708:	6963      	ldr	r3, [r4, #20]
 801b70a:	3001      	adds	r0, #1
 801b70c:	4283      	cmp	r3, r0
 801b70e:	d004      	beq.n	801b71a <__swbuf_r+0x62>
 801b710:	89a3      	ldrh	r3, [r4, #12]
 801b712:	07db      	lsls	r3, r3, #31
 801b714:	d506      	bpl.n	801b724 <__swbuf_r+0x6c>
 801b716:	2e0a      	cmp	r6, #10
 801b718:	d104      	bne.n	801b724 <__swbuf_r+0x6c>
 801b71a:	4621      	mov	r1, r4
 801b71c:	4628      	mov	r0, r5
 801b71e:	f7ff fb03 	bl	801ad28 <_fflush_r>
 801b722:	b988      	cbnz	r0, 801b748 <__swbuf_r+0x90>
 801b724:	4638      	mov	r0, r7
 801b726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b728:	4b0a      	ldr	r3, [pc, #40]	; (801b754 <__swbuf_r+0x9c>)
 801b72a:	429c      	cmp	r4, r3
 801b72c:	d101      	bne.n	801b732 <__swbuf_r+0x7a>
 801b72e:	68ac      	ldr	r4, [r5, #8]
 801b730:	e7cf      	b.n	801b6d2 <__swbuf_r+0x1a>
 801b732:	4b09      	ldr	r3, [pc, #36]	; (801b758 <__swbuf_r+0xa0>)
 801b734:	429c      	cmp	r4, r3
 801b736:	bf08      	it	eq
 801b738:	68ec      	ldreq	r4, [r5, #12]
 801b73a:	e7ca      	b.n	801b6d2 <__swbuf_r+0x1a>
 801b73c:	4621      	mov	r1, r4
 801b73e:	4628      	mov	r0, r5
 801b740:	f000 f80c 	bl	801b75c <__swsetup_r>
 801b744:	2800      	cmp	r0, #0
 801b746:	d0cb      	beq.n	801b6e0 <__swbuf_r+0x28>
 801b748:	f04f 37ff 	mov.w	r7, #4294967295
 801b74c:	e7ea      	b.n	801b724 <__swbuf_r+0x6c>
 801b74e:	bf00      	nop
 801b750:	0801f1f0 	.word	0x0801f1f0
 801b754:	0801f210 	.word	0x0801f210
 801b758:	0801f1d0 	.word	0x0801f1d0

0801b75c <__swsetup_r>:
 801b75c:	4b32      	ldr	r3, [pc, #200]	; (801b828 <__swsetup_r+0xcc>)
 801b75e:	b570      	push	{r4, r5, r6, lr}
 801b760:	681d      	ldr	r5, [r3, #0]
 801b762:	4606      	mov	r6, r0
 801b764:	460c      	mov	r4, r1
 801b766:	b125      	cbz	r5, 801b772 <__swsetup_r+0x16>
 801b768:	69ab      	ldr	r3, [r5, #24]
 801b76a:	b913      	cbnz	r3, 801b772 <__swsetup_r+0x16>
 801b76c:	4628      	mov	r0, r5
 801b76e:	f7fe fef7 	bl	801a560 <__sinit>
 801b772:	4b2e      	ldr	r3, [pc, #184]	; (801b82c <__swsetup_r+0xd0>)
 801b774:	429c      	cmp	r4, r3
 801b776:	d10f      	bne.n	801b798 <__swsetup_r+0x3c>
 801b778:	686c      	ldr	r4, [r5, #4]
 801b77a:	89a3      	ldrh	r3, [r4, #12]
 801b77c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b780:	0719      	lsls	r1, r3, #28
 801b782:	d42c      	bmi.n	801b7de <__swsetup_r+0x82>
 801b784:	06dd      	lsls	r5, r3, #27
 801b786:	d411      	bmi.n	801b7ac <__swsetup_r+0x50>
 801b788:	2309      	movs	r3, #9
 801b78a:	6033      	str	r3, [r6, #0]
 801b78c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b790:	81a3      	strh	r3, [r4, #12]
 801b792:	f04f 30ff 	mov.w	r0, #4294967295
 801b796:	e03e      	b.n	801b816 <__swsetup_r+0xba>
 801b798:	4b25      	ldr	r3, [pc, #148]	; (801b830 <__swsetup_r+0xd4>)
 801b79a:	429c      	cmp	r4, r3
 801b79c:	d101      	bne.n	801b7a2 <__swsetup_r+0x46>
 801b79e:	68ac      	ldr	r4, [r5, #8]
 801b7a0:	e7eb      	b.n	801b77a <__swsetup_r+0x1e>
 801b7a2:	4b24      	ldr	r3, [pc, #144]	; (801b834 <__swsetup_r+0xd8>)
 801b7a4:	429c      	cmp	r4, r3
 801b7a6:	bf08      	it	eq
 801b7a8:	68ec      	ldreq	r4, [r5, #12]
 801b7aa:	e7e6      	b.n	801b77a <__swsetup_r+0x1e>
 801b7ac:	0758      	lsls	r0, r3, #29
 801b7ae:	d512      	bpl.n	801b7d6 <__swsetup_r+0x7a>
 801b7b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b7b2:	b141      	cbz	r1, 801b7c6 <__swsetup_r+0x6a>
 801b7b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b7b8:	4299      	cmp	r1, r3
 801b7ba:	d002      	beq.n	801b7c2 <__swsetup_r+0x66>
 801b7bc:	4630      	mov	r0, r6
 801b7be:	f7fe ffd9 	bl	801a774 <_free_r>
 801b7c2:	2300      	movs	r3, #0
 801b7c4:	6363      	str	r3, [r4, #52]	; 0x34
 801b7c6:	89a3      	ldrh	r3, [r4, #12]
 801b7c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b7cc:	81a3      	strh	r3, [r4, #12]
 801b7ce:	2300      	movs	r3, #0
 801b7d0:	6063      	str	r3, [r4, #4]
 801b7d2:	6923      	ldr	r3, [r4, #16]
 801b7d4:	6023      	str	r3, [r4, #0]
 801b7d6:	89a3      	ldrh	r3, [r4, #12]
 801b7d8:	f043 0308 	orr.w	r3, r3, #8
 801b7dc:	81a3      	strh	r3, [r4, #12]
 801b7de:	6923      	ldr	r3, [r4, #16]
 801b7e0:	b94b      	cbnz	r3, 801b7f6 <__swsetup_r+0x9a>
 801b7e2:	89a3      	ldrh	r3, [r4, #12]
 801b7e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b7e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b7ec:	d003      	beq.n	801b7f6 <__swsetup_r+0x9a>
 801b7ee:	4621      	mov	r1, r4
 801b7f0:	4630      	mov	r0, r6
 801b7f2:	f000 f84d 	bl	801b890 <__smakebuf_r>
 801b7f6:	89a0      	ldrh	r0, [r4, #12]
 801b7f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b7fc:	f010 0301 	ands.w	r3, r0, #1
 801b800:	d00a      	beq.n	801b818 <__swsetup_r+0xbc>
 801b802:	2300      	movs	r3, #0
 801b804:	60a3      	str	r3, [r4, #8]
 801b806:	6963      	ldr	r3, [r4, #20]
 801b808:	425b      	negs	r3, r3
 801b80a:	61a3      	str	r3, [r4, #24]
 801b80c:	6923      	ldr	r3, [r4, #16]
 801b80e:	b943      	cbnz	r3, 801b822 <__swsetup_r+0xc6>
 801b810:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b814:	d1ba      	bne.n	801b78c <__swsetup_r+0x30>
 801b816:	bd70      	pop	{r4, r5, r6, pc}
 801b818:	0781      	lsls	r1, r0, #30
 801b81a:	bf58      	it	pl
 801b81c:	6963      	ldrpl	r3, [r4, #20]
 801b81e:	60a3      	str	r3, [r4, #8]
 801b820:	e7f4      	b.n	801b80c <__swsetup_r+0xb0>
 801b822:	2000      	movs	r0, #0
 801b824:	e7f7      	b.n	801b816 <__swsetup_r+0xba>
 801b826:	bf00      	nop
 801b828:	200000b0 	.word	0x200000b0
 801b82c:	0801f1f0 	.word	0x0801f1f0
 801b830:	0801f210 	.word	0x0801f210
 801b834:	0801f1d0 	.word	0x0801f1d0

0801b838 <abort>:
 801b838:	b508      	push	{r3, lr}
 801b83a:	2006      	movs	r0, #6
 801b83c:	f000 f8c0 	bl	801b9c0 <raise>
 801b840:	2001      	movs	r0, #1
 801b842:	f7e7 fc5b 	bl	80030fc <_exit>

0801b846 <__swhatbuf_r>:
 801b846:	b570      	push	{r4, r5, r6, lr}
 801b848:	460e      	mov	r6, r1
 801b84a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b84e:	2900      	cmp	r1, #0
 801b850:	b096      	sub	sp, #88	; 0x58
 801b852:	4614      	mov	r4, r2
 801b854:	461d      	mov	r5, r3
 801b856:	da08      	bge.n	801b86a <__swhatbuf_r+0x24>
 801b858:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801b85c:	2200      	movs	r2, #0
 801b85e:	602a      	str	r2, [r5, #0]
 801b860:	061a      	lsls	r2, r3, #24
 801b862:	d410      	bmi.n	801b886 <__swhatbuf_r+0x40>
 801b864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b868:	e00e      	b.n	801b888 <__swhatbuf_r+0x42>
 801b86a:	466a      	mov	r2, sp
 801b86c:	f000 f8c4 	bl	801b9f8 <_fstat_r>
 801b870:	2800      	cmp	r0, #0
 801b872:	dbf1      	blt.n	801b858 <__swhatbuf_r+0x12>
 801b874:	9a01      	ldr	r2, [sp, #4]
 801b876:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b87a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b87e:	425a      	negs	r2, r3
 801b880:	415a      	adcs	r2, r3
 801b882:	602a      	str	r2, [r5, #0]
 801b884:	e7ee      	b.n	801b864 <__swhatbuf_r+0x1e>
 801b886:	2340      	movs	r3, #64	; 0x40
 801b888:	2000      	movs	r0, #0
 801b88a:	6023      	str	r3, [r4, #0]
 801b88c:	b016      	add	sp, #88	; 0x58
 801b88e:	bd70      	pop	{r4, r5, r6, pc}

0801b890 <__smakebuf_r>:
 801b890:	898b      	ldrh	r3, [r1, #12]
 801b892:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b894:	079d      	lsls	r5, r3, #30
 801b896:	4606      	mov	r6, r0
 801b898:	460c      	mov	r4, r1
 801b89a:	d507      	bpl.n	801b8ac <__smakebuf_r+0x1c>
 801b89c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b8a0:	6023      	str	r3, [r4, #0]
 801b8a2:	6123      	str	r3, [r4, #16]
 801b8a4:	2301      	movs	r3, #1
 801b8a6:	6163      	str	r3, [r4, #20]
 801b8a8:	b002      	add	sp, #8
 801b8aa:	bd70      	pop	{r4, r5, r6, pc}
 801b8ac:	ab01      	add	r3, sp, #4
 801b8ae:	466a      	mov	r2, sp
 801b8b0:	f7ff ffc9 	bl	801b846 <__swhatbuf_r>
 801b8b4:	9900      	ldr	r1, [sp, #0]
 801b8b6:	4605      	mov	r5, r0
 801b8b8:	4630      	mov	r0, r6
 801b8ba:	f7fe ffc7 	bl	801a84c <_malloc_r>
 801b8be:	b948      	cbnz	r0, 801b8d4 <__smakebuf_r+0x44>
 801b8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b8c4:	059a      	lsls	r2, r3, #22
 801b8c6:	d4ef      	bmi.n	801b8a8 <__smakebuf_r+0x18>
 801b8c8:	f023 0303 	bic.w	r3, r3, #3
 801b8cc:	f043 0302 	orr.w	r3, r3, #2
 801b8d0:	81a3      	strh	r3, [r4, #12]
 801b8d2:	e7e3      	b.n	801b89c <__smakebuf_r+0xc>
 801b8d4:	4b0d      	ldr	r3, [pc, #52]	; (801b90c <__smakebuf_r+0x7c>)
 801b8d6:	62b3      	str	r3, [r6, #40]	; 0x28
 801b8d8:	89a3      	ldrh	r3, [r4, #12]
 801b8da:	6020      	str	r0, [r4, #0]
 801b8dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b8e0:	81a3      	strh	r3, [r4, #12]
 801b8e2:	9b00      	ldr	r3, [sp, #0]
 801b8e4:	6163      	str	r3, [r4, #20]
 801b8e6:	9b01      	ldr	r3, [sp, #4]
 801b8e8:	6120      	str	r0, [r4, #16]
 801b8ea:	b15b      	cbz	r3, 801b904 <__smakebuf_r+0x74>
 801b8ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b8f0:	4630      	mov	r0, r6
 801b8f2:	f000 f893 	bl	801ba1c <_isatty_r>
 801b8f6:	b128      	cbz	r0, 801b904 <__smakebuf_r+0x74>
 801b8f8:	89a3      	ldrh	r3, [r4, #12]
 801b8fa:	f023 0303 	bic.w	r3, r3, #3
 801b8fe:	f043 0301 	orr.w	r3, r3, #1
 801b902:	81a3      	strh	r3, [r4, #12]
 801b904:	89a0      	ldrh	r0, [r4, #12]
 801b906:	4305      	orrs	r5, r0
 801b908:	81a5      	strh	r5, [r4, #12]
 801b90a:	e7cd      	b.n	801b8a8 <__smakebuf_r+0x18>
 801b90c:	0801a4f9 	.word	0x0801a4f9

0801b910 <_realloc_r>:
 801b910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b914:	4680      	mov	r8, r0
 801b916:	4614      	mov	r4, r2
 801b918:	460e      	mov	r6, r1
 801b91a:	b921      	cbnz	r1, 801b926 <_realloc_r+0x16>
 801b91c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b920:	4611      	mov	r1, r2
 801b922:	f7fe bf93 	b.w	801a84c <_malloc_r>
 801b926:	b92a      	cbnz	r2, 801b934 <_realloc_r+0x24>
 801b928:	f7fe ff24 	bl	801a774 <_free_r>
 801b92c:	4625      	mov	r5, r4
 801b92e:	4628      	mov	r0, r5
 801b930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b934:	f000 f882 	bl	801ba3c <_malloc_usable_size_r>
 801b938:	4284      	cmp	r4, r0
 801b93a:	4607      	mov	r7, r0
 801b93c:	d802      	bhi.n	801b944 <_realloc_r+0x34>
 801b93e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b942:	d812      	bhi.n	801b96a <_realloc_r+0x5a>
 801b944:	4621      	mov	r1, r4
 801b946:	4640      	mov	r0, r8
 801b948:	f7fe ff80 	bl	801a84c <_malloc_r>
 801b94c:	4605      	mov	r5, r0
 801b94e:	2800      	cmp	r0, #0
 801b950:	d0ed      	beq.n	801b92e <_realloc_r+0x1e>
 801b952:	42bc      	cmp	r4, r7
 801b954:	4622      	mov	r2, r4
 801b956:	4631      	mov	r1, r6
 801b958:	bf28      	it	cs
 801b95a:	463a      	movcs	r2, r7
 801b95c:	f7fe feda 	bl	801a714 <memcpy>
 801b960:	4631      	mov	r1, r6
 801b962:	4640      	mov	r0, r8
 801b964:	f7fe ff06 	bl	801a774 <_free_r>
 801b968:	e7e1      	b.n	801b92e <_realloc_r+0x1e>
 801b96a:	4635      	mov	r5, r6
 801b96c:	e7df      	b.n	801b92e <_realloc_r+0x1e>

0801b96e <_raise_r>:
 801b96e:	291f      	cmp	r1, #31
 801b970:	b538      	push	{r3, r4, r5, lr}
 801b972:	4604      	mov	r4, r0
 801b974:	460d      	mov	r5, r1
 801b976:	d904      	bls.n	801b982 <_raise_r+0x14>
 801b978:	2316      	movs	r3, #22
 801b97a:	6003      	str	r3, [r0, #0]
 801b97c:	f04f 30ff 	mov.w	r0, #4294967295
 801b980:	bd38      	pop	{r3, r4, r5, pc}
 801b982:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b984:	b112      	cbz	r2, 801b98c <_raise_r+0x1e>
 801b986:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b98a:	b94b      	cbnz	r3, 801b9a0 <_raise_r+0x32>
 801b98c:	4620      	mov	r0, r4
 801b98e:	f000 f831 	bl	801b9f4 <_getpid_r>
 801b992:	462a      	mov	r2, r5
 801b994:	4601      	mov	r1, r0
 801b996:	4620      	mov	r0, r4
 801b998:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b99c:	f000 b818 	b.w	801b9d0 <_kill_r>
 801b9a0:	2b01      	cmp	r3, #1
 801b9a2:	d00a      	beq.n	801b9ba <_raise_r+0x4c>
 801b9a4:	1c59      	adds	r1, r3, #1
 801b9a6:	d103      	bne.n	801b9b0 <_raise_r+0x42>
 801b9a8:	2316      	movs	r3, #22
 801b9aa:	6003      	str	r3, [r0, #0]
 801b9ac:	2001      	movs	r0, #1
 801b9ae:	e7e7      	b.n	801b980 <_raise_r+0x12>
 801b9b0:	2400      	movs	r4, #0
 801b9b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b9b6:	4628      	mov	r0, r5
 801b9b8:	4798      	blx	r3
 801b9ba:	2000      	movs	r0, #0
 801b9bc:	e7e0      	b.n	801b980 <_raise_r+0x12>
	...

0801b9c0 <raise>:
 801b9c0:	4b02      	ldr	r3, [pc, #8]	; (801b9cc <raise+0xc>)
 801b9c2:	4601      	mov	r1, r0
 801b9c4:	6818      	ldr	r0, [r3, #0]
 801b9c6:	f7ff bfd2 	b.w	801b96e <_raise_r>
 801b9ca:	bf00      	nop
 801b9cc:	200000b0 	.word	0x200000b0

0801b9d0 <_kill_r>:
 801b9d0:	b538      	push	{r3, r4, r5, lr}
 801b9d2:	4d07      	ldr	r5, [pc, #28]	; (801b9f0 <_kill_r+0x20>)
 801b9d4:	2300      	movs	r3, #0
 801b9d6:	4604      	mov	r4, r0
 801b9d8:	4608      	mov	r0, r1
 801b9da:	4611      	mov	r1, r2
 801b9dc:	602b      	str	r3, [r5, #0]
 801b9de:	f7e7 fb7b 	bl	80030d8 <_kill>
 801b9e2:	1c43      	adds	r3, r0, #1
 801b9e4:	d102      	bne.n	801b9ec <_kill_r+0x1c>
 801b9e6:	682b      	ldr	r3, [r5, #0]
 801b9e8:	b103      	cbz	r3, 801b9ec <_kill_r+0x1c>
 801b9ea:	6023      	str	r3, [r4, #0]
 801b9ec:	bd38      	pop	{r3, r4, r5, pc}
 801b9ee:	bf00      	nop
 801b9f0:	2000dc30 	.word	0x2000dc30

0801b9f4 <_getpid_r>:
 801b9f4:	f7e7 bb68 	b.w	80030c8 <_getpid>

0801b9f8 <_fstat_r>:
 801b9f8:	b538      	push	{r3, r4, r5, lr}
 801b9fa:	4d07      	ldr	r5, [pc, #28]	; (801ba18 <_fstat_r+0x20>)
 801b9fc:	2300      	movs	r3, #0
 801b9fe:	4604      	mov	r4, r0
 801ba00:	4608      	mov	r0, r1
 801ba02:	4611      	mov	r1, r2
 801ba04:	602b      	str	r3, [r5, #0]
 801ba06:	f7e7 fbc8 	bl	800319a <_fstat>
 801ba0a:	1c43      	adds	r3, r0, #1
 801ba0c:	d102      	bne.n	801ba14 <_fstat_r+0x1c>
 801ba0e:	682b      	ldr	r3, [r5, #0]
 801ba10:	b103      	cbz	r3, 801ba14 <_fstat_r+0x1c>
 801ba12:	6023      	str	r3, [r4, #0]
 801ba14:	bd38      	pop	{r3, r4, r5, pc}
 801ba16:	bf00      	nop
 801ba18:	2000dc30 	.word	0x2000dc30

0801ba1c <_isatty_r>:
 801ba1c:	b538      	push	{r3, r4, r5, lr}
 801ba1e:	4d06      	ldr	r5, [pc, #24]	; (801ba38 <_isatty_r+0x1c>)
 801ba20:	2300      	movs	r3, #0
 801ba22:	4604      	mov	r4, r0
 801ba24:	4608      	mov	r0, r1
 801ba26:	602b      	str	r3, [r5, #0]
 801ba28:	f7e7 fbc7 	bl	80031ba <_isatty>
 801ba2c:	1c43      	adds	r3, r0, #1
 801ba2e:	d102      	bne.n	801ba36 <_isatty_r+0x1a>
 801ba30:	682b      	ldr	r3, [r5, #0]
 801ba32:	b103      	cbz	r3, 801ba36 <_isatty_r+0x1a>
 801ba34:	6023      	str	r3, [r4, #0]
 801ba36:	bd38      	pop	{r3, r4, r5, pc}
 801ba38:	2000dc30 	.word	0x2000dc30

0801ba3c <_malloc_usable_size_r>:
 801ba3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ba40:	1f18      	subs	r0, r3, #4
 801ba42:	2b00      	cmp	r3, #0
 801ba44:	bfbc      	itt	lt
 801ba46:	580b      	ldrlt	r3, [r1, r0]
 801ba48:	18c0      	addlt	r0, r0, r3
 801ba4a:	4770      	bx	lr

0801ba4c <_init>:
 801ba4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba4e:	bf00      	nop
 801ba50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ba52:	bc08      	pop	{r3}
 801ba54:	469e      	mov	lr, r3
 801ba56:	4770      	bx	lr

0801ba58 <_fini>:
 801ba58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ba5a:	bf00      	nop
 801ba5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ba5e:	bc08      	pop	{r3}
 801ba60:	469e      	mov	lr, r3
 801ba62:	4770      	bx	lr
