VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typ_1_80V_25C}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.800}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 26, 2025}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/rw_en_reg} {CN}
  ENDPT {mem_inst/rw_en_reg} {RN} {DFFRQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {0.524}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.631}
    {=} {Slack Time} {61.760}
  END_SLK_CLC
  SLK 61.760
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.712} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {63.714} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.639} {0.000} {2.099} {} {3.593} {65.353} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.037} {0.000} {2.099} {0.708} {3.631} {65.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {4.013} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {4.019} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.218} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {4.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[32]} {CN}
  ENDPT {mem_inst/registers_en_reg[32]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.162}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.077}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.237}
    {=} {Slack Time} {61.840}
  END_SLK_CLC
  SLK 61.840
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.792} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {63.803} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {66.060} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.017} {0.000} {2.972} {0.501} {4.237} {66.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.933} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.938} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.138} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.018} {0.000} {0.164} {0.389} {65.996} {4.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[33]} {CN}
  ENDPT {mem_inst/registers_en_reg[33]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.162}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.077}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.234}
    {=} {Slack Time} {61.843}
  END_SLK_CLC
  SLK 61.843
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.795} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {63.806} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {66.064} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.013} {0.000} {2.973} {0.501} {4.234} {66.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.930} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.935} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.135} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.017} {0.000} {0.164} {0.389} {65.995} {4.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[35]} {CN}
  ENDPT {mem_inst/registers_en_reg[35]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.185}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.099}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.234}
    {=} {Slack Time} {61.865}
  END_SLK_CLC
  SLK 61.865
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.817} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {63.827} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {66.085} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {2.973} {0.501} {4.234} {66.099} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.909} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.914} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.113} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {4.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[34]} {CN}
  ENDPT {mem_inst/registers_en_reg[34]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.185}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.099}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.234}
    {=} {Slack Time} {61.865}
  END_SLK_CLC
  SLK 61.865
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.817} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {63.827} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {66.085} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {2.973} {0.501} {4.234} {66.099} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.908} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.913} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.113} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {4.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {-0.185}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.097}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.228}
    {=} {Slack Time} {61.869}
  END_SLK_CLC
  SLK 61.869
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {63.821} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {63.832} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {66.089} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.007} {0.000} {2.973} {0.501} {4.228} {66.097} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.904} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.909} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {4.109} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.014} {0.000} {0.164} {0.389} {65.992} {4.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[22]} {CN}
  ENDPT {mem_inst/registers_en_reg[22]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.121}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.035}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.631}
    {=} {Slack Time} {62.404}
  END_SLK_CLC
  SLK 62.404
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.357} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.359} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.639} {0.000} {2.099} {} {3.593} {65.998} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.037} {0.000} {2.099} {0.708} {3.631} {66.035} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.369} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.374} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.573} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {3.590} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.143}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.057}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.631}
    {=} {Slack Time} {62.427}
  END_SLK_CLC
  SLK 62.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.379} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.381} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.639} {0.000} {2.099} {} {3.593} {66.020} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.037} {0.000} {2.099} {0.708} {3.631} {66.057} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.346} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.352} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.551} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {3.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[18]} {CN}
  ENDPT {mem_inst/registers_en_reg[18]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.998}
    {-} {Recovery} {-0.142}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.630}
    {=} {Slack Time} {62.430}
  END_SLK_CLC
  SLK 62.430
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.382} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.955} {64.384} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.639} {0.000} {2.099} {} {3.593} {66.023} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.037} {0.000} {2.099} {0.708} {3.630} {66.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.343} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.559} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.161} {0.398} {65.998} {3.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[16]} {CN}
  ENDPT {mem_inst/registers_en_reg[16]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.998}
    {-} {Recovery} {-0.142}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.630}
    {=} {Slack Time} {62.430}
  END_SLK_CLC
  SLK 62.430
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.382} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.955} {64.384} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.639} {0.000} {2.099} {} {3.593} {66.023} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.037} {0.000} {2.099} {0.708} {3.630} {66.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.343} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.559} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.161} {0.398} {65.998} {3.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[2]} {CN}
  ENDPT {mem_inst/registers_en_reg[2]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.140}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.055}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.566}
    {=} {Slack Time} {62.489}
  END_SLK_CLC
  SLK 62.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.441} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.962} {64.451} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {1.601} {0.000} {2.032} {} {3.563} {66.052} {} {33} {(170.10, 102.93) (171.22, 102.98)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.003} {0.000} {2.032} {0.340} {3.566} {66.055} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.284} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.289} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.489} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.164} {0.389} {65.994} {3.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[1]} {CN}
  ENDPT {mem_inst/registers_en_reg[1]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.140}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.055}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.566}
    {=} {Slack Time} {62.489}
  END_SLK_CLC
  SLK 62.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.441} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.962} {64.451} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {1.601} {0.000} {2.032} {} {3.563} {66.052} {} {33} {(170.10, 102.93) (171.22, 102.98)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.003} {0.000} {2.032} {0.340} {3.566} {66.055} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.284} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.289} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.489} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.017} {0.000} {0.164} {0.389} {65.994} {3.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[26]} {CN}
  ENDPT {mem_inst/registers_en_reg[26]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.987}
    {-} {Recovery} {-0.108}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.016}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.422}
    {=} {Slack Time} {62.593}
  END_SLK_CLC
  SLK 62.593
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.546} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.548} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {65.995} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.020} {0.000} {1.814} {0.615} {3.422} {66.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.180} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.185} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.390} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.156} {0.380} {65.987} {3.394} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[20]} {CN}
  ENDPT {mem_inst/registers_en_reg[20]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.000}
    {-} {Recovery} {-0.110}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.426}
    {=} {Slack Time} {62.604}
  END_SLK_CLC
  SLK 62.604
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.556} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.558} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {66.006} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.024} {0.000} {1.815} {0.615} {3.426} {66.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.169} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.172} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.385} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.162} {0.398} {66.000} {3.396} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[21]} {CN}
  ENDPT {mem_inst/registers_en_reg[21]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.000}
    {-} {Recovery} {-0.110}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.422}
    {=} {Slack Time} {62.608}
  END_SLK_CLC
  SLK 62.608
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.560} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.562} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {66.010} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.020} {0.000} {1.814} {0.615} {3.422} {66.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.165} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.168} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.381} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.162} {0.398} {66.000} {3.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[25]} {CN}
  ENDPT {mem_inst/registers_en_reg[25]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.110}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.031}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.422}
    {=} {Slack Time} {62.609}
  END_SLK_CLC
  SLK 62.609
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.561} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.563} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {66.011} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.020} {0.000} {1.814} {0.615} {3.422} {66.031} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.164} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.167} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.380} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[19]} {CN}
  ENDPT {mem_inst/registers_en_reg[19]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.000}
    {-} {Recovery} {-0.132}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.052}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.426}
    {=} {Slack Time} {62.626}
  END_SLK_CLC
  SLK 62.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.578} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.580} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {66.028} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.024} {0.000} {1.815} {0.615} {3.426} {66.052} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.148} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.150} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.364} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.162} {0.398} {66.000} {3.375} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[17]} {CN}
  ENDPT {mem_inst/registers_en_reg[17]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.000}
    {-} {Recovery} {-0.132}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.052}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.426}
    {=} {Slack Time} {62.626}
  END_SLK_CLC
  SLK 62.626
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.578} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.645} {0.216} {1.954} {64.580} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.448} {0.000} {1.813} {} {3.402} {66.028} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.024} {0.000} {1.815} {0.615} {3.426} {66.052} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.147} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.150} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.363} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.162} {0.398} {66.000} {3.375} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[27]} {CN}
  ENDPT {mem_inst/registers_en_reg[27]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.987}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.011}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.675}
  END_SLK_CLC
  SLK 62.675
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.627} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.635} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.009} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.692} {0.581} {3.337} {66.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.098} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.309} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.156} {0.380} {65.987} {3.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[8]} {CN}
  ENDPT {mem_inst/registers_en_reg[8]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.342}
    {=} {Slack Time} {62.675}
  END_SLK_CLC
  SLK 62.675
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.627} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.635} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.009} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.008} {0.000} {1.691} {0.581} {3.342} {66.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.098} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.309} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.157} {0.380} {65.993} {3.318} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[30]} {CN}
  ENDPT {mem_inst/registers_en_reg[30]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.988}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.012}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.336}
    {=} {Slack Time} {62.676}
  END_SLK_CLC
  SLK 62.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.628} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.636} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.010} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.692} {0.581} {3.336} {66.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.098} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.308} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.156} {0.380} {65.988} {3.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[24]} {CN}
  ENDPT {mem_inst/registers_en_reg[24]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.988}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.012}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.336}
    {=} {Slack Time} {62.676}
  END_SLK_CLC
  SLK 62.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.628} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.636} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.010} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.692} {0.581} {3.336} {66.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.097} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.102} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.308} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.005} {0.000} {0.156} {0.380} {65.988} {3.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[10]} {CN}
  ENDPT {mem_inst/registers_en_reg[10]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.341}
    {=} {Slack Time} {62.676}
  END_SLK_CLC
  SLK 62.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.628} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.636} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.010} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.691} {0.581} {3.341} {66.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.097} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.102} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.307} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.157} {0.380} {65.993} {3.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[9]} {CN}
  ENDPT {mem_inst/registers_en_reg[9]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.017}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.341}
    {=} {Slack Time} {62.677}
  END_SLK_CLC
  SLK 62.677
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.629} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.637} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.011} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.691} {0.581} {3.341} {66.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.096} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.101} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.307} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.157} {0.380} {65.993} {3.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[11]} {CN}
  ENDPT {mem_inst/registers_en_reg[11]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.016}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.679}
  END_SLK_CLC
  SLK 62.679
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.631} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.639} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.013} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.337} {66.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.094} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.099} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.304} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.157} {0.380} {65.992} {3.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[28]} {CN}
  ENDPT {mem_inst/registers_en_reg[28]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.016}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.679}
  END_SLK_CLC
  SLK 62.679
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.632} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.640} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.014} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.337} {66.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.094} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.099} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.304} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.157} {0.380} {65.992} {3.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[31]} {CN}
  ENDPT {mem_inst/registers_en_reg[31]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.106}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.027}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.338}
    {=} {Slack Time} {62.689}
  END_SLK_CLC
  SLK 62.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.641} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.649} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.023} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.692} {0.581} {3.338} {66.027} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.084} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.087} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.300} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[29]} {CN}
  ENDPT {mem_inst/registers_en_reg[29]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.106}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.027}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.338}
    {=} {Slack Time} {62.689}
  END_SLK_CLC
  SLK 62.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.641} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.649} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.023} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.692} {0.581} {3.338} {66.027} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.084} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.087} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.300} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[23]} {CN}
  ENDPT {mem_inst/registers_en_reg[23]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.106}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.026}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.690}
  END_SLK_CLC
  SLK 62.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.642} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.650} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.024} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.337} {66.026} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.083} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.086} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.299} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[5]} {CN}
  ENDPT {mem_inst/registers_en_reg[5]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.988}
    {-} {Recovery} {-0.128}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.036}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.344}
    {=} {Slack Time} {62.692}
  END_SLK_CLC
  SLK 62.692
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.644} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.652} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.026} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.009} {0.000} {1.691} {0.581} {3.344} {66.036} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.081} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.086} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.286} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.163} {0.389} {65.988} {3.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[0]} {CN}
  ENDPT {mem_inst/registers_en_reg[0]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.128}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.037}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.344}
    {=} {Slack Time} {62.693}
  END_SLK_CLC
  SLK 62.693
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.645} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.653} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.027} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.010} {0.000} {1.691} {0.581} {3.344} {66.037} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.080} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.085} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.285} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.011} {0.000} {0.163} {0.389} {65.989} {3.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[6]} {CN}
  ENDPT {mem_inst/registers_en_reg[6]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.985}
    {-} {Recovery} {-0.127}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.033}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.338}
    {=} {Slack Time} {62.695}
  END_SLK_CLC
  SLK 62.695
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.647} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.655} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.029} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.691} {0.581} {3.338} {66.033} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.079} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.084} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.283} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.007} {0.000} {0.163} {0.389} {65.985} {3.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[7]} {CN}
  ENDPT {mem_inst/registers_en_reg[7]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.125}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.039}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.342}
    {=} {Slack Time} {62.696}
  END_SLK_CLC
  SLK 62.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.649} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.657} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.031} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.008} {0.000} {1.691} {0.581} {3.342} {66.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.077} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.082} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.287} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.157} {0.380} {65.993} {3.297} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[4]} {CN}
  ENDPT {mem_inst/registers_en_reg[4]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.128}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.040}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.344}
    {=} {Slack Time} {62.697}
  END_SLK_CLC
  SLK 62.697
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.649} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.657} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.031} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.010} {0.000} {1.691} {0.581} {3.344} {66.040} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.076} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.082} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.200} {0.000} {0.162} {} {65.978} {3.281} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.164} {0.389} {65.993} {3.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[12]} {CN}
  ENDPT {mem_inst/registers_en_reg[12]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.125}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.039}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.701}
  END_SLK_CLC
  SLK 62.701
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.653} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.661} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.035} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.337} {66.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.072} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.077} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.283} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.157} {0.380} {65.993} {3.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[14]} {CN}
  ENDPT {mem_inst/registers_en_reg[14]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.993}
    {-} {Recovery} {-0.125}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.039}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.337}
    {=} {Slack Time} {62.701}
  END_SLK_CLC
  SLK 62.701
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.653} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.661} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.035} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.337} {66.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.072} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.224} {65.778} {3.077} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.206} {0.000} {0.156} {} {65.984} {3.283} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.157} {0.380} {65.993} {3.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[15]} {CN}
  ENDPT {mem_inst/registers_en_reg[15]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.127}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.048}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.338}
    {=} {Slack Time} {62.710}
  END_SLK_CLC
  SLK 62.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.662} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.670} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.044} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.692} {0.581} {3.338} {66.048} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.063} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.066} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.279} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[13]} {CN}
  ENDPT {mem_inst/registers_en_reg[13]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.001}
    {-} {Recovery} {-0.127}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.048}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.338}
    {=} {Slack Time} {62.710}
  END_SLK_CLC
  SLK 62.710
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {64.663} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.008} {0.000} {0.645} {0.216} {1.960} {64.671} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.374} {0.000} {1.692} {} {3.334} {66.045} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.692} {0.581} {3.338} {66.048} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.273}
    {=} {Beginpoint Arrival Time} {65.773}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.224} {65.773} {3.063} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.224} {65.776} {3.066} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.213} {0.000} {0.161} {} {65.989} {3.279} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.162} {0.398} {66.001} {3.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][1]} {C}
  ENDPT {mem_inst/registers_reg[2][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.510}
  END_SLK_CLC
  SLK 120.510
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.462} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.473} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.731} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.235} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.230} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.041} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.219} {0.411} {0.486} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[4][3]} {C}
  ENDPT {mem_inst/registers_reg[4][3]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.512}
  END_SLK_CLC
  SLK 120.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.464} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.475} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.237} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.043} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.512}
  END_SLK_CLC
  SLK 120.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.475} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.237} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.043} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][0]} {C}
  ENDPT {mem_inst/registers_reg[2][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.475} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.237} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.043} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][4]} {C}
  ENDPT {mem_inst/registers_reg[1][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.476} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.238} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.043} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.489} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_FEN_reg[0]} {C}
  ENDPT {mem_inst/Timer_FEN_reg[0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.476} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.238} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.043} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.489} {-120.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CP_reset_reg[2]} {C}
  ENDPT {mem_inst/CP_reset_reg[2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.476} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.733} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.044} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.238} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.233} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.044} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.489} {-120.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_FEN_reg[1]} {C}
  ENDPT {mem_inst/Timer_FEN_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.465} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.476} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.734} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.043} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.238} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.233} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.044} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.489} {-120.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CS_control_reg[1][1]} {C}
  ENDPT {mem_inst/CS_control_reg[1][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.513}
  END_SLK_CLC
  SLK 120.513
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.466} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.476} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.734} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.043} {0.000} {2.972} {0.501} {4.264} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.238} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.233} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.044} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-120.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][1]} {C}
  ENDPT {mem_inst/registers_reg[1][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.264}
    {=} {Slack Time} {120.515}
  END_SLK_CLC
  SLK 120.515
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.467} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.477} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.735} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.043} {0.000} {2.972} {0.501} {4.264} {124.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.239} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.234} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.045} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.020} {0.000} {0.219} {0.411} {0.490} {-120.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CP_reset_reg[1]} {C}
  ENDPT {mem_inst/CP_reset_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.263}
    {=} {Slack Time} {120.516}
  END_SLK_CLC
  SLK 120.516
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.468} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.478} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.736} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.043} {0.000} {2.972} {0.501} {4.263} {124.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.240} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.235} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.046} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.020} {0.000} {0.219} {0.411} {0.490} {-120.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CS_control_reg[1][0]} {C}
  ENDPT {mem_inst/CS_control_reg[1][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Recovery} {0.632}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.262}
    {=} {Slack Time} {120.517}
  END_SLK_CLC
  SLK 120.517
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.452}
    {=} {Beginpoint Arrival Time} {1.952}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.645} {0.216} {1.952} {122.469} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.645} {0.216} {1.963} {122.479} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.258} {0.000} {2.973} {} {4.220} {124.737} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.041} {0.000} {2.972} {0.501} {4.262} {124.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-120.241} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-120.236} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-120.047} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.020} {0.000} {0.219} {0.411} {0.490} {-120.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[5]} {C}
  ENDPT {mem_inst/Data_out_reg[5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.275}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.364}
    {=} {Slack Time} {51.911}
  END_SLK_CLC
  SLK 51.911
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.632} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.636} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.890} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {117.907} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.766} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.767} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.082} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.082} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.322} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.322} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.623} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.623} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.710} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.710} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.174} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.174} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.403} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.403} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.662} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.662} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.137} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.137} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.534} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.535} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.076} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.078} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.383} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {2.637} {0.068} {72.473} {124.385} {} {} {} 
    INST {mem_inst/g24588__2883} {A} {^} {Q} {v} {} {AN22HDX1} {0.375} {0.024} {0.440} {} {72.848} {124.760} {} {1} {(125.72, 83.72) (126.98, 85.54)} 
    NET {} {} {} {} {} {mem_inst/n_964} {} {0.000} {0.000} {0.440} {0.012} {72.848} {124.760} {} {} {} 
    INST {mem_inst/g24341__4319} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.368} {0.000} {0.129} {} {73.217} {125.128} {} {1} {(181.72, 84.28) (183.30, 83.94)} 
    NET {} {} {} {} {} {mem_inst/n_1039} {} {0.000} {0.000} {0.129} {0.021} {73.217} {125.129} {} {} {} 
    INST {mem_inst/g24333__2346} {A} {v} {Q} {^} {} {NA4HDX1} {0.146} {0.000} {0.176} {} {73.364} {125.275} {} {1} {(79.24, 74.76) (79.94, 76.09)} 
    NET {} {} {} {} {} {mem_inst/n_1047} {} {0.000} {0.000} {0.176} {0.006} {73.364} {125.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.636} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-51.631} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-51.437} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.014} {0.000} {0.216} {0.415} {0.489} {-51.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[6]} {C}
  ENDPT {mem_inst/Data_out_reg[6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.275}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.349}
    {=} {Slack Time} {51.927}
  END_SLK_CLC
  SLK 51.927
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.648} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.651} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.906} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {117.922} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.781} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.783} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.098} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.098} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.337} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.337} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.639} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.639} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.725} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.725} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.189} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.189} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.418} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.418} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.677} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.678} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.153} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.153} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.550} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.550} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.091} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.094} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.398} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {2.637} {0.068} {72.473} {124.400} {} {} {} 
    INST {mem_inst/g24591__7410} {A} {^} {Q} {v} {} {AN22HDX1} {0.370} {0.018} {0.441} {} {72.843} {124.770} {} {1} {(126.28, 80.92) (127.54, 79.10)} 
    NET {} {} {} {} {} {mem_inst/n_961} {} {0.000} {0.000} {0.441} {0.013} {72.844} {124.771} {} {} {} 
    INST {mem_inst/g24336__6417} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.364} {0.000} {0.122} {} {73.208} {125.135} {} {1} {(182.84, 75.32) (184.42, 74.98)} 
    NET {} {} {} {} {} {mem_inst/n_1044} {} {0.000} {0.000} {0.122} {0.019} {73.208} {125.135} {} {} {} 
    INST {mem_inst/g24327__4733} {A} {v} {Q} {^} {} {NA4HDX1} {0.140} {0.000} {0.172} {} {73.349} {125.275} {} {1} {(97.72, 74.76) (98.42, 76.09)} 
    NET {} {} {} {} {} {mem_inst/n_1052} {} {0.000} {0.000} {0.172} {0.005} {73.349} {125.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.651} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-51.646} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-51.457} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-51.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[2]} {C}
  ENDPT {mem_inst/Data_out_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.275}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.347}
    {=} {Slack Time} {51.929}
  END_SLK_CLC
  SLK 51.929
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.649} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.653} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.907} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {117.924} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.783} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.784} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.100} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.100} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.339} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.339} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.640} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.641} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.727} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.727} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.191} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.191} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.420} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.420} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.679} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.679} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.154} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.155} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.551} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.552} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.093} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.095} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.400} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {2.637} {0.068} {72.473} {124.402} {} {} {} 
    INST {mem_inst/g24579__7098} {A} {^} {Q} {v} {} {AN22HDX1} {0.368} {0.013} {0.443} {} {72.841} {124.770} {} {1} {(126.28, 74.76) (125.02, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_973} {} {0.000} {0.000} {0.443} {0.013} {72.842} {124.770} {} {} {} 
    INST {mem_inst/g24340__6260} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.366} {0.006} {0.119} {} {73.208} {125.137} {} {1} {(182.84, 71.40) (184.42, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1040} {} {0.000} {0.000} {0.119} {0.017} {73.208} {125.137} {} {} {} 
    INST {mem_inst/g24332__2883} {A} {v} {Q} {^} {} {NA4HDX1} {0.138} {0.000} {0.173} {} {73.347} {125.275} {} {1} {(107.80, 71.96) (108.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1048} {} {0.000} {0.000} {0.173} {0.005} {73.347} {125.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.653} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-51.648} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-51.459} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-51.440} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[7]} {C}
  ENDPT {mem_inst/Data_out_reg[7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.132}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.273}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.322}
    {=} {Slack Time} {51.951}
  END_SLK_CLC
  SLK 51.951
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.672} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.676} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.930} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {117.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.806} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.807} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.122} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.122} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.362} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.362} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.663} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.663} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.750} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.750} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.214} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.214} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.443} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.443} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.702} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.702} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.177} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.177} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.574} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.574} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.116} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.118} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.422} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {2.637} {0.068} {72.474} {124.425} {} {} {} 
    INST {mem_inst/g24593__5477} {A} {^} {Q} {v} {} {AN22HDX1} {0.350} {0.000} {0.438} {} {72.824} {124.775} {} {1} {(133.56, 83.72) (132.30, 85.54)} 
    NET {} {} {} {} {} {mem_inst/n_959} {} {0.000} {0.000} {0.438} {0.012} {72.824} {124.775} {} {} {} 
    INST {mem_inst/g24339__5107} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.364} {0.000} {0.122} {} {73.188} {125.139} {} {1} {(179.48, 89.32) (181.06, 89.67)} 
    NET {} {} {} {} {} {mem_inst/n_1041} {} {0.000} {0.000} {0.122} {0.019} {73.188} {125.139} {} {} {} 
    INST {mem_inst/g24331__9945} {A} {v} {Q} {^} {} {NA4HDX1} {0.134} {0.000} {0.164} {} {73.322} {125.273} {} {1} {(83.72, 89.88) (84.42, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_1049} {} {0.000} {0.000} {0.164} {0.005} {73.322} {125.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.676} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-51.671} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-51.477} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.216} {0.415} {0.485} {-51.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[1]} {C}
  ENDPT {mem_inst/Data_out_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.272}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.301}
    {=} {Slack Time} {51.971}
  END_SLK_CLC
  SLK 51.971
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.692} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.696} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.950} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {117.967} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.826} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.827} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.142} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.142} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.382} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.382} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.683} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.683} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.770} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.770} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.234} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.234} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.463} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.463} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.722} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.722} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.197} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.197} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.594} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.595} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.136} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.138} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.443} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {2.637} {0.068} {72.473} {124.445} {} {} {} 
    INST {mem_inst/g24607__7098} {A} {^} {Q} {v} {} {AN22HDX1} {0.328} {0.000} {0.422} {} {72.801} {124.772} {} {1} {(125.72, 98.84) (126.98, 97.02)} 
    NET {} {} {} {} {} {mem_inst/n_945} {} {0.000} {0.000} {0.422} {0.010} {72.801} {124.772} {} {} {} 
    INST {mem_inst/g24337__5477} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.358} {0.004} {0.125} {} {73.159} {125.130} {} {1} {(161.00, 107.24) (162.58, 107.59)} 
    NET {} {} {} {} {} {mem_inst/n_1043} {} {0.000} {0.000} {0.125} {0.017} {73.159} {125.130} {} {} {} 
    INST {mem_inst/g24329__6161} {A} {v} {Q} {^} {} {NA4HDX1} {0.142} {0.000} {0.170} {} {73.301} {125.272} {} {1} {(85.96, 107.80) (86.66, 106.47)} 
    NET {} {} {} {} {} {mem_inst/n_1051} {} {0.000} {0.000} {0.170} {0.006} {73.301} {125.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.696} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-51.691} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-51.497} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.216} {0.415} {0.485} {-51.486} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[4]} {C}
  ENDPT {mem_inst/Data_out_reg[4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.272}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.256}
    {=} {Slack Time} {52.016}
  END_SLK_CLC
  SLK 52.016
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.737} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.740} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {117.995} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {118.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.871} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.872} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.187} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.187} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.426} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.426} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.728} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.728} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.814} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.814} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.278} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.278} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.507} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.507} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.767} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.767} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.242} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.242} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.639} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.639} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.180} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.183} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.487} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.003} {0.000} {2.637} {0.068} {72.474} {124.490} {} {} {} 
    INST {mem_inst/g24584__4733} {A} {^} {Q} {v} {} {AN22HDX1} {0.294} {0.000} {0.398} {} {72.768} {124.784} {} {1} {(140.28, 74.76) (141.54, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_968} {} {0.000} {0.000} {0.398} {0.007} {72.768} {124.784} {} {} {} 
    INST {mem_inst/g24335__7410} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.347} {0.003} {0.117} {} {73.115} {125.131} {} {1} {(157.64, 71.40) (159.22, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1045} {} {0.000} {0.000} {0.117} {0.017} {73.116} {125.131} {} {} {} 
    INST {mem_inst/g24326__7482} {A} {v} {Q} {^} {} {NA4HDX1} {0.141} {0.000} {0.176} {} {73.256} {125.272} {} {1} {(87.64, 71.96) (88.34, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1053} {} {0.000} {0.000} {0.176} {0.006} {73.256} {125.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.741} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-51.736} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-51.542} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.216} {0.415} {0.485} {-51.531} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[0]} {C}
  ENDPT {mem_inst/Data_out_reg[0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.133}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.272}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.219}
    {=} {Slack Time} {52.053}
  END_SLK_CLC
  SLK 52.053
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.773} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.777} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {118.032} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {118.048} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.907} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.908} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.224} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.224} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.463} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.463} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.765} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.765} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.851} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.851} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.315} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.315} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.544} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.544} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.803} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.803} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.279} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.279} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.676} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.676} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.217} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.219} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.524} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.001} {0.000} {2.637} {0.068} {72.472} {124.525} {} {} {} 
    INST {mem_inst/g24604__1705} {A} {^} {Q} {v} {} {AN22HDX1} {0.269} {0.000} {0.380} {} {72.742} {124.794} {} {1} {(134.12, 98.84) (132.86, 97.02)} 
    NET {} {} {} {} {} {mem_inst/n_948} {} {0.000} {0.000} {0.380} {0.006} {72.742} {124.794} {} {} {} 
    INST {mem_inst/g24338__2398} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.334} {0.004} {0.122} {} {73.075} {125.128} {} {1} {(142.52, 98.28) (144.10, 98.62)} 
    NET {} {} {} {} {} {mem_inst/n_1042} {} {0.000} {0.000} {0.122} {0.013} {73.076} {125.128} {} {} {} 
    INST {mem_inst/g24330__9315} {A} {v} {Q} {^} {} {NA4HDX1} {0.143} {0.000} {0.174} {} {73.219} {125.272} {} {1} {(92.12, 98.84) (92.82, 97.50)} 
    NET {} {} {} {} {} {mem_inst/n_1050} {} {0.000} {0.000} {0.174} {0.006} {73.219} {125.272} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.777} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-51.772} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-51.578} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.216} {0.415} {0.485} {-51.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[3]} {C}
  ENDPT {mem_inst/Data_out_reg[3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.134}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.274}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {73.221}
    {=} {Slack Time} {52.054}
  END_SLK_CLC
  SLK 52.054
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {117.774} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {117.778} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {118.032} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {118.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {118.908} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {118.909} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {119.224} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {119.225} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {119.464} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {119.464} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {119.765} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {119.766} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {119.852} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {119.852} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {120.316} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {120.316} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {120.545} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {120.545} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {120.804} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {120.804} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {121.279} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {121.279} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.397} {0.000} {0.243} {} {69.623} {121.676} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.000} {0.000} {0.243} {0.037} {69.623} {121.677} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {0.541} {0.000} {0.607} {} {70.165} {122.218} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.002} {0.000} {0.607} {0.123} {70.167} {122.220} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {2.304} {0.131} {2.637} {} {72.471} {124.525} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.003} {0.000} {2.637} {0.068} {72.474} {124.527} {} {} {} 
    INST {mem_inst/g24582__5115} {A} {^} {Q} {v} {} {AN22HDX1} {0.277} {0.000} {0.386} {} {72.751} {124.804} {} {1} {(135.24, 74.76) (133.98, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_970} {} {0.000} {0.000} {0.386} {0.006} {72.751} {124.804} {} {} {} 
    INST {mem_inst/g24334__1666} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.327} {0.002} {0.112} {} {73.078} {125.132} {} {1} {(140.28, 71.40) (141.86, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1046} {} {0.000} {0.000} {0.112} {0.011} {73.078} {125.132} {} {} {} 
    INST {mem_inst/g24325__5115} {A} {v} {Q} {^} {} {NA4HDX1} {0.143} {0.000} {0.182} {} {73.221} {125.274} {} {1} {(113.96, 71.96) (114.66, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1054} {} {0.000} {0.000} {0.182} {0.006} {73.221} {125.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-51.778} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-51.773} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-51.584} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.219} {0.411} {0.488} {-51.565} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][1]} {C}
  ENDPT {mem_inst/registers_reg[21][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.110}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.052}
    {=} {Slack Time} {53.058}
  END_SLK_CLC
  SLK 53.058
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.779} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.782} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.037} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.053} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.912} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.914} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.229} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.229} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.468} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.468} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.770} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.770} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.856} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.856} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.320} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.320} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.549} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.549} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.808} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.809} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.284} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.284} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.755} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.756} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.470} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.471} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.822} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.823} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.765} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.003} {0.000} {1.052} {0.084} {71.710} {124.767} {} {} {} 
    INST {mem_inst/g24957__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.086} {} {72.052} {125.110} {} {1} {(157.08, 248.92) (153.02, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_722} {} {0.000} {0.000} {0.086} {0.006} {72.052} {125.110} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.782} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-52.780} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-52.579} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.218} {0.422} {0.484} {-52.574} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][4]} {C}
  ENDPT {mem_inst/registers_reg[17][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.111}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.050}
    {=} {Slack Time} {53.061}
  END_SLK_CLC
  SLK 53.061
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.782} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.786} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.040} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.916} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.917} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.232} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.232} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.472} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.472} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.773} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.773} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.860} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.860} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.324} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.324} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.553} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.553} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.812} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.812} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.287} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.287} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.759} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.759} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.473} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.474} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.826} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.827} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.763} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.003} {0.000} {1.091} {0.087} {71.704} {124.766} {} {} {} 
    INST {mem_inst/g24968__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.345} {0.000} {0.089} {} {72.049} {125.111} {} {1} {(126.28, 239.96) (122.22, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_711} {} {0.000} {0.000} {0.089} {0.007} {72.050} {125.111} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.786} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-52.783} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-52.582} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.218} {0.422} {0.486} {-52.575} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][5]} {C}
  ENDPT {mem_inst/registers_reg[21][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.051}
    {=} {Slack Time} {53.061}
  END_SLK_CLC
  SLK 53.061
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.782} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.786} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.040} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.916} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.917} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.232} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.232} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.472} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.472} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.773} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.773} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.860} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.860} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.324} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.324} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.553} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.553} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.812} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.812} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.287} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.287} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.759} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.759} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.473} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.474} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.826} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.827} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.768} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.004} {0.000} {1.053} {0.084} {71.710} {124.772} {} {} {} 
    INST {mem_inst/g24962__7482} {S} {^} {Q} {v} {} {MU2HDX0} {0.340} {0.000} {0.085} {} {72.051} {125.112} {} {1} {(105.56, 247.24) (109.62, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_717} {} {0.000} {0.000} {0.085} {0.006} {72.051} {125.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.786} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.782} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.581} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.006} {0.000} {0.217} {0.423} {0.486} {-52.575} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][4]} {C}
  ENDPT {mem_inst/registers_reg[21][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.111}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.047}
    {=} {Slack Time} {53.064}
  END_SLK_CLC
  SLK 53.064
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.784} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.788} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.042} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.918} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.919} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.234} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.235} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.474} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.474} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.775} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.776} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.862} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.862} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.326} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.326} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.555} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.555} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.814} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.814} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.289} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.289} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.761} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.761} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.476} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.476} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.828} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.829} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.770} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.003} {0.000} {1.052} {0.084} {71.710} {124.773} {} {} {} 
    INST {mem_inst/g24960__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.338} {0.000} {0.082} {} {72.047} {125.111} {} {1} {(162.68, 248.92) (158.62, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_719} {} {0.000} {0.000} {0.082} {0.006} {72.047} {125.111} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.788} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-52.785} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-52.584} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.218} {0.422} {0.484} {-52.579} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][2]} {C}
  ENDPT {mem_inst/registers_reg[21][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.114}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.050}
    {=} {Slack Time} {53.064}
  END_SLK_CLC
  SLK 53.064
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.785} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.788} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.043} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.919} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.920} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.235} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.235} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.475} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.475} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.776} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.776} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.863} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.863} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.326} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.327} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.556} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.556} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.815} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.815} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.290} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.290} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.761} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.762} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.476} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.477} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.829} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.829} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.771} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.004} {0.000} {1.053} {0.084} {71.710} {124.774} {} {} {} 
    INST {mem_inst/g24958__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.084} {} {72.050} {125.114} {} {1} {(95.48, 248.92) (91.42, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_721} {} {0.000} {0.000} {0.084} {0.006} {72.050} {125.114} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.789} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.784} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.584} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.217} {0.423} {0.488} {-52.576} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][3]} {C}
  ENDPT {mem_inst/registers_reg[17][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.114}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.049}
    {=} {Slack Time} {53.065}
  END_SLK_CLC
  SLK 53.065
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.786} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.790} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.044} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.920} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.921} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.236} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.236} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.476} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.476} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.777} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.777} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.864} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.864} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.328} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.328} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.557} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.557} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.816} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.816} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.291} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.291} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.763} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.763} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.477} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.478} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.830} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.830} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.767} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.772} {} {} {} 
    INST {mem_inst/g24967__2883} {S} {^} {Q} {v} {} {MU2HDX0} {0.343} {0.000} {0.087} {} {72.049} {125.114} {} {1} {(57.96, 248.92) (53.90, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_712} {} {0.000} {0.000} {0.087} {0.006} {72.049} {125.114} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.790} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.786} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.585} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.217} {0.423} {0.489} {-52.576} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][3]} {C}
  ENDPT {mem_inst/registers_reg[21][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.113}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.046}
    {=} {Slack Time} {53.067}
  END_SLK_CLC
  SLK 53.067
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.787} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.791} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.045} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.921} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.922} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.238} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.238} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.477} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.477} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.778} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.779} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.865} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.865} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.329} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.329} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.558} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.558} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.817} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.817} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.292} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.293} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.764} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.764} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.479} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.480} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.831} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.832} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.773} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.003} {0.000} {1.052} {0.084} {71.710} {124.777} {} {} {} 
    INST {mem_inst/g24959__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.081} {} {72.046} {125.113} {} {1} {(122.36, 248.92) (118.30, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_720} {} {0.000} {0.000} {0.081} {0.006} {72.046} {125.113} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.791} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-52.788} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-52.587} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.218} {0.422} {0.486} {-52.581} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][7]} {C}
  ENDPT {mem_inst/registers_reg[21][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.115}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.048}
    {=} {Slack Time} {53.067}
  END_SLK_CLC
  SLK 53.067
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.788} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.792} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.046} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.922} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.923} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.238} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.238} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.478} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.478} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.779} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.779} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.866} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.866} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.330} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.330} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.559} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.559} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.818} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.818} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.293} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.293} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.765} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.765} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.479} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.480} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.832} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.832} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.774} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.004} {0.000} {1.053} {0.084} {71.710} {124.778} {} {} {} 
    INST {mem_inst/g24963__4733} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.082} {} {72.048} {125.115} {} {1} {(86.52, 248.92) (82.46, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_716} {} {0.000} {0.000} {0.082} {0.006} {72.048} {125.115} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.792} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.788} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.587} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.217} {0.423} {0.488} {-52.579} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][0]} {C}
  ENDPT {mem_inst/registers_reg[21][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.113}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.045}
    {=} {Slack Time} {53.068}
  END_SLK_CLC
  SLK 53.068
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.789} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.792} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.047} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.922} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.924} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.239} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.239} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.478} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.478} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.780} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.780} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.866} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.866} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.330} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.330} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.559} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.559} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.818} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.819} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.294} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.294} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.765} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.765} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.480} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.481} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.832} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.833} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.775} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.003} {0.000} {1.052} {0.084} {71.710} {124.778} {} {} {} 
    INST {mem_inst/g24956__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.080} {} {72.045} {125.113} {} {1} {(134.12, 248.92) (130.06, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_723} {} {0.000} {0.000} {0.080} {0.005} {72.045} {125.113} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.792} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-52.790} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-52.589} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.006} {0.000} {0.218} {0.422} {0.486} {-52.582} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][7]} {C}
  ENDPT {mem_inst/registers_reg[17][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.115}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.043}
    {=} {Slack Time} {53.072}
  END_SLK_CLC
  SLK 53.072
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.792} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.796} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.051} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.926} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.927} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.243} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.243} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.482} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.482} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.784} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.784} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.870} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.870} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.334} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.334} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.563} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.563} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.822} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.822} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.298} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.298} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.769} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.769} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.484} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.485} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.836} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.837} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.773} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.778} {} {} {} 
    INST {mem_inst/g24970__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.082} {} {72.043} {125.115} {} {1} {(66.92, 248.92) (62.86, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_709} {} {0.000} {0.000} {0.082} {0.006} {72.043} {125.115} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.796} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.792} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.592} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.217} {0.423} {0.489} {-52.583} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][6]} {C}
  ENDPT {mem_inst/registers_reg[17][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.038}
    {=} {Slack Time} {53.074}
  END_SLK_CLC
  SLK 53.074
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.795} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.798} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.053} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.928} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.930} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.245} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.245} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.484} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.484} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.786} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.786} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.872} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.872} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.336} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.336} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.565} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.565} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.824} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.825} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.300} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.300} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.771} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.772} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.486} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.487} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.838} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.839} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.775} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.780} {} {} {} 
    INST {mem_inst/g24971__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.078} {} {72.038} {125.112} {} {1} {(64.12, 239.96) (60.06, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_708} {} {0.000} {0.000} {0.078} {0.005} {72.038} {125.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.798} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.794} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.594} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.217} {0.423} {0.484} {-52.590} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][0]} {C}
  ENDPT {mem_inst/registers_reg[17][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.117}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.043}
    {=} {Slack Time} {53.074}
  END_SLK_CLC
  SLK 53.074
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.795} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.798} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.053} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.929} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.930} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.245} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.245} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.484} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.484} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.786} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.786} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.872} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.872} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.336} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.336} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.565} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.565} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.825} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.825} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.300} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.300} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.771} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.772} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.486} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.487} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.838} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.839} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.775} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.780} {} {} {} 
    INST {mem_inst/g24964__6161} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.082} {} {72.043} {125.117} {} {1} {(58.52, 247.24) (54.46, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_715} {} {0.000} {0.000} {0.082} {0.006} {72.043} {125.117} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.799} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.794} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.594} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.217} {0.423} {0.490} {-52.584} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][2]} {C}
  ENDPT {mem_inst/registers_reg[17][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.038}
    {=} {Slack Time} {53.074}
  END_SLK_CLC
  SLK 53.074
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.795} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.799} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.053} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.929} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.930} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.245} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.245} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.485} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.485} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.786} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.786} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.873} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.873} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.337} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.337} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.566} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.566} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.825} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.825} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.300} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.300} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.772} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.772} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.486} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.487} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.839} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.839} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.776} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.780} {} {} {} 
    INST {mem_inst/g24966__9945} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.078} {} {72.038} {125.112} {} {1} {(61.88, 238.28) (65.94, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_713} {} {0.000} {0.000} {0.078} {0.005} {72.038} {125.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.799} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.795} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.594} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.217} {0.423} {0.484} {-52.590} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][6]} {C}
  ENDPT {mem_inst/registers_reg[21][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.115}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.040}
    {=} {Slack Time} {53.076}
  END_SLK_CLC
  SLK 53.076
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.796} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.800} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.054} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.930} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.931} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.247} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.247} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.486} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.486} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.787} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.788} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.874} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.874} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.338} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.338} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.567} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.567} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.826} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.826} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.301} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.302} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.773} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.773} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.488} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.489} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.840} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.841} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.942} {0.035} {1.052} {} {71.707} {124.782} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.004} {0.000} {1.052} {0.084} {71.710} {124.786} {} {} {} 
    INST {mem_inst/g24961__5115} {S} {^} {Q} {v} {} {MU2HDX0} {0.329} {0.000} {0.076} {} {72.040} {125.115} {} {1} {(115.64, 248.92) (111.58, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_718} {} {0.000} {0.000} {0.076} {0.005} {72.040} {125.115} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.800} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.796} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.595} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.217} {0.423} {0.487} {-52.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.117}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.041}
    {=} {Slack Time} {53.076}
  END_SLK_CLC
  SLK 53.076
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.797} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.800} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.055} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.931} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.932} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.247} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.247} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.487} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.487} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.788} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.788} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.875} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.875} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.338} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.339} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.568} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.568} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.827} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.827} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.302} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.302} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.773} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.774} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.488} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.489} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.841} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.841} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.778} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.004} {0.000} {1.091} {0.087} {71.706} {124.782} {} {} {} 
    INST {mem_inst/g24965__9315} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {72.041} {125.117} {} {1} {(51.80, 211.40) (47.74, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_714} {} {0.000} {0.000} {0.081} {0.005} {72.041} {125.117} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.801} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.796} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.596} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.217} {0.423} {0.490} {-52.586} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][5]} {C}
  ENDPT {mem_inst/registers_reg[17][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Setup} {0.291}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.119}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.034}
    {=} {Slack Time} {53.085}
  END_SLK_CLC
  SLK 53.085
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.806} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.809} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.064} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.939} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.941} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.256} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.256} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.495} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.495} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.797} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.797} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.883} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.883} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.347} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.347} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.576} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.576} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.835} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.836} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.311} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.311} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.782} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.783} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.497} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.498} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.849} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.850} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {0.937} {0.000} {1.091} {} {71.702} {124.786} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.091} {0.087} {71.706} {124.791} {} {} {} 
    INST {mem_inst/g24969__1666} {S} {^} {Q} {v} {} {MU2HDX0} {0.327} {0.000} {0.074} {} {72.034} {125.119} {} {1} {(52.36, 247.24) (48.30, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_710} {} {0.000} {0.000} {0.074} {0.004} {72.034} {125.119} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.809} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-52.805} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-52.605} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.217} {0.423} {0.490} {-52.595} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][0]} {C}
  ENDPT {mem_inst/registers_reg[24][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.297}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.102}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {72.003}
    {=} {Slack Time} {53.099}
  END_SLK_CLC
  SLK 53.099
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.820} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.823} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.078} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.954} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.955} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.270} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.270} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.509} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.509} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.811} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.811} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.897} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.897} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.361} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.361} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.590} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.590} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.850} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.850} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.325} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.325} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.796} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.797} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.511} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.512} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.864} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.864} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.753} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.657} {124.756} {} {} {} 
    INST {mem_inst/g24980__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.347} {0.000} {0.090} {} {72.003} {125.102} {} {1} {(257.32, 247.24) (253.26, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_699} {} {0.000} {0.000} {0.090} {0.007} {72.003} {125.102} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.824} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.820} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.626} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.402} {0.480} {-52.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][7]} {C}
  ENDPT {mem_inst/registers_reg[24][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.103}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.998}
    {=} {Slack Time} {53.105}
  END_SLK_CLC
  SLK 53.105
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.825} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.829} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.084} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.100} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.959} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.960} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.276} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.276} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.515} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.515} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.817} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.817} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.903} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.903} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.367} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.367} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.596} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.596} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.855} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.855} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.331} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.331} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.802} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.802} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.517} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.518} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.869} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.870} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.759} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.656} {124.761} {} {} {} 
    INST {mem_inst/g24987__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.086} {} {71.998} {125.103} {} {1} {(217.56, 247.24) (213.50, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_692} {} {0.000} {0.000} {0.086} {0.006} {71.998} {125.103} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.829} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.826} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.631} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.402} {0.479} {-52.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][4]} {C}
  ENDPT {mem_inst/registers_reg[24][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.104}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.999}
    {=} {Slack Time} {53.105}
  END_SLK_CLC
  SLK 53.105
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.826} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.829} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.084} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.100} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.959} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.961} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.276} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.276} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.515} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.515} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.817} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.817} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.903} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.903} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.367} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.367} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.596} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.596} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.855} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.856} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.331} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.331} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.802} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.803} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.517} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.518} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.869} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.870} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.759} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.657} {124.761} {} {} {} 
    INST {mem_inst/g24984__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.086} {} {71.999} {125.104} {} {1} {(234.36, 238.28) (230.30, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_695} {} {0.000} {0.000} {0.086} {0.006} {71.999} {125.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.829} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.826} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.632} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.207} {0.402} {0.480} {-52.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][1]} {C}
  ENDPT {mem_inst/registers_reg[24][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.103}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.996}
    {=} {Slack Time} {53.107}
  END_SLK_CLC
  SLK 53.107
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.827} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.831} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.085} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.102} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.961} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.962} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.277} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.278} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.517} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.517} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.818} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.819} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.905} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.905} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.369} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.369} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.598} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.598} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.857} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.857} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.332} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.332} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.804} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.804} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.519} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.519} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.871} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.872} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.761} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.657} {124.763} {} {} {} 
    INST {mem_inst/g24981__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.340} {0.000} {0.084} {} {71.996} {125.103} {} {1} {(242.20, 239.96) (238.14, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_698} {} {0.000} {0.000} {0.084} {0.006} {71.996} {125.103} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.831} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.828} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.633} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.402} {0.479} {-52.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][6]} {C}
  ENDPT {mem_inst/registers_reg[24][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.104}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.997}
    {=} {Slack Time} {53.107}
  END_SLK_CLC
  SLK 53.107
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.828} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.831} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.086} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.102} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.961} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.963} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.278} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.278} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.517} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.517} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.819} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.819} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.905} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.905} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.369} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.369} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.598} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.598} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.857} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.858} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.333} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.333} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.804} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.805} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.519} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.520} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.871} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.872} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.761} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.657} {124.763} {} {} {} 
    INST {mem_inst/g24986__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.997} {125.104} {} {1} {(234.92, 222.04) (230.86, 222.46)} 
    NET {} {} {} {} {} {mem_inst/n_693} {} {0.000} {0.000} {0.086} {0.006} {71.997} {125.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.831} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.828} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.634} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.207} {0.402} {0.480} {-52.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][2]} {C}
  ENDPT {mem_inst/registers_reg[24][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.104}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.991}
    {=} {Slack Time} {53.113}
  END_SLK_CLC
  SLK 53.113
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.834} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.838} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.092} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.108} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.968} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.969} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.284} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.284} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.524} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.524} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.825} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.825} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.912} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.912} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.376} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.376} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.605} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.605} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.864} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.864} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.339} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.339} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.811} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.811} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.525} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.526} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.878} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.878} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.768} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.656} {124.769} {} {} {} 
    INST {mem_inst/g24982__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.080} {} {71.991} {125.104} {} {1} {(211.96, 247.24) (207.90, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_697} {} {0.000} {0.000} {0.080} {0.005} {71.991} {125.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.838} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.835} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.640} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.402} {0.479} {-52.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][5]} {C}
  ENDPT {mem_inst/registers_reg[24][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.481}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.106}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.991}
    {=} {Slack Time} {53.115}
  END_SLK_CLC
  SLK 53.115
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.835} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.839} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.094} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.110} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.969} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.970} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.286} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.286} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.525} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.525} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.827} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.827} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.913} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.913} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.377} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.377} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.606} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.606} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.865} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.865} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.341} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.341} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.812} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.812} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.527} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.528} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.879} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.880} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.769} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.001} {0.000} {1.027} {0.083} {71.656} {124.770} {} {} {} 
    INST {mem_inst/g24985__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {71.991} {125.106} {} {1} {(213.08, 222.04) (209.02, 222.46)} 
    NET {} {} {} {} {} {mem_inst/n_694} {} {0.000} {0.000} {0.081} {0.005} {71.991} {125.106} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.839} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.836} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.641} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.207} {0.402} {0.481} {-52.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][3]} {C}
  ENDPT {mem_inst/registers_reg[24][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.105}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.990}
    {=} {Slack Time} {53.115}
  END_SLK_CLC
  SLK 53.115
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.836} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.839} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.094} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.110} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {119.970} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {119.971} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.286} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.286} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.526} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.526} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.827} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.827} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {120.914} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {120.914} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.377} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.378} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.607} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.607} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.866} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.866} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.341} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.341} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.812} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {122.813} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {0.714} {0.000} {0.730} {} {70.412} {123.527} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.001} {0.000} {0.730} {0.057} {70.413} {123.528} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.352} {0.009} {0.291} {} {70.765} {123.880} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.291} {0.035} {70.765} {123.880} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.889} {0.000} {1.027} {} {71.655} {124.770} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.027} {0.083} {71.657} {124.772} {} {} {} 
    INST {mem_inst/g24983__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.079} {} {71.990} {125.105} {} {1} {(252.84, 247.24) (248.78, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_696} {} {0.000} {0.000} {0.079} {0.005} {71.990} {125.105} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.840} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-52.837} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.642} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.402} {0.480} {-52.635} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][3]} {C}
  ENDPT {mem_inst/registers_reg[7][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.109}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.896}
    {=} {Slack Time} {53.213}
  END_SLK_CLC
  SLK 53.213
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.934} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.938} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.192} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.209} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.068} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.069} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.384} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.385} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.624} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.624} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.925} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.926} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.012} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.012} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.476} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.476} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.705} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.705} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.964} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.964} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.439} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.439} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.911} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.913} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.638} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.639} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.873} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.873} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.764} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.003} {0.000} {1.081} {0.086} {71.554} {124.767} {} {} {} 
    INST {mem_inst/g24847__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.896} {125.109} {} {1} {(231.00, 41.16) (235.06, 40.74)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.000} {0.000} {0.086} {0.006} {71.896} {125.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.938} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.933} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.744} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.014} {0.000} {0.216} {0.410} {0.484} {-52.730} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][1]} {C}
  ENDPT {mem_inst/registers_reg[7][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.116}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.896}
    {=} {Slack Time} {53.220}
  END_SLK_CLC
  SLK 53.220
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.941} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.945} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.199} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.075} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.076} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.391} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.391} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.631} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.631} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.932} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.932} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.019} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.019} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.483} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.483} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.712} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.712} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.971} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.971} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.446} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.446} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.918} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.920} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.645} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.646} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.880} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.880} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.771} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.004} {0.000} {1.081} {0.086} {71.555} {124.775} {} {} {} 
    INST {mem_inst/g24845__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.896} {125.116} {} {1} {(280.28, 33.88) (284.34, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_812} {} {0.000} {0.000} {0.086} {0.006} {71.896} {125.116} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.945} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.940} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.751} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.021} {0.000} {0.216} {0.410} {0.491} {-52.730} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][6]} {C}
  ENDPT {mem_inst/registers_reg[7][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.115}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.894}
    {=} {Slack Time} {53.221}
  END_SLK_CLC
  SLK 53.221
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.942} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.946} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.200} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.216} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.076} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.077} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.392} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.392} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.632} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.632} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.933} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.933} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.020} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.020} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.484} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.484} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.713} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.713} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.972} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.972} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.447} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.447} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.919} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.921} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.645} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.646} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.881} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.881} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.772} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.004} {0.000} {1.081} {0.086} {71.554} {124.776} {} {} {} 
    INST {mem_inst/g24850__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.085} {} {71.894} {125.115} {} {1} {(264.60, 33.88) (268.66, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.000} {0.000} {0.085} {0.006} {71.894} {125.115} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.946} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.941} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.752} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.020} {0.000} {0.216} {0.410} {0.489} {-52.732} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][4]} {C}
  ENDPT {mem_inst/registers_reg[7][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.889}
    {=} {Slack Time} {53.223}
  END_SLK_CLC
  SLK 53.223
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.944} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.948} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.202} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.218} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.078} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.079} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.394} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.394} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.634} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.634} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.935} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.935} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.022} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.022} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.486} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.486} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.715} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.715} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.974} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.974} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.449} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.449} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.921} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.923} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.647} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.648} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.883} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.883} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.774} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.003} {0.000} {1.081} {0.086} {71.554} {124.777} {} {} {} 
    INST {mem_inst/g24848__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {71.889} {125.112} {} {1} {(224.84, 33.88) (220.78, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.000} {0.000} {0.081} {0.005} {71.889} {125.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.948} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.943} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.754} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.216} {0.410} {0.486} {-52.738} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][0]} {C}
  ENDPT {mem_inst/registers_reg[7][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.115}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.888}
    {=} {Slack Time} {53.227}
  END_SLK_CLC
  SLK 53.227
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.947} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.951} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.205} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.081} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.082} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.397} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.398} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.637} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.637} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.938} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.939} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.025} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.025} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.489} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.489} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.718} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.718} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.977} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.977} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.452} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.452} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.924} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.926} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.651} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.652} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.886} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.886} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.777} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.003} {0.000} {1.081} {0.086} {71.554} {124.780} {} {} {} 
    INST {mem_inst/g24844__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.080} {} {71.888} {125.115} {} {1} {(230.44, 51.80) (234.50, 52.22)} 
    NET {} {} {} {} {} {mem_inst/n_813} {} {0.000} {0.000} {0.080} {0.005} {71.888} {125.115} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.951} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.946} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.757} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.216} {0.410} {0.488} {-52.739} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][7]} {C}
  ENDPT {mem_inst/registers_reg[7][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.114}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.887}
    {=} {Slack Time} {53.227}
  END_SLK_CLC
  SLK 53.227
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.947} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.951} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.206} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.222} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.081} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.082} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.398} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.398} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.637} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.637} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.939} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.939} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.025} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.025} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.489} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.489} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.718} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.718} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.977} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.977} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.453} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.453} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.924} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.927} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.651} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.652} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.886} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.886} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.778} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.001} {0.000} {1.081} {0.086} {71.552} {124.779} {} {} {} 
    INST {mem_inst/g24851__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.080} {} {71.887} {125.114} {} {1} {(232.68, 87.64) (228.62, 88.06)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.000} {0.000} {0.080} {0.005} {71.887} {125.114} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.951} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.946} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.757} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.018} {0.000} {0.216} {0.410} {0.487} {-52.740} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][2]} {C}
  ENDPT {mem_inst/registers_reg[7][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.118}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.887}
    {=} {Slack Time} {53.231}
  END_SLK_CLC
  SLK 53.231
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.952} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.956} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.210} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.227} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.086} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.087} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.402} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.402} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.642} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.642} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.943} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.943} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.030} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.030} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.494} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.494} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.723} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.723} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.982} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.982} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.457} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.457} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.929} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.931} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.656} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.657} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.891} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.891} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.782} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.004} {0.000} {1.081} {0.086} {71.555} {124.786} {} {} {} 
    INST {mem_inst/g24846__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.078} {} {71.887} {125.118} {} {1} {(271.88, 33.88) (275.94, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.000} {0.000} {0.078} {0.005} {71.887} {125.118} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.956} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.951} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.762} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.021} {0.000} {0.216} {0.410} {0.491} {-52.741} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][5]} {C}
  ENDPT {mem_inst/registers_reg[7][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.119}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.884}
    {=} {Slack Time} {53.235}
  END_SLK_CLC
  SLK 53.235
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.955} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.959} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.213} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.230} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.089} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.090} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.406} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.406} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.645} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.645} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.946} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.947} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.033} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.033} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.497} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.497} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.726} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.726} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {121.985} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {121.985} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.460} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.460} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.932} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.934} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.659} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.660} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.894} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.894} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.080} {} {71.551} {124.785} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.004} {0.000} {1.081} {0.086} {71.554} {124.789} {} {} {} 
    INST {mem_inst/g24849__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.330} {0.000} {0.076} {} {71.884} {125.119} {} {1} {(269.08, 41.16) (273.14, 40.74)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.000} {0.000} {0.076} {0.005} {71.884} {125.119} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.959} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.954} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.765} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.021} {0.000} {0.216} {0.410} {0.491} {-52.744} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][0]} {C}
  ENDPT {mem_inst/registers_reg[10][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.108}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.855}
    {=} {Slack Time} {53.253}
  END_SLK_CLC
  SLK 53.253
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.974} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.978} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.232} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.108} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.109} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.424} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.424} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.664} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.664} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.965} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.965} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.052} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.052} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.516} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.516} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.745} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.745} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.004} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.004} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.479} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.479} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.951} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.953} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.677} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.678} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.913} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.913} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.760} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.004} {0.000} {1.020} {0.081} {71.511} {124.764} {} {} {} 
    INST {mem_inst/g24878__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.344} {0.000} {0.088} {} {71.854} {125.108} {} {1} {(259.56, 94.92) (263.62, 94.50)} 
    NET {} {} {} {} {} {mem_inst/n_779} {} {0.000} {0.000} {0.088} {0.007} {71.855} {125.108} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.978} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.280} {-52.973} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.193} {0.000} {0.210} {} {0.473} {-52.780} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.211} {0.404} {0.484} {-52.769} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][7]} {C}
  ENDPT {mem_inst/registers_reg[10][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.114}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.858}
    {=} {Slack Time} {53.256}
  END_SLK_CLC
  SLK 53.256
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.977} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.980} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.235} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.111} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.112} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.427} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.427} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.666} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.666} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.968} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.968} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.054} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.054} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.518} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.518} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.747} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.747} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.007} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.007} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.482} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.482} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.953} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.956} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.680} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.681} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.916} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.916} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.762} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.005} {0.000} {1.020} {0.081} {71.511} {124.767} {} {} {} 
    INST {mem_inst/g24811__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.347} {0.000} {0.090} {} {71.858} {125.114} {} {1} {(259.56, 77.00) (255.50, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_846} {} {0.000} {0.000} {0.090} {0.007} {71.858} {125.114} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.981} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.975} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.787} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.020} {0.000} {0.216} {0.410} {0.489} {-52.767} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][6]} {C}
  ENDPT {mem_inst/registers_reg[10][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.113}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.853}
    {=} {Slack Time} {53.260}
  END_SLK_CLC
  SLK 53.260
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.980} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.984} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.238} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.114} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.115} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.430} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.431} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.670} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.670} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.971} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.972} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.058} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.058} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.522} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.522} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.751} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.751} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.010} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.010} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.485} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.485} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.957} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.959} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.684} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.685} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.919} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.919} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.766} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.005} {0.000} {1.020} {0.081} {71.512} {124.771} {} {} {} 
    INST {mem_inst/g24882__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.853} {125.113} {} {1} {(241.64, 60.76) (237.58, 61.18)} 
    NET {} {} {} {} {} {mem_inst/n_775} {} {0.000} {0.000} {0.086} {0.006} {71.853} {125.113} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.984} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.979} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.790} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.018} {0.000} {0.216} {0.410} {0.487} {-52.772} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][5]} {C}
  ENDPT {mem_inst/registers_reg[10][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.114}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.850}
    {=} {Slack Time} {53.264}
  END_SLK_CLC
  SLK 53.264
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.985} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.988} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.243} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.259} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.119} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.120} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.435} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.435} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.674} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.674} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.976} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.976} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.062} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.062} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.526} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.526} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.755} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.755} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.015} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.015} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.490} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.490} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.961} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.964} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.688} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.689} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.924} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.924} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.770} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.005} {0.000} {1.020} {0.081} {71.512} {124.776} {} {} {} 
    INST {mem_inst/g24881__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.338} {0.000} {0.083} {} {71.850} {125.114} {} {1} {(249.48, 60.76) (253.54, 61.18)} 
    NET {} {} {} {} {} {mem_inst/n_776} {} {0.000} {0.000} {0.083} {0.006} {71.850} {125.114} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.989} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.983} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.795} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.216} {0.410} {0.488} {-52.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][1]} {C}
  ENDPT {mem_inst/registers_reg[10][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.294}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.110}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.843}
    {=} {Slack Time} {53.266}
  END_SLK_CLC
  SLK 53.266
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.987} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.991} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.245} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.262} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.121} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.122} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.437} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.437} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.677} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.677} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.978} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.978} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.065} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.065} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.529} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.529} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.758} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.758} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.017} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.017} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.492} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.492} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.964} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.966} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.691} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.692} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.926} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.926} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.773} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.003} {0.000} {1.020} {0.081} {71.510} {124.776} {} {} {} 
    INST {mem_inst/g24876__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.334} {0.000} {0.079} {} {71.843} {125.110} {} {1} {(252.84, 94.92) (256.90, 94.50)} 
    NET {} {} {} {} {} {mem_inst/n_781} {} {0.000} {0.000} {0.079} {0.005} {71.843} {125.110} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.991} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.280} {-52.986} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.193} {0.000} {0.210} {} {0.473} {-52.793} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.211} {0.404} {0.484} {-52.783} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][4]} {C}
  ENDPT {mem_inst/registers_reg[10][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.293}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.112}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.844}
    {=} {Slack Time} {53.268}
  END_SLK_CLC
  SLK 53.268
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.989} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {118.993} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.247} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.263} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.123} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.124} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.439} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.439} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.679} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.679} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.980} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.980} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.067} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.067} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.531} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.531} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.760} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.760} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.019} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.019} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.494} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.494} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.966} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.968} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.692} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.693} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.928} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.928} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.775} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.002} {0.000} {1.020} {0.081} {71.508} {124.776} {} {} {} 
    INST {mem_inst/g24880__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.081} {} {71.844} {125.112} {} {1} {(228.20, 77.00) (232.26, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_777} {} {0.000} {0.000} {0.081} {0.005} {71.844} {125.112} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-52.993} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.988} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.799} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.216} {0.410} {0.485} {-52.783} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][3]} {C}
  ENDPT {mem_inst/registers_reg[10][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.292}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.117}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.840}
    {=} {Slack Time} {53.277}
  END_SLK_CLC
  SLK 53.277
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.997} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {119.001} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.256} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.272} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.131} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.132} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.448} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.448} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.687} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.687} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.989} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.989} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.075} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.075} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.539} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.539} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.768} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.768} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.027} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.027} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.503} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.503} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.974} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.977} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.701} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.702} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.936} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.936} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.783} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.005} {0.000} {1.020} {0.081} {71.512} {124.789} {} {} {} 
    INST {mem_inst/g24879__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.328} {0.000} {0.075} {} {71.840} {125.117} {} {1} {(257.32, 60.76) (261.38, 61.18)} 
    NET {} {} {} {} {} {mem_inst/n_778} {} {0.000} {0.000} {0.075} {0.005} {71.840} {125.117} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-53.001} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.996} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.807} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.216} {0.410} {0.489} {-52.788} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][2]} {C}
  ENDPT {mem_inst/registers_reg[10][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.291}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.117}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.839}
    {=} {Slack Time} {53.278}
  END_SLK_CLC
  SLK 53.278
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {118.999} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {119.002} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.257} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.273} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.133} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.134} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.449} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.449} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.689} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.689} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {120.990} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {120.990} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.077} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.077} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.540} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.541} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.770} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.770} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.029} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.029} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.504} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.504} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {122.975} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.002} {0.000} {0.422} {0.073} {69.700} {122.978} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {0.724} {0.027} {0.742} {} {70.424} {123.702} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.001} {0.000} {0.742} {0.059} {70.425} {123.703} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.234} {0.000} {0.212} {} {70.660} {123.938} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.212} {0.018} {70.660} {123.938} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.847} {0.000} {1.020} {} {71.506} {124.784} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.005} {0.000} {1.020} {0.081} {71.512} {124.790} {} {} {} 
    INST {mem_inst/g24877__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.327} {0.000} {0.074} {} {71.839} {125.117} {} {1} {(259.00, 59.08) (263.06, 58.66)} 
    NET {} {} {} {} {} {mem_inst/n_780} {} {0.000} {0.000} {0.074} {0.004} {71.839} {125.117} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-53.003} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-52.997} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-52.809} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.216} {0.410} {0.489} {-52.789} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[23][3]} {C}
  ENDPT {mem_inst/registers_reg[23][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.298}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.102}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.740}
    {=} {Slack Time} {53.362}
  END_SLK_CLC
  SLK 53.362
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {119.082} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {119.086} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.341} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.357} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.216} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.217} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.533} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.533} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.772} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.772} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {121.074} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {121.074} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.160} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.160} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.624} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.624} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.853} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.853} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.112} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.112} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.588} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.588} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {123.059} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {123.059} {} {} {} 
    INST {mem_inst/g25194__4733} {A} {v} {Q} {^} {} {NO2HDX1} {0.791} {0.000} {0.827} {} {70.489} {123.850} {} {8} {(141.40, 164.36) (141.52, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_486} {} {0.001} {0.000} {0.827} {0.065} {70.490} {123.851} {} {} {} 
    INST {mem_inst/g25173__2398} {AN} {^} {Q} {^} {} {NO2I1HDX1} {0.900} {0.000} {1.012} {} {71.389} {124.751} {} {8} {(219.94, 187.18) (221.62, 187.05)} 
    NET {} {} {} {} {} {mem_inst/n_509} {} {0.002} {0.000} {1.012} {0.081} {71.391} {124.753} {} {} {} 
    INST {mem_inst/g24865__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.349} {0.000} {0.092} {} {71.740} {125.102} {} {1} {(263.48, 247.24) (259.42, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_792} {} {0.000} {0.000} {0.092} {0.007} {71.740} {125.102} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-53.086} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-53.083} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.888} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.402} {0.480} {-52.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[23][1]} {C}
  ENDPT {mem_inst/registers_reg[23][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {125.102}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.734}
    {=} {Slack Time} {53.369}
  END_SLK_CLC
  SLK 53.369
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {0.221}
    {=} {Beginpoint Arrival Time} {65.721}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.336} {65.721} {119.089} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.336} {65.724} {119.093} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.216} {} {65.979} {119.347} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.016} {0.000} {0.218} {0.580} {65.995} {119.364} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {0.859} {0.008} {0.332} {} {66.855} {120.223} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.001} {0.000} {0.331} {0.102} {66.856} {120.224} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.315} {0.000} {0.218} {} {67.171} {120.540} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.218} {0.006} {67.171} {120.540} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.240} {0.000} {0.067} {} {67.411} {120.779} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.067} {0.005} {67.411} {120.779} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.301} {0.000} {0.106} {} {67.712} {121.080} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.106} {0.010} {67.712} {121.081} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.087} {0.000} {0.072} {} {67.799} {121.167} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.072} {0.004} {67.799} {121.167} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.464} {0.000} {0.129} {} {68.262} {121.631} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.129} {0.010} {68.263} {121.631} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.229} {0.000} {0.233} {} {68.492} {121.860} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.233} {0.004} {68.492} {121.860} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.259} {0.000} {0.221} {} {68.751} {122.119} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.221} {0.008} {68.751} {122.119} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.475} {0.000} {0.521} {} {69.226} {122.594} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.521} {0.019} {69.226} {122.594} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.471} {0.000} {0.422} {} {69.697} {123.066} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.000} {0.000} {0.422} {0.073} {69.698} {123.066} {} {} {} 
    INST {mem_inst/g25194__4733} {A} {v} {Q} {^} {} {NO2HDX1} {0.791} {0.000} {0.827} {} {70.489} {123.857} {} {8} {(141.40, 164.36) (141.52, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_486} {} {0.001} {0.000} {0.827} {0.065} {70.490} {123.858} {} {} {} 
    INST {mem_inst/g25173__2398} {AN} {^} {Q} {^} {} {NO2I1HDX1} {0.900} {0.000} {1.012} {} {71.389} {124.758} {} {8} {(219.94, 187.18) (221.62, 187.05)} 
    NET {} {} {} {} {} {mem_inst/n_509} {} {0.002} {0.000} {1.012} {0.081} {71.391} {124.760} {} {} {} 
    INST {mem_inst/g24861__6161} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.087} {} {71.734} {125.102} {} {1} {(248.36, 239.96) (244.30, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_796} {} {0.000} {0.000} {0.087} {0.006} {71.734} {125.102} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-53.093} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-53.090} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-52.895} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.402} {0.479} {-52.890} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

