

================================================================
== Synthesis Summary Report of 'iclarke'
================================================================
+ General Information: 
    * Date:           Tue Feb  1 00:04:12 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        iclarke
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ iclarke  |     -|  0.39|        4|  40.000|         -|        5|     -|        no|     -|  3 (1%)|  337 (~0%)|  345 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| axis_debug  | both          | 32    | 1      | 1      |
| current_out | both          | 64    | 1      | 1      |
| data_in     | both          | 64    | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------------------------+
| Argument    | Direction | Datatype                       |
+-------------+-----------+--------------------------------+
| data_in     | in        | stream<unsigned long long, 0>& |
| current_out | out       | stream<unsigned long long, 0>& |
| axis_debug  | out       | stream<int, 0>&                |
+-------------+-----------+--------------------------------+

* SW-to-HW Mapping
+-------------+--------------+-----------+
| Argument    | HW Interface | HW Type   |
+-------------+--------------+-----------+
| data_in     | data_in      | interface |
| current_out | current_out  | interface |
| axis_debug  | axis_debug   | interface |
+-------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------+-----+--------+------------+-----+--------+---------+
| + iclarke                | 3   |        |            |     |        |         |
|   mul_32s_33ns_63_2_1_U1 | 3   |        | sqrt3Xib   | mul | auto   | 1       |
|   sub_ln26_fu_134_p2     | -   |        | sub_ln26   | sub | fabric | 0       |
|   sub_ln26_1_fu_150_p2   | -   |        | sub_ln26_1 | sub | fabric | 0       |
|   sub_ln26_2_fu_232_p2   | -   |        | sub_ln26_2 | sub | fabric | 0       |
|   add_ln27_fu_176_p2     | -   |        | add_ln27   | sub | tadder | 0       |
|   add_ln27_1_fu_180_p2   | -   |        | add_ln27_1 | add | fabric | 0       |
|   sub_ln27_fu_184_p2     | -   |        | sub_ln27   | sub | tadder | 0       |
|   sub_ln27_1_fu_208_p2   | -   |        | sub_ln27_1 | sub | fabric | 0       |
+--------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------------------+
| Type      | Options                    | Location                               |
+-----------+----------------------------+----------------------------------------+
| interface | mode=axis port=data_in     | iclarke.cpp:13 in iclarke, data_in     |
| interface | mode=axis port=current_out | iclarke.cpp:14 in iclarke, current_out |
| interface | mode=axis port=axis_debug  | iclarke.cpp:15 in iclarke, axis_debug  |
+-----------+----------------------------+----------------------------------------+


