<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/include/core_cm7.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_6315e58901cb214c50afe2209b8d17e3.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm7.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm7_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   - Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">   *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">   ---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"> #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __CORE_CM7_H_GENERIC</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define __CORE_CM7_H_GENERIC</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*  CMSIS CM7 definitions */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a2d071afe48f81677ceacf30467456e3f">   74</a></span>&#160;<span class="preprocessor">#define __CM7_CMSIS_VERSION_MAIN  (0x04U)                                      </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#aeff13b17591f5ace9534759f9dd2fed3">   75</a></span>&#160;<span class="preprocessor">#define __CM7_CMSIS_VERSION_SUB   (0x1EU)                                      </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a01193e5d87d92fd273f2e3197d6e2c39">   76</a></span>&#160;<span class="preprocessor">#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                    __CM7_CMSIS_VERSION_SUB           )        </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a63ea62503c88acab19fcf3d5743009e3">   79</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x07U)                                      </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">  #define __packed</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #define __ASM            _asm                                      </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                    </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">  #error Unknown compiler</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#elif defined(__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cmInstr_8h.html">core_cmInstr.h</a>&quot;</span>                <span class="comment">/* Core Instruction Access */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cmFunc_8h.html">core_cmFunc.h</a>&quot;</span>                 <span class="comment">/* Core Function Access */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cmSimd_8h.html">core_cmSimd.h</a>&quot;</span>                 <span class="comment">/* Compiler specific SIMD Intrinsics */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#ifndef __CORE_CM7_H_DEPENDANT</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a76e250b42b4822b2f4567c644c743764">  223</a></span>&#160;<span class="preprocessor">#define __CORE_CM7_H_DEPENDANT</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">  #ifndef __CM7_REV</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    #define __CM7_REV               0x0000U</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #warning &quot;__CM7_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">  #ifndef __ICACHE_PRESENT</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #define __ICACHE_PRESENT          0U</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    #warning &quot;__ICACHE_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">  #ifndef __DCACHE_PRESENT</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    #define __DCACHE_PRESENT          0U</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #warning &quot;__DCACHE_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">  #ifndef __DTCM_PRESENT</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    #define __DTCM_PRESENT            0U</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    #warning &quot;__DTCM_PRESENT        not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">  284</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">  286</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">  287</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/* following defines should be used for structure members */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define     __OM     volatile            </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  Core Register contain:</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  - Core Register</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  - Core NVIC Register</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  - Core SCB Register</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  - Core SysTick Register</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  - Core Debug Register</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  - Core MPU Register</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  - Core FPU Register</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  {</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">  329</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">_reserved0</a>:16;              </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">  330</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">GE</a>:4;                       </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#ac681f266e20b3b3591b961e13633ae13">  331</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#ac681f266e20b3b3591b961e13633ae13">_reserved1</a>:7;               </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de">  332</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de">Q</a>:1;                        </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">  333</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">V</a>:1;                        </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">  334</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">C</a>:1;                        </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">  335</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">Z</a>:1;                        </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">  336</a></span>&#160;    uint32_t <a class="code" href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">N</a>:1;                        </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  } b;                                   </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">  338</a></span>&#160;  uint32_t <a class="code" href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  342</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  343</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  345</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  346</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  348</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  349</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  351</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  352</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">  354</a></span>&#160;<span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  355</a></span>&#160;<span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  357</a></span>&#160;<span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  358</a></span>&#160;<span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html">  364</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  {</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">  368</a></span>&#160;    uint32_t <a class="code" href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">ISR</a>:9;                      </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">  369</a></span>&#160;    uint32_t <a class="code" href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">_reserved0</a>:23;              </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  } b;                                   </div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">  371</a></span>&#160;  uint32_t <a class="code" href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  375</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  376</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html">  382</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  {</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">  386</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">ISR</a>:9;                      </div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">  387</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">_reserved0</a>:7;               </div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a2d0ec4ccae337c1df5658f8cf4632e76">  388</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a2d0ec4ccae337c1df5658f8cf4632e76">GE</a>:4;                       </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">  389</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">_reserved1</a>:4;               </div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">  390</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">T</a>:1;                        </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328">  391</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328">IT</a>:2;                       </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c">  392</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">  393</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">V</a>:1;                        </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">  394</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">C</a>:1;                        </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">  395</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">Z</a>:1;                        </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">  396</a></span>&#160;    uint32_t <a class="code" href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">N</a>:1;                        </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  } b;                                   </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">  398</a></span>&#160;  uint32_t <a class="code" href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  402</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  403</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  405</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  406</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  408</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  409</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  411</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  412</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">  414</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">  415</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">  417</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6dc177aab488851bb3b98cf4b420141a">  418</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  420</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  421</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">  423</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">  424</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  426</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  427</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html">  433</a></span>&#160;<span class="preprocessor">typedef union</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  {</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">  437</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">nPRIV</a>:1;                    </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">  438</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">SPSEL</a>:1;                    </div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd">  439</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     </div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50">  440</a></span>&#160;    uint32_t <a class="code" href="unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50">_reserved0</a>:29;              </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  } b;                                   </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">  442</a></span>&#160;  uint32_t <a class="code" href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">  446</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">  447</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  449</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  450</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  452</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  453</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structNVIC__Type.html">  468</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a99fe3791941bf69b7c1edf13e0b5383a">  470</a></span>&#160;  __IOM uint32_t ISER[8U];               </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        uint32_t RESERVED0[24U];</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#ad30ec76aa0be02aa9a56ff4bdc401180">  472</a></span>&#160;  __IOM uint32_t ICER[8U];               </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        uint32_t RSERVED1[24U];</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a58a1d427f4f45aa4bba77115ec25a2f9">  474</a></span>&#160;  __IOM uint32_t ISPR[8U];               </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        uint32_t RESERVED2[24U];</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#ae3c409719774e839b092bf3ea73c0545">  476</a></span>&#160;  __IOM uint32_t ICPR[8U];               </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        uint32_t RESERVED3[24U];</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a55efb38ee86027a5e0b92bd40dba46c4">  478</a></span>&#160;  __IOM uint32_t IABR[8U];               </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        uint32_t RESERVED4[56U];</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a9a4341692e45d089a113986a3d344e98">  480</a></span>&#160;  __IOM uint8_t  IP[240U];               </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        uint32_t RESERVED5[644U];</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structNVIC__Type.html#a37de89637466e007171c6b135299bc75">  482</a></span>&#160;  __OM  uint32_t STIR;                   </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">  486</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">  487</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structSCB__Type.html">  502</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46">  504</a></span>&#160;  __IM  uint32_t CPUID;                  </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a0ca18ef984d132c6bf4d9b61cd00f05a">  505</a></span>&#160;  __IOM uint32_t ICSR;                   </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a187a4578e920544ed967f98020fb8170">  506</a></span>&#160;  __IOM uint32_t VTOR;                   </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380">  507</a></span>&#160;  __IOM uint32_t AIRCR;                  </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a3a4840c6fa4d1ee75544f4032c88ec34">  508</a></span>&#160;  __IOM uint32_t <a class="code" href="group__i386__uart.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a>;                    </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a2d6653b0b70faac936046a02809b577f">  509</a></span>&#160;  __IOM uint32_t CCR;                    </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structSCB__Type.html#afdab23abd301033bb318c7b188b377db">  510</a></span>&#160;  __IOM uint8_t  SHPR[12U];              </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a7b5ae9741a99808043394c4743b635c4">  511</a></span>&#160;  __IOM uint32_t SHCSR;                  </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a0cda9e061b42373383418663092ad19a">  512</a></span>&#160;  __IOM uint32_t CFSR;                   </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a14ad254659362b9752c69afe3fd80934">  513</a></span>&#160;  __IOM uint32_t HFSR;                   </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a191579bde0d21ff51d30a714fd887033">  514</a></span>&#160;  __IOM uint32_t DFSR;                   </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a2d03d0b7cec2254f39eb1c46c7445e80">  515</a></span>&#160;  __IOM uint32_t MMFAR;                  </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a3f8e7e58be4e41c88dfa78f54589271c">  516</a></span>&#160;  __IOM uint32_t BFAR;                   </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ab65372404ce64b0f0b35e2709429404e">  517</a></span>&#160;  __IOM uint32_t AFSR;                   </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ab35c6b650d3bb2d11259c0a0285d0d00">  518</a></span>&#160;  __IM  uint32_t ID_PFR[2U];             </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ada1d3119c020983fdc949c2ccd406caa">  519</a></span>&#160;  __IM  uint32_t ID_DFR;                 </div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a9c9a1d805f8e99b9fd3ab4f455b6333a">  520</a></span>&#160;  __IM  uint32_t ID_AFR;                 </div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a781ef24d88610a432e7d5b179d78de47">  521</a></span>&#160;  __IM  uint32_t ID_MFR[4U];             </div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ac729a357cdd968020fdb5c35bdfc4916">  522</a></span>&#160;  __IM  uint32_t ID_ISAR[5U];            </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ad9899f5775251cf5ef0cb0845527afc2">  524</a></span>&#160;  __IM  uint32_t CLIDR;                  </div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structSCB__Type.html#af3fe705fef8762763b6d61dbdf0ccc3d">  525</a></span>&#160;  __IM  uint32_t CTR;                    </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structSCB__Type.html#afd063c9297a1a3b67e6d1d5e179e6a0e">  526</a></span>&#160;  __IM  uint32_t CCSIDR;                 </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ad3884e8b6504ec63c1eaa8742e94df3d">  527</a></span>&#160;  __IOM uint32_t CSSELR;                 </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ac6a860c1b8d8154a1f00d99d23b67764">  528</a></span>&#160;  __IOM uint32_t CPACR;                  </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        uint32_t RESERVED3[93U];</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ad70825dd0869b7ccd07fb2b8680fcdb6">  530</a></span>&#160;  __OM  uint32_t STIR;                   </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        uint32_t RESERVED4[15U];</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a7a1ba0f875c0e97c1673882b1106e66b">  532</a></span>&#160;  __IM  uint32_t MVFR0;                  </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a75d6299150fdcbbcb765e22ff27c432e">  533</a></span>&#160;  __IM  uint32_t MVFR1;                  </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a280ef961518ecee3ed43a86404853c3d">  534</a></span>&#160;  __IM  uint32_t MVFR2;                  </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        uint32_t RESERVED5[1U];</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a573260e7836dbc43707df97dd475a0c8">  536</a></span>&#160;  __OM  uint32_t ICIALLU;                </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        uint32_t RESERVED6[1U];</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a5eca5a3e5aedd89a9655df8f5798e2b0">  538</a></span>&#160;  __OM  uint32_t ICIMVAU;                </div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a4be79491ab1ed14f3b0237ba7e69063c">  539</a></span>&#160;  __OM  uint32_t DCIMVAC;                </div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a22bcfd7e1bffebdbe98cdbc8d77a2f42">  540</a></span>&#160;  __OM  uint32_t DCISW;                  </div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structSCB__Type.html#aae3caeea159ab54859ea11397f942cfa">  541</a></span>&#160;  __OM  uint32_t DCCMVAU;                </div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a042e3622c98de4e908cfda4f70d1f097">  542</a></span>&#160;  __OM  uint32_t DCCMVAC;                </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structSCB__Type.html#ab95cc818be9fa7d25ae516f3fe6b7788">  543</a></span>&#160;  __OM  uint32_t DCCSW;                  </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a4f59813582b53feb5f1afbbad3db2022">  544</a></span>&#160;  __OM  uint32_t DCCIMVAC;               </div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structSCB__Type.html#af50f7a0a9574fe0e24a68bb4eca75140">  545</a></span>&#160;  __OM  uint32_t DCCISW;                 </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        uint32_t RESERVED7[6U];</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="structSCB__Type.html#aba8abbd3db06a07b50f56547501983f9">  547</a></span>&#160;  __IOM uint32_t ITCMCR;                 </div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a2836e932734240076ce91cf4484cdf43">  548</a></span>&#160;  __IOM uint32_t DTCMCR;                 </div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a0d53bcea294422b5b4ecfdcd9cdc1773">  549</a></span>&#160;  __IOM uint32_t AHBPCR;                 </div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a51f9bd107a4e1d46ba647384e5c825b5">  550</a></span>&#160;  __IOM uint32_t CACR;                   </div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a8c9d9eac30594dd061d34cfaacd5e4bb">  551</a></span>&#160;  __IOM uint32_t AHBSCR;                 </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        uint32_t RESERVED8[1U];</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structSCB__Type.html#a35a95c9a21f43a569a7ac212acb4cee7">  553</a></span>&#160;  __IOM uint32_t ABFSR;                  </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  557</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  558</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  560</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">  561</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">  563</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">  564</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  566</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">  567</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  569</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  570</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">  573</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  574</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  576</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  577</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">  579</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  580</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  582</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  583</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  585</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  586</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  588</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">  589</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  591</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  592</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  594</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  595</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  597</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  598</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  600</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  601</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac6a55451ddd38bffcff5a211d29cea78">  604</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga75e395ed74042923e8c93edf50f0996c">  605</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  608</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  609</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  611</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">  612</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  614</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  615</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">  617</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">  618</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  620</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">  621</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">  623</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  624</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  626</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0U                                            </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3006e31968bb9725e7b4ee0784d99f7f">  627</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  630</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">  631</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  633</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  634</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  636</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  637</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a729c850e865d602bbf25852c7d44fe">  640</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Pos                      18U                                           </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7fac248cabee94546aa9530d27217772">  641</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f0f2a0818b2570f3e00b7e79501448">  643</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Pos                      17U                                           </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">  644</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa1896a99252649cfb96139b56ba87d9b">  646</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Pos                      16U                                           </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">  647</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac2d20a250960a432cc74da59d20e2f86">  649</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">  650</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  652</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  653</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  655</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  656</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  658</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">  659</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  661</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  662</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab4615f7deb07386350365b10240a3c83">  664</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  665</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae71949507636fda388ec11d5c2d30b52">  668</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056fb6be590857bbc029bed48b21dd79">  669</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  671</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  672</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga685b4564a8760b4506f14ec4307b7251">  674</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf084424fa1f69bea36a1c44899d83d17">  675</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  677</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">  678</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa22551e24a72b65f1e817f7ab462203b">  680</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga677c23749c4d348f30fb471d1223e783">  681</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  683</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  684</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  686</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga122b4f732732010895e438803a29d3cc">  687</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  689</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  690</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  692</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  693</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8b71cf4c61803752a41c96deb00d26af">  695</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  696</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  698</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  699</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae06f54f5081f01ed3f6824e451ad3656">  701</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab3166103b5a5f7931d0df90949c47dfe">  702</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  704</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  705</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7c856f79a75dcc1d1517b19a67691803">  707</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9147fd4e1b12394ae26eadf900a023a3">  708</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8e4197b295c8560e68e2d71285c7879">  711</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga565807b1a3f31891f1f967d0fa30d03f">  712</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  714</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  715</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga91f41491cec5b5acca3fbc94efbd799e">  717</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad46716159a3808c9e7da22067d6bec98">  718</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  721</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gababd60e94756bb33929d5e6f25d8dba3">  722</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab361e54183a378474cb419ae2a55d6f4">  724</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6560d97ed043bc01152a7247bafa3157">  725</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77993da8de35adea7bda6a4475f036ab">  727</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaac5e289211d0a63fe879a9691cb9e1a9">  728</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga13f502fb5ac673df9c287488c40b0c1d">  731</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  732</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad02d3eaf062ac184c18a7889c9b6de57">  734</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacbb931575c07b324ec793775b7c44d05">  735</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaccf82364c6d0ed7206f1084277b7cc61">  737</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3f7384b8a761704655fd45396a305663">  738</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf28fdce48655f0dcefb383aebf26b050">  740</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga609edf8f50bc49adb51ae28bcecefe1f">  741</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaef4ec28427f9f88ac70a13ae4e541378">  743</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga200bcf918d57443b5e29e8ce552e4bdf">  744</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Level ID Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga384f04641b96d74495e023cca27ed72f">  747</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a2124def29e03f85d8ab6b455f5a174">  748</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad723f01984bb639c77acc9529fa35ea8">  750</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  751</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Type Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab3c7f12bf78e1049eeb477a1d48b144f">  754</a></span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf0303349e35d3777aa3aceae268f1651">  755</a></span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga96ba2dac3d22d7892eabb851c052a286">  757</a></span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga341c1fe0efc63e26a2affebda136da6c">  758</a></span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7692042fbaab5852ca60f6c2d659f724">  760</a></span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  761</a></span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae25b69e6ea66c125f703870adabb0d65">  763</a></span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634bb0b270954a68757c86c517de948b">  764</a></span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5be00464e6789da9619947d67d2a1529">  766</a></span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac62440e20c39b8022279a4a706ef9aa3">  767</a></span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Size ID Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  770</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9089551a75985fa7cf051062ed2d62b9">  771</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  773</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  774</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga379743eea011cede0032ecb7812b51e1">  776</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa77f28cbf94b44c1114a66e05cc43255">  777</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gade432ae0a64858e92fa35c2983fb47a4">  779</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga519ebde5ad64be2098f586bddbc8e898">  780</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  782</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga47d1f01185d7a039334031008386c5a8">  783</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae67f2f83976b819fb3039fc35cfef0fb">  785</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae093c4c635dad43845967512fa87173a">  786</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750388e1509b36d35568a68a7a1e1ff7">  788</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga07b3bdffe4c289b9c19c70cf698499da">  789</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Cache Size Selection Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8c014c9678bc9072f10459a1e14b973c">  792</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa24e3a6d6960acff3d6949e416046cf0">  793</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga70e80783c3bd7b11504c63b052b0c0b9">  795</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  796</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaeb4a916d84d967c1bab8e88800a28984">  799</a></span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  800</a></span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  803</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">  804</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  806</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">  807</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">  810</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">  811</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">  813</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">  814</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">  817</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  818</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">  820</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  821</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="comment">/* Instruction Tightly-Coupled Memory Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga86b58242b8286aba9318e2062d88f341">  824</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3U                                            </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2aca0f00fd91071567dfa596eaa136de">  825</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1094e5655c0e9572ecd562fa4a7d5f21">  827</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RETEN_Pos                2U                                            </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6f7d14ca4c78b7fd64157d9f8110f188">  828</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_ITCMCR_RETEN_Pos)                  </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33901f7f35fe403c82a9641a0d35ae92">  830</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RMW_Pos                  1U                                            </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0e3b9b0855837e95e4b0fc6d36cd604b">  831</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_ITCMCR_RMW_Pos)                    </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">  833</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0U                                            </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4d1c57f26a03910ab0549efecd2a602c">  834</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="comment">/* Data Tightly-Coupled Memory Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">  837</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3U                                            </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga35b381dd367cd1533f5c2b2c88720b72">  838</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8b72fb208ee772734e580911a8e522ce">  840</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RETEN_Pos                2U                                            </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa69bbf5b17808383d88f23a424c1b62e">  841</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_DTCMCR_RETEN_Pos)                   </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11c115ca21511be7e56e997a8bde567a">  843</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RMW_Pos                  1U                                            </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga79b099c3a4365b434aaf55ebbd534420">  844</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_DTCMCR_RMW_Pos)                    </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf3ba6873b9288121146a6432db53540f">  846</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0U                                            </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafd9689d338f30fa434c7629083f29608">  847</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="comment">/* AHBP Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0f5d024d0d233713c33c5ba1a936d8d2">  850</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_SZ_Pos                   1U                                            </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9a22251ee32265508a9aa7bcff3e317a">  851</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_SZ_Msk                  (7UL &lt;&lt; SCB_AHBPCR_SZ_Pos)                     </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1048eb341b71c712a1a8aedf4eedffe0">  853</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_EN_Pos                   0U                                            </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga770da9a88e66adb62645f625b0a095cb">  854</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="comment">/* L1 Cache Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9f1abd30b202418a920255dcd1d87d5f">  857</a></span>&#160;<span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2U                                            </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">  858</a></span>&#160;<span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga76ce5adcbed2d2d8d425214a1e5d0579">  860</a></span>&#160;<span class="preprocessor">#define SCB_CACR_ECCEN_Pos                  1U                                            </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7456a0b93710e8b9fa2b94c946e96c5c">  861</a></span>&#160;<span class="preprocessor">#define SCB_CACR_ECCEN_Msk                 (1UL &lt;&lt; SCB_CACR_ECCEN_Pos)                    </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafda198ad429d0a5c865e75d42afa12a2">  863</a></span>&#160;<span class="preprocessor">#define SCB_CACR_SIWT_Pos                   0U                                            </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga00625442f92069da7604a420bafdbd23">  864</a></span>&#160;<span class="preprocessor">#define SCB_CACR_SIWT_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_CACR_SIWT_Pos*/</span><span class="preprocessor">)                 </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="comment">/* AHBS Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga47f55c7d1b161535caff50e7a35dc734">  867</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb766ac9d99ea8272387b6946e80ce43">  868</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL &lt;&lt; SCB_AHBPCR_INITCOUNT_Pos)           </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabf98193e45e8bcb57caa28e8dc6df199">  870</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_TPRI_Pos                 2U                                            </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5303ca99ab56df4b6cd6298dc0e1c32">  871</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL &lt;&lt; SCB_AHBPCR_TPRI_Pos)               </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfdcfa4029b1249d45a649ff37c04d65">  873</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_CTL_Pos                  0U                                            </span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab2aa81692dfec47f8b69a3f425ca1022">  874</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_CTL_Msk                 (3UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_CTL_Pos*/</span><span class="preprocessor">)                </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Bus Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad89888a5399f2a229270d6dc9a8eaa85">  877</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga91783597f0721644a1ab1919755bb6ee">  878</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Msk             (3UL &lt;&lt; SCB_ABFSR_AXIMTYPE_Pos)                </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2d943581f93e2425e0a22a0d45b9f0a6">  880</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_EPPB_Pos                  4U                                            </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac7bbc98af76d3de2713a0eb0c6c2e613">  881</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_EPPB_Msk                 (1UL &lt;&lt; SCB_ABFSR_EPPB_Pos)                    </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga48c7a6de20e2823c0dc74d78c5ef7992">  883</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIM_Pos                  3U                                            </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac24348e5ec8392f4a076c7ba690aae48">  884</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIM_Msk                 (1UL &lt;&lt; SCB_ABFSR_AXIM_Pos)                    </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5c97d4cc05972dc80963e74eb2332841">  886</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AHBP_Pos                  2U                                            </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfc67aa93bca5ddd4b0f0a47b372383e">  887</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AHBP_Msk                 (1UL &lt;&lt; SCB_ABFSR_AHBP_Pos)                    </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga46e22bfb92f4344807714dfa987b7cf3">  889</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_DTCM_Pos                  1U                                            </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0f48b9b3b5e79c83383ff9506a75f423">  890</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_DTCM_Msk                 (1UL &lt;&lt; SCB_ABFSR_DTCM_Pos)                    </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7c22a977aed73cd51317c25286e81c6">  892</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_ITCM_Pos                  0U                                            </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa8cd31cf3adbe7445c733c0a0a4779da">  893</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_ITCM_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_ABFSR_ITCM_Pos*/</span><span class="preprocessor">)                </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html">  908</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html#a34ec1d771245eb9bd0e3ec9336949762">  911</a></span>&#160;  __IM  uint32_t ICTR;                   </div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html#a13af9b718dde7481f1c0344f00593c23">  912</a></span>&#160;  __IOM uint32_t ACTLR;                  </div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;} <a class="code" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">  916</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7">  917</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga5f888e0ebc18cc2d99976405777c142f">  920</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga46b16a03b408184720134ef42203ac2e">  921</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL &lt;&lt; SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga1bffb5e05053d15cbe42fbe87d225dcb">  923</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga436fc1bd011b15c9585bb3ace5332ce3">  924</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_DISRAMODE_Pos)         </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaa743743f5af93d6ece74a426b355ab70">  926</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gadd12baaeeea3220b03867e4b8a1432aa">  927</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_FPEXCODIS_Pos)         </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaab395870643a0bee78906bb15ca5bd02">  929</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaa9dd2d4a2350499188f438d0aa9fd982">  930</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  932</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  933</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="structSysTick__Type.html">  948</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a875e7afa5c4fd43997fb544a4ac6e37e">  950</a></span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a4780a489256bb9f54d0ba8ed4de191cd">  951</a></span>&#160;  __IOM uint32_t LOAD;                   </div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#a9b5420d17e8e43104ddd4ae5a610af93">  952</a></span>&#160;  __IOM uint32_t VAL;                    </div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="structSysTick__Type.html#afcadb0c6d35b21cdc0018658a13942de">  953</a></span>&#160;  __IM  uint32_t CALIB;                  </div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">  957</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">  958</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">  960</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">  961</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  963</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">  964</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">  966</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  967</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  970</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">  971</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  974</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">  975</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  978</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  979</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">  981</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">  982</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">  984</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">  985</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="structITM__Type.html"> 1000</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  __OM  <span class="keyword">union</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  {</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="structITM__Type.html#ae773bf9f9dac64e6c28b14aa39f74275"> 1004</a></span>&#160;    __OM  uint8_t    u8;                 </div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="structITM__Type.html#a962a970dfd286cad7f8a8577e87d4ad3"> 1005</a></span>&#160;    __OM  uint16_t   u16;                </div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="structITM__Type.html#a5834885903a557674f078f3b71fa8bc8"> 1006</a></span>&#160;    __OM  uint32_t   u32;                </div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  }  PORT [32U];                         </div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        uint32_t RESERVED0[864U];</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="structITM__Type.html#acd03c6858f7b678dab6a6121462e7807"> 1009</a></span>&#160;  __IOM uint32_t TER;                    </div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        uint32_t RESERVED1[15U];</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="structITM__Type.html#ae907229ba50538bf370fbdfd54c099a2"> 1011</a></span>&#160;  __IOM uint32_t TPR;                    </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        uint32_t RESERVED2[15U];</div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="structITM__Type.html#a04b9fbc83759cb818dfa161d39628426"> 1013</a></span>&#160;  __IOM uint32_t <a class="code" href="group__gumstix__dp8390.html#ga380869a8309123a03ff77170b67e112d">TCR</a>;                    </div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        uint32_t RESERVED3[29U];</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="structITM__Type.html#aa9da04891e48d1a2f054de186e9c4c94"> 1015</a></span>&#160;  __OM  uint32_t IWR;                    </div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="structITM__Type.html#a66eb82a070953f09909f39b8e516fb91"> 1016</a></span>&#160;  __IM  uint32_t IRR;                    </div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="structITM__Type.html#ae2ce4d3a54df2fd11a197ccac4406cd0"> 1017</a></span>&#160;  __IOM uint32_t IMCR;                   </div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        uint32_t RESERVED4[43U];</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="structITM__Type.html#a7f9c2a2113a11c7f3e98915f95b669d5"> 1019</a></span>&#160;  __OM  uint32_t LAR;                    </div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="structITM__Type.html#a3861c67933a24dd6632288c4ed0b80c8"> 1020</a></span>&#160;  __IM  uint32_t <a class="code" href="group__i386__uart.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>;                    </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        uint32_t RESERVED5[6U];</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="structITM__Type.html#aad5e11dd4baf6d941bd6c7450f60a158"> 1022</a></span>&#160;  __IM  uint32_t PID4;                   </div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="structITM__Type.html#af9085648bf18f69b5f9d1136d45e1d37"> 1023</a></span>&#160;  __IM  uint32_t PID5;                   </div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="structITM__Type.html#ad34dbe6b1072c77d36281049c8b169f6"> 1024</a></span>&#160;  __IM  uint32_t PID6;                   </div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="structITM__Type.html#a2bcec6803f28f30d5baf5e20e3517d3d"> 1025</a></span>&#160;  __IM  uint32_t PID7;                   </div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="structITM__Type.html#ab4a4cc97ad658e9c46cf17490daffb8a"> 1026</a></span>&#160;  __IM  uint32_t PID0;                   </div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="structITM__Type.html#a89ea1d805a668d6589b22d8e678eb6a4"> 1027</a></span>&#160;  __IM  uint32_t PID1;                   </div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="structITM__Type.html#a8471c4d77b7107cf580587509da69f38"> 1028</a></span>&#160;  __IM  uint32_t PID2;                   </div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="structITM__Type.html#af317d5e2d946d70e6fb67c02b92cc8a3"> 1029</a></span>&#160;  __IM  uint32_t PID3;                   </div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="structITM__Type.html#a30bb2b166b1723867da4a708935677ba"> 1030</a></span>&#160;  __IM  uint32_t CID0;                   </div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="structITM__Type.html#ac40df2c3a6cef02f90b4e82c8204756f"> 1031</a></span>&#160;  __IM  uint32_t CID1;                   </div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structITM__Type.html#a8000b92e4e528ae7ac4cb8b8d9f6757d"> 1032</a></span>&#160;  __IM  uint32_t CID2;                   </div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="structITM__Type.html#a43451f43f514108d9eaed5b017f8d921"> 1033</a></span>&#160;  __IM  uint32_t CID3;                   </div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;} <a class="code" href="structITM__Type.html">ITM_Type</a>;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8"> 1037</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b"> 1038</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1041</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1042</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaca0281de867f33114aac0636f7ce65d3"> 1044</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16U                                            </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga60c20bd9649d1da5a2be8e656ba19a60"> 1045</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1047</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067"> 1048</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gad7bc9ee1732032c6e0de035f0978e473"> 1050</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8U                                            </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a723f71bfb0204c264d8dbe8cc7ae52"> 1051</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5"> 1053</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a"> 1054</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1056</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1057</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e"> 1059</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb"> 1060</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1"> 1062</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1063</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1065</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1066</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga04d3f842ad48f6a9127b4cecc963e1d7"> 1069</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0U                                            </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga67b969f8f04ed15886727788f0e2ffd7"> 1070</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga259edfd1d2e877a62e06d7a240df97f4"> 1073</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0U                                            </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3dbc3e15f5bde2669cd8121a1fe419b9"> 1074</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga08de02bf32caf48aaa29f7c68ff5d755"> 1077</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0U                                            </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga8838bd3dd04c1a6be97cd946364a3fd2"> 1078</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gabfae3e570edc8759597311ed6dfb478e"> 1081</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1082</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1084</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1085</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1087</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1088</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="structDWT__Type.html"> 1103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="structDWT__Type.html#add790c53410023b3b581919bb681fe2a"> 1105</a></span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a102eaa529d9098242851cb57c52b42d9"> 1106</a></span>&#160;  __IOM uint32_t CYCCNT;                 </div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a2c08096c82abe245c0fa97badc458154"> 1107</a></span>&#160;  __IOM uint32_t CPICNT;                 </div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a9fe20c16c5167ca61486caf6832686d1"> 1108</a></span>&#160;  __IOM uint32_t EXCCNT;                 </div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a416a54e2084ce66e5ca74f152a5ecc70"> 1109</a></span>&#160;  __IOM uint32_t SLEEPCNT;               </div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="structDWT__Type.html#acc05d89bdb1b4fe2fa499920ec02d0b1"> 1110</a></span>&#160;  __IOM uint32_t LSUCNT;                 </div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a1cfc48384ebd8fd8fb7e5d955aae6c97"> 1111</a></span>&#160;  __IOM uint32_t FOLDCNT;                </div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a6353ca1d1ad9bc1be05d3b5632960113"> 1112</a></span>&#160;  __IM  uint32_t PCSR;                   </div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a61c2965af5bc0643f9af65620b0e67c9"> 1113</a></span>&#160;  __IOM uint32_t COMP0;                  </div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a821eb5e71f340ec077efc064cfc567db"> 1114</a></span>&#160;  __IOM uint32_t MASK0;                  </div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a579ae082f58a0317b7ef029b20f52889"> 1115</a></span>&#160;  __IOM uint32_t FUNCTION0;              </div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a38714af6b7fa7c64d68f5e1efbe7a931"> 1117</a></span>&#160;  __IOM uint32_t COMP1;                  </div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="structDWT__Type.html#aabf94936c9340e62fed836dcfb152405"> 1118</a></span>&#160;  __IOM uint32_t MASK1;                  </div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a8dfcf25675f9606aa305c46e85182e4e"> 1119</a></span>&#160;  __IOM uint32_t FUNCTION1;              </div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        uint32_t RESERVED1[1U];</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a5ae6dde39989f27bae90afc2347deb46"> 1121</a></span>&#160;  __IOM uint32_t COMP2;                  </div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a00ac4d830dfe0070a656cda9baed170f"> 1122</a></span>&#160;  __IOM uint32_t MASK2;                  </div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="structDWT__Type.html#ab1b60d6600c38abae515bab8e86a188f"> 1123</a></span>&#160;  __IOM uint32_t FUNCTION2;              </div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        uint32_t RESERVED2[1U];</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a85eb73d1848ac3f82d39d6c3e8910847"> 1125</a></span>&#160;  __IOM uint32_t COMP3;                  </div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a2a509d8505c37a3b64f6b24993df5f3f"> 1126</a></span>&#160;  __IOM uint32_t MASK3;                  </div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a52d4ff278fae6f9216c63b74ce328841"> 1127</a></span>&#160;  __IOM uint32_t FUNCTION3;              </div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;        uint32_t RESERVED3[981U];</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a4b8037802a3b25e367f0977d86f754ad"> 1129</a></span>&#160;  __OM  uint32_t LAR;                    </div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="structDWT__Type.html#a4281befcc19ee69afdd50801cb1c9bcf"> 1130</a></span>&#160;  __IM  uint32_t <a class="code" href="group__i386__uart.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>;                    </div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1134</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1135</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1137</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1138</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0"> 1140</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e"> 1141</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522"> 1143</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143"> 1144</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048"> 1146</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1147</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1149</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2"> 1150</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1152</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f"> 1153</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1155</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1156</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1158</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9"> 1159</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1161</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58"> 1162</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1164</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f"> 1165</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1167</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1168</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9"> 1170</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1171</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284"> 1173</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1174</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1176</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331"> 1177</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25"> 1179</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1180</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69"> 1182</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1183</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10"> 1185</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1186</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1189</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1190</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d"> 1193</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9"> 1194</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1197</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828"> 1198</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d"> 1201</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615"> 1202</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1205</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1206</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Mask Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf798ae34e2b9280ea64f4d9920cd2e7d"> 1209</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0U                                         </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gadd798deb0f1312feab4fb05dcddc229b"> 1210</a></span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1213</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac"> 1214</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c"> 1216</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdbf5a8c367befe8661a4f6945c83445"> 1217</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9854cd8bf16f7dce0fb196a8029b018e"> 1219</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb"> 1220</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1222</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76"> 1223</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga89d7c48858b4d4de96cdadfac91856a1"> 1225</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga64bd419260c3337cacf93607d1ad27ac"> 1226</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga106f3672cd4be7c7c846e20497ebe5a6"> 1228</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e"> 1229</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4b65d79ca37ae8010b4a726312413efd"> 1231</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         </span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25"> 1232</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga41d5b332216baa8d29561260a1b85659"> 1234</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad46dd5aba29f2e28d4d3f50b1d291f41"> 1235</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5797b556edde2bbaa4d33dcdb1a891bb"> 1237</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0U                                         </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga3b2cda708755ecf5f921d08b25d774d1"> 1238</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="structTPI__Type.html"> 1253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;{</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a7b72598e20066133e505bb781690dc22"> 1255</a></span>&#160;  __IOM uint32_t SSPSR;                  </div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a8826aa84e5806053395a742d38d59d0f"> 1256</a></span>&#160;  __IOM uint32_t CSPSR;                  </div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        uint32_t RESERVED0[2U];</div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3"> 1258</a></span>&#160;  __IOM uint32_t ACPR;                   </div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        uint32_t RESERVED1[55U];</div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a12f79d4e3ddc69893ba8bff890d04cc5"> 1260</a></span>&#160;  __IOM uint32_t SPPR;                   </div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        uint32_t RESERVED2[131U];</div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a6c47a0b4c7ffc66093ef993d36bb441c"> 1262</a></span>&#160;  __IM  uint32_t FFSR;                   </div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a3f68b6e73561b4849ebf953a894df8d2"> 1263</a></span>&#160;  __IOM uint32_t FFCR;                   </div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ad6901bfd8a0089ca7e8a20475cf494a8"> 1264</a></span>&#160;  __IM  uint32_t FSCR;                   </div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;        uint32_t RESERVED3[759U];</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a4d4cd2357f72333a82a1313228287bbd"> 1266</a></span>&#160;  __IM  uint32_t TRIGGER;                </div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aa4d7b5cf39dff9f53bf7f69bc287a814"> 1267</a></span>&#160;  __IM  uint32_t FIFO0;                  </div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ab358319b969d3fed0f89bbe33e9f1652"> 1268</a></span>&#160;  __IM  uint32_t ITATBCTR2;              </div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;        uint32_t RESERVED4[1U];</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aaa573b2e073e76e93c51ecec79c616d0"> 1270</a></span>&#160;  __IM  uint32_t ITATBCTR0;              </div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a061372fcd72f1eea871e2d9c1be849bc"> 1271</a></span>&#160;  __IM  uint32_t FIFO1;                  </div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="structTPI__Type.html#aaa4c823c10f115f7517c82ef86a5a68d"> 1272</a></span>&#160;  __IOM uint32_t ITCTRL;                 </div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        uint32_t RESERVED5[39U];</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="structTPI__Type.html#af8b7d15fa5252b733dd4b11fa1b5730a"> 1274</a></span>&#160;  __IOM uint32_t CLAIMSET;               </div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="structTPI__Type.html#a0e10e292cb019a832b03ddd055b2f6ac"> 1275</a></span>&#160;  __IOM uint32_t CLAIMCLR;               </div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;        uint32_t RESERVED7[8U];</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="structTPI__Type.html#abc0ecda8a5446bc754080276bad77514"> 1277</a></span>&#160;  __IM  uint32_t DEVID;                  </div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="structTPI__Type.html#ad98855854a719bbea33061e71529a472"> 1278</a></span>&#160;  __IM  uint32_t DEVTYPE;                </div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1282</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4fcacd27208419929921aec8457a8c13"> 1283</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858"> 1286</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1287</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1290</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1291</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1293</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1294</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2"> 1296</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1297</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf"> 1299</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824"> 1300</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1303</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd"> 1304</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64"> 1306</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1307</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5517fa2ced64efbbd413720329c50b99"> 1310</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga814227af2b2665a0687bb49345e21110"> 1311</a></span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1314</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1315</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1317</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1318</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1320</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1321</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1323</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad2536b3a935361c68453cd068640af92"> 1324</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1326</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16U                                         </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1327</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1329</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8U                                         </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1330</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga48783ce3c695d8c06b1352a526110a87"> 1332</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0U                                         </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaf924f7d1662f3f6c1da12052390cb118"> 1333</a></span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga6959f73d7db4a87ae9ad9cfc99844526"> 1336</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1859502749709a2e5ead9a2599d998db"> 1337</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1340</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1341</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1343</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacba2edfc0499828019550141356b0dcb"> 1344</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1346</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1347</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaab31238152b5691af633a7475eaf1f06"> 1349</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab554305459953b80554fdb1908b73291"> 1350</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1828c228f3940005f48fb8dd88ada35b"> 1352</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16U                                         </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gae54512f926ebc00f2e056232aa21d335"> 1353</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1355</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8U                                         </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3347f42828920dfe56e3130ad319a9e6"> 1356</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga2188671488417a52abb075bcd4d73440"> 1358</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0U                                         </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1359</a></span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab1eb6866c65f02fa9c83696b49b0f346"> 1362</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaee320b3c60f9575aa96a8742c4ff9356"> 1363</a></span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa847adb71a1bc811d2e3190528f495f0"> 1366</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad6f87550b468ad0920d5f405bfd3f017"> 1367</a></span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4"> 1370</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1371</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c"> 1373</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1374</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1376</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97"> 1377</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1379</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6U                                         </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1380</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab382b1296b5efd057be606eb8f768df8"> 1382</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5U                                         </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab67830557d2d10be882284275025a2d3"> 1383</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga80ecae7fec479e80e583f545996868ed"> 1385</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gabed454418d2140043cd65ec899abd97f"> 1386</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd"> 1389</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4U                                         </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88"> 1390</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a"> 1392</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0U                                         </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1393</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  __IM  uint32_t TYPE;                   </div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  __IOM uint32_t CTRL;                   </div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  __IOM uint32_t RNR;                    </div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  __IOM uint32_t RBAR;                   </div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  __IOM uint32_t RASR;                   </div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  __IOM uint32_t RBAR_A1;                </div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  __IOM uint32_t RASR_A1;                </div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  __IOM uint32_t RBAR_A2;                </div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  __IOM uint32_t RASR_A2;                </div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  __IOM uint32_t RBAR_A3;                </div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  __IOM uint32_t RASR_A3;                </div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;} MPU_Type;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5U                                            </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;{</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        uint32_t RESERVED0[1U];</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  __IOM uint32_t FPCCR;                  </div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  __IOM uint32_t FPCAR;                  </div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  __IOM uint32_t FPDSCR;                 </div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  __IM  uint32_t MVFR0;                  </div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  __IM  uint32_t MVFR1;                  </div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  __IM  uint32_t MVFR2;                  </div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;} FPU_Type;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/* Floating-Point Context Control Register Definitions */</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Context Address Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 1 Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 2 Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html"> 1614</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;{</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#ad63554e4650da91a8e79929cbb63db66"> 1616</a></span>&#160;  __IOM uint32_t DHCSR;                  </div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#af907cf64577eaf927dac6787df6dd98b"> 1617</a></span>&#160;  __OM  uint32_t DCRSR;                  </div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#aab3cc92ef07bc1f04b3a3aa6db2c2d55"> 1618</a></span>&#160;  __IOM uint32_t DCRDR;                  </div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html#aeb3126abc4c258a858f21f356c0df6ee"> 1619</a></span>&#160;  __IOM uint32_t DEMCR;                  </div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842"> 1623</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1624</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753"> 1626</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922"> 1627</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730"> 1629</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1630</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1632</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1633</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb"> 1635</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1636</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1638</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1639</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d"> 1641</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1642</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1644</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1645</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1647</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1648</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1650</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1651</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1653</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1654</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1656</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1657</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1660</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1661</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1663</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1664</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6ff2102b98f86540224819a1b767ba39"> 1667</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e99652c1df93b441257389f49407834"> 1668</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga341020a3b7450416d72544eaf8e57a64"> 1670</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6384cbe8045051186d13ef9cdeace95"> 1671</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1673</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1674</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1676</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga68ec55930269fab78e733dcfa32392f8"> 1677</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga802829678f6871863ae9ecf60a10425c"> 1679</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1680</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a"> 1682</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1683</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga22079a6e436f23b90308be97e19cf07e"> 1685</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1686</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1688</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1689</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1691</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa38b947d77672c48bba1280c0a642e19"> 1692</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1694</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1695</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1697</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1698</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga444454f7c7748e76cd76c3809c887c41"> 1700</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad420a9b60620584faaca6289e83d3a87"> 1701</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1703</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1704</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1722</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    ((value &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1730</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    ((value &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1743</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1744</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1745</a></span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1746</a></span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1747</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646"> 1748</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1749</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1750</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1752</a></span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1753</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1754</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1755</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1756</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1757</a></span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1758</a></span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1759</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1U)</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1U)</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">  Core Function Interface contains:</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">  - Core NVIC Functions</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">  - Core SysTick Functions</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">  - Core Debug Functions</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">  - Core Register Access Functions</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga77cfbb35a9d8027e392034321bed6904"> 1807</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;{</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  uint32_t reg_value;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  reg_value  =  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  reg_value  =  (reg_value                                   |</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;}</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga394f7ce2ca826c0da26284d17ac6524d"> 1826</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;{</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;}</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921"> 1837</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;{</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;}</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71"> 1848</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;{</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;}</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8"> 1861</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;{</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;}</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f"> 1872</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;{</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;}</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8"> 1883</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;{</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;}</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga47a0f52794068d076c9147aa3cb8d8a6"> 1896</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;{</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9"> 1909</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;{</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &lt; 0)</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  {</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  }</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]                = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  }</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;}</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4"> 1931</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code" href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;{</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &lt; 0)</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  {</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code" href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]                &gt;&gt; (8U - <a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  }</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;}</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac"> 1956</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;{</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">return</span> (</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;         );</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;}</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96"> 1983</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;{</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;}</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c"> 2001</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;{</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  __DSB();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;                           (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;                            <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  __DSB();                                                          <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  {</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    __NOP();</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  }</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;}</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756"> 2035</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;{</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  uint32_t mvfr0;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  mvfr0 = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;MVFR0;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="keywordflow">if</span>        ((mvfr0 &amp; 0x00000FF0UL) == 0x220UL)</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  {</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keywordflow">return</span> 2UL;           <span class="comment">/* Double + Single precision FPU */</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  }</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; 0x00000FF0UL) == 0x020UL)</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  {</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="keywordflow">return</span> 1UL;           <span class="comment">/* Single precision FPU */</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  }</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <span class="keywordflow">return</span> 0UL;           <span class="comment">/* No FPU */</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  }</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;}</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">/* ##########################  Cache functions  #################################### */</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* Cache Size ID Register Macros */</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define CCSIDR_WAYS(x)         (((x) &amp; SCB_CCSIDR_ASSOCIATIVITY_Msk) &gt;&gt; SCB_CCSIDR_ASSOCIATIVITY_Pos)</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define CCSIDR_SETS(x)         (((x) &amp; SCB_CCSIDR_NUMSETS_Msk      ) &gt;&gt; SCB_CCSIDR_NUMSETS_Pos      )</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68"> 2076</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">SCB_EnableICache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;{</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">  #if (__ICACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    __DSB();</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    __ISB();</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* enable I-Cache */</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;    __DSB();</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    __ISB();</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;}</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#gaba757390852f95b3ac2d8638c717d8d8"> 2093</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#gaba757390852f95b3ac2d8638c717d8d8">SCB_DisableICache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;{</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">  #if (__ICACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    __DSB();</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    __ISB();</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">/* disable I-Cache */</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">/* invalidate I-Cache */</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    __DSB();</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;    __ISB();</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;}</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga50d373a785edd782c5de5a3b55e30ff3"> 2110</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga50d373a785edd782c5de5a3b55e30ff3">SCB_InvalidateICache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;{</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">  #if (__ICACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    __DSB();</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    __ISB();</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    __DSB();</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    __ISB();</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;}</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga63aa640d9006021a796a5dcf9c7180b6"> 2126</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga63aa640d9006021a796a5dcf9c7180b6">SCB_EnableDCache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;{</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    uint32_t ccsidr;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    uint32_t sets;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    uint32_t ways;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0U &lt;&lt; 1U) | 0U;          <span class="comment">/* Level 1 data cache */</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    __DSB();</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;                                            <span class="comment">/* invalidate D-Cache */</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;          __schedule_barrier();</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;      } <span class="keywordflow">while</span> (ways--);</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    } <span class="keywordflow">while</span>(sets--);</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    __DSB();</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* enable D-Cache */</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    __DSB();</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    __ISB();</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;}</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga6468170f90d270caab8116e7a4f0b5fe"> 2164</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga6468170f90d270caab8116e7a4f0b5fe">SCB_DisableDCache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;{</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    uint32_t ccsidr;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    uint32_t sets;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    uint32_t ways;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0U &lt;&lt; 1U) | 0U;          <span class="comment">/* Level 1 data cache */</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    __DSB();</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">/* disable D-Cache */</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;                       ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;          __schedule_barrier();</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;      } <span class="keywordflow">while</span> (ways--);</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    } <span class="keywordflow">while</span>(sets--);</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    __DSB();</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    __ISB();</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;}</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#gace2d30db08887d0bdb818b8a785a5ce6"> 2201</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#gace2d30db08887d0bdb818b8a785a5ce6">SCB_InvalidateDCache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;{</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    uint32_t ccsidr;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    uint32_t sets;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    uint32_t ways;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0U &lt;&lt; 1U) | 0U;          <span class="comment">/* Level 1 data cache */</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    __DSB();</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;                                            <span class="comment">/* invalidate D-Cache */</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a>) |</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a>)  );</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;          __schedule_barrier();</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      } <span class="keywordflow">while</span> (ways--);</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    } <span class="keywordflow">while</span>(sets--);</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    __DSB();</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    __ISB();</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;}</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga55583e3065c6eabca204b8b89b121c4c"> 2236</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga55583e3065c6eabca204b8b89b121c4c">SCB_CleanDCache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;{</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    uint32_t ccsidr;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    uint32_t sets;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    uint32_t ways;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0U &lt;&lt; 1U) | 0U;          <span class="comment">/* Level 1 data cache */</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    __DSB();</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;                                            <span class="comment">/* clean D-Cache */</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a>) |</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;                      ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a>)  );</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;          __schedule_barrier();</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;      } <span class="keywordflow">while</span> (ways--);</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;    } <span class="keywordflow">while</span>(sets--);</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    __DSB();</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    __ISB();</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;}</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c"> 2271</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">SCB_CleanInvalidateDCache</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;{</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    uint32_t ccsidr;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;    uint32_t sets;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    uint32_t ways;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0U &lt;&lt; 1U) | 0U;          <span class="comment">/* Level 1 data cache */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    __DSB();</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    ccsidr = <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                            <span class="comment">/* clean &amp; invalidate D-Cache */</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;    sets = (uint32_t)(CCSIDR_SETS(ccsidr));</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;        <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = (((sets &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a>) |</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;                       ((ways &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a>) &amp; <a class="code" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a>)  );</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">        #if defined ( __CC_ARM )</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;          __schedule_barrier();</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">        #endif</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      } <span class="keywordflow">while</span> (ways--);</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    } <span class="keywordflow">while</span>(sets--);</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    __DSB();</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    __ISB();</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;}</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga503ef7ef58c0773defd15a82f6336c09"> 2308</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga503ef7ef58c0773defd15a82f6336c09">SCB_InvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;{</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;     int32_t op_size = dsize;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    uint32_t op_addr = (uint32_t)addr;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;     int32_t linesize = 32U;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    __DSB();</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;      op_addr += linesize;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;      op_size -= linesize;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    }</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    __DSB();</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    __ISB();</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;}</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga696fadbf7b9cc71dad42fab61873a40d"> 2335</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga696fadbf7b9cc71dad42fab61873a40d">SCB_CleanDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;{</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;     int32_t op_size = dsize;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    uint32_t op_addr = (uint32_t) addr;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;     int32_t linesize = 32U;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    __DSB();</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;      op_addr += linesize;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;      op_size -= linesize;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    }</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    __DSB();</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    __ISB();</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;}</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__CacheFunctions.html#ga630131b2572eaa16b569ed364dfc895e"> 2362</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__CacheFunctions.html#ga630131b2572eaa16b569ed364dfc895e">SCB_CleanInvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;{</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">  #if (__DCACHE_PRESENT == 1U)</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;     int32_t op_size = dsize;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    uint32_t op_addr = (uint32_t) addr;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;     int32_t linesize = 32U;                <span class="comment">/* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    __DSB();</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="keywordflow">while</span> (op_size &gt; 0) {</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;      <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;      op_addr += linesize;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;      op_size -= linesize;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    }</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    __DSB();</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    __ISB();</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;}</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0U)</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78"> 2408</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;{</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  {</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  }</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code" href="group__SAMV71Q21__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;}</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2439</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e"> 2450</a></span>&#160;<span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;{</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="keywordflow">if</span> (((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;      ((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  {</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;    {</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;      __NOP();</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    }</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  }</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;}</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 2471</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;{</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  {</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    ch = <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  }</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;}</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 2491</a></span>&#160;__STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;{</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  {</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  }</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  {</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  }</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;}</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="ttc" id="unionxPSR__Type_html_add7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="unionxPSR__Type.html#add7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm7.h:392</div></div>
<div class="ttc" id="unionAPSR__Type_html_adcb98a5b9c93b0cb69cdb7af5638f32e"><div class="ttname"><a href="unionAPSR__Type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm7.h:330</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1983</div></div>
<div class="ttc" id="unionIPSR__Type_html_a4adca999d3a0bc1ae682d73ea7cfa879"><div class="ttname"><a href="unionIPSR__Type.html#a4adca999d3a0bc1ae682d73ea7cfa879">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm7.h:371</div></div>
<div class="ttc" id="group__SAMV71Q21__cmsis_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__SAMV71Q21__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> same70j19.h:68</div></div>
<div class="ttc" id="group__gumstix__dp8390_html_ga380869a8309123a03ff77170b67e112d"><div class="ttname"><a href="group__gumstix__dp8390.html#ga380869a8309123a03ff77170b67e112d">TCR</a></div><div class="ttdeci">#define TCR</div><div class="ttdoc">tx configuration reg</div><div class="ttdef"><b>Definition:</b> wd80x3.h:99</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga8374e67655ac524284c9bb59eb2efa23"><div class="ttname"><a href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">SCB_DCCSW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:811</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaf1b0bea5ab77d4ad7d5c21e77ca463ad"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">SCB_DCCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:821</div></div>
<div class="ttc" id="unionxPSR__Type_html_a40213a6b5620410cac83b0d89564609d"><div class="ttname"><a href="unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm7.h:394</div></div>
<div class="ttc" id="core__cmFunc_8h_html"><div class="ttname"><a href="core__cmFunc_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File.</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga50d373a785edd782c5de5a3b55e30ff3"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga50d373a785edd782c5de5a3b55e30ff3">SCB_InvalidateICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateICache(void)</div><div class="ttdoc">Invalidate I-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2110</div></div>
<div class="ttc" id="group__CMSIS__Core__FpuFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__FpuFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2035</div></div>
<div class="ttc" id="group__CMSIS__core__DebugFunctions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2491</div></div>
<div class="ttc" id="unionxPSR__Type_html_a3200966922a194d84425e2807a7f1328"><div class="ttname"><a href="unionxPSR__Type.html#a3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> core_cm7.h:391</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga6468170f90d270caab8116e7a4f0b5fe"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga6468170f90d270caab8116e7a4f0b5fe">SCB_DisableDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_DisableDCache(void)</div><div class="ttdoc">Disable D-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2164</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:608</div></div>
<div class="ttc" id="structNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:468</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:644</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:961</div></div>
<div class="ttc" id="structSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:502</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1756</div></div>
<div class="ttc" id="structDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1103</div></div>
<div class="ttc" id="unionCONTROL__Type_html_a6b642cca3d96da660b1198c133ca2a1f"><div class="ttname"><a href="unionCONTROL__Type.html#a6b642cca3d96da660b1198c133ca2a1f">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm7.h:442</div></div>
<div class="ttc" id="core__cmInstr_8h_html"><div class="ttname"><a href="core__cmInstr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File.</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga696fadbf7b9cc71dad42fab61873a40d"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga696fadbf7b9cc71dad42fab61873a40d">SCB_CleanDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Clean by address.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2335</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaf2269bbe0bc7705e1da8f5ee0f581054"><div class="ttname"><a href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">SCB_DCCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:818</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1956</div></div>
<div class="ttc" id="group__CMSIS__core__DebugFunctions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2439</div></div>
<div class="ttc" id="unionAPSR__Type_html_ac681f266e20b3b3591b961e13633ae13"><div class="ttname"><a href="unionAPSR__Type.html#ac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm7.h:331</div></div>
<div class="ttc" id="group__i386__uart_html_ga1d51b965f892c1c63477e98cf45d2ee1"><div class="ttname"><a href="group__i386__uart.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a></div><div class="ttdeci">#define SCR</div><div class="ttdoc">Scratch register.</div><div class="ttdef"><b>Definition:</b> uart.h:94</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1909</div></div>
<div class="ttc" id="unionCONTROL__Type_html_af8c314273a1e4970a5671bd7f8184f50"><div class="ttname"><a href="unionCONTROL__Type.html#af8c314273a1e4970a5671bd7f8184f50">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm7.h:440</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaa90bd0b36679219d6a2144eba6eb96cd"><div class="ttname"><a href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">SCB_DCCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:817</div></div>
<div class="ttc" id="unionIPSR__Type_html_ad2eb0a06de4f03f58874a727716aa9aa"><div class="ttname"><a href="unionIPSR__Type.html#ad2eb0a06de4f03f58874a727716aa9aa">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm7.h:369</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga63aa640d9006021a796a5dcf9c7180b6"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga63aa640d9006021a796a5dcf9c7180b6">SCB_EnableDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_EnableDCache(void)</div><div class="ttdoc">Enable D-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2126</div></div>
<div class="ttc" id="unionxPSR__Type_html_af438e0f407357e914a70b5bd4d6a97c5"><div class="ttname"><a href="unionxPSR__Type.html#af438e0f407357e914a70b5bd4d6a97c5">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm7.h:387</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_gaba757390852f95b3ac2d8638c717d8d8"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#gaba757390852f95b3ac2d8638c717d8d8">SCB_DisableICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_DisableICache(void)</div><div class="ttdoc">Disable I-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2093</div></div>
<div class="ttc" id="group__CMSIS__core__DebugFunctions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga630131b2572eaa16b569ed364dfc895e"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga630131b2572eaa16b569ed364dfc895e">SCB_CleanInvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Clean and Invalidate by address.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2362</div></div>
<div class="ttc" id="unionAPSR__Type_html_afbce95646fd514c10aa85ec0a33db728"><div class="ttname"><a href="unionAPSR__Type.html#afbce95646fd514c10aa85ec0a33db728">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_cm7.h:329</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_gaf9e7c6c8e16ada1f95e5bf5a03505b68"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">SCB_EnableICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_EnableICache(void)</div><div class="ttdoc">Enable I-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2076</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_gace2d30db08887d0bdb818b8a785a5ce6"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#gace2d30db08887d0bdb818b8a785a5ce6">SCB_InvalidateDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateDCache(void)</div><div class="ttdoc">Invalidate D-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2201</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:964</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1753</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1848</div></div>
<div class="ttc" id="unionxPSR__Type_html_a3e9120dcf1a829fc8d2302b4d0673970"><div class="ttname"><a href="unionxPSR__Type.html#a3e9120dcf1a829fc8d2302b4d0673970">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm7.h:386</div></div>
<div class="ttc" id="unionxPSR__Type_html_a1e5d9801013d5146f2e02d9b7b3da562"><div class="ttname"><a href="unionxPSR__Type.html#a1e5d9801013d5146f2e02d9b7b3da562">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm7.h:395</div></div>
<div class="ttc" id="structSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:948</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gae93985adc38a127bc8dc909ac58e8fea"><div class="ttname"><a href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">SCB_DCCSW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:813</div></div>
<div class="ttc" id="structCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1614</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gabfe6096a36807e0b7e1d09a06ef1d750"><div class="ttname"><a href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">SCB_DCISW_WAY_Msk</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:804</div></div>
<div class="ttc" id="core__cmSimd_8h_html"><div class="ttname"><a href="core__cmSimd_8h.html">core_cmSimd.h</a></div><div class="ttdoc">CMSIS Cortex-M SIMD Header File.</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2001</div></div>
<div class="ttc" id="unionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:325</div></div>
<div class="ttc" id="unionAPSR__Type_html_a8004d224aacb78ca37774c35f9156e7e"><div class="ttname"><a href="unionAPSR__Type.html#a8004d224aacb78ca37774c35f9156e7e">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm7.h:333</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1837</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:609</div></div>
<div class="ttc" id="unionxPSR__Type_html_a2db9a52f6d42809627d1a7a607c5dbc5"><div class="ttname"><a href="unionxPSR__Type.html#a2db9a52f6d42809627d1a7a607c5dbc5">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm7.h:396</div></div>
<div class="ttc" id="group__SAME70J19__cmsis_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__SAME70J19__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> same70j19.h:276</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1861</div></div>
<div class="ttc" id="unionxPSR__Type_html_af14df16ea0690070c45b95f2116b7a0a"><div class="ttname"><a href="unionxPSR__Type.html#af14df16ea0690070c45b95f2116b7a0a">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_cm7.h:393</div></div>
<div class="ttc" id="unionAPSR__Type_html_a86e2c5b891ecef1ab55b1edac0da79a6"><div class="ttname"><a href="unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_cm7.h:334</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga1b741def9e3b2ca97dc9ea49b8ce505c"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">SCB_CleanInvalidateDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanInvalidateDCache(void)</div><div class="ttdoc">Clean &amp; Invalidate D-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2271</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1754</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga669e16d98c8ea0e66afb04641971d98c"><div class="ttname"><a href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">SCB_DCCSW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCCSW_SET_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:814</div></div>
<div class="ttc" id="unionAPSR__Type_html_a3b04d58738b66a28ff13f23d8b0ba7e5"><div class="ttname"><a href="unionAPSR__Type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_cm7.h:335</div></div>
<div class="ttc" id="unionCONTROL__Type_html_a8cc085fea1c50a8bd9adea63931ee8e2"><div class="ttname"><a href="unionCONTROL__Type.html#a8cc085fea1c50a8bd9adea63931ee8e2">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_cm7.h:438</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:618</div></div>
<div class="ttc" id="unionxPSR__Type_html_a2d0ec4ccae337c1df5658f8cf4632e76"><div class="ttname"><a href="unionxPSR__Type.html#a2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> core_cm7.h:388</div></div>
<div class="ttc" id="group__CMSIS__Core__SysTickFunctions_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2408</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaa6a2a5e1707c9ef277e67dacd4e247fd"><div class="ttname"><a href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">SCB_DCISW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCISW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:803</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaea6bd5b7d1c47c7db06afdecc6e49281"><div class="ttname"><a href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">SCB_DCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCISW_SET_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:806</div></div>
<div class="ttc" id="unionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:433</div></div>
<div class="ttc" id="structTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1253</div></div>
<div class="ttc" id="group__CMSIS__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1755</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:971</div></div>
<div class="ttc" id="structSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:908</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1872</div></div>
<div class="ttc" id="unionxPSR__Type_html_a790056bb6f20ea16cecc784b0dd19ad6"><div class="ttname"><a href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">xPSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_cm7.h:389</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1883</div></div>
<div class="ttc" id="unionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:364</div></div>
<div class="ttc" id="group__CMSIS__core__DebugFunctions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2471</div></div>
<div class="ttc" id="unionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:382</div></div>
<div class="ttc" id="unionxPSR__Type_html_a7eed9fe24ae8d354cd76ae1c1110a658"><div class="ttname"><a href="unionxPSR__Type.html#a7eed9fe24ae8d354cd76ae1c1110a658">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_cm7.h:390</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1931</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga6cac2d69791e13af276d8306c796925f"><div class="ttname"><a href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">SCB_DCCSW_WAY_Pos</a></div><div class="ttdeci">#define SCB_DCCSW_WAY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:810</div></div>
<div class="ttc" id="unionCONTROL__Type_html_ac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="unionCONTROL__Type.html#ac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> core_cm7.h:439</div></div>
<div class="ttc" id="group__CMSIS__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:967</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga55583e3065c6eabca204b8b89b121c4c"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga55583e3065c6eabca204b8b89b121c4c">SCB_CleanDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanDCache(void)</div><div class="ttdoc">Clean D-Cache.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2236</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga525f1bb9849e89b3eafbd53dcd51e296"><div class="ttname"><a href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">SCB_DCCISW_SET_Pos</a></div><div class="ttdeci">#define SCB_DCCISW_SET_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:820</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:647</div></div>
<div class="ttc" id="group__SAME70J19__cmsis_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group__SAME70J19__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="unionCONTROL__Type_html_a35c1732cf153b7b5c4bd321cf1de9605"><div class="ttname"><a href="unionCONTROL__Type.html#a35c1732cf153b7b5c4bd321cf1de9605">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> core_cm7.h:437</div></div>
<div class="ttc" id="unionAPSR__Type_html_a22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="unionAPSR__Type.html#a22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> core_cm7.h:332</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gab08fbef94f7d068a7c0217e074c697f9"><div class="ttname"><a href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">SCB_DCISW_SET_Msk</a></div><div class="ttdeci">#define SCB_DCISW_SET_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:807</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1896</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1807</div></div>
<div class="ttc" id="group__SAME70J19__cmsis_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__SAME70J19__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> same70j19.h:57</div></div>
<div class="ttc" id="unionxPSR__Type_html_a1a47176768f45f79076c4f5b1b534bc2"><div class="ttname"><a href="unionxPSR__Type.html#a1a47176768f45f79076c4f5b1b534bc2">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm7.h:398</div></div>
<div class="ttc" id="group__CMSIS__Core__NVICFunctions_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1826</div></div>
<div class="ttc" id="group__CMSIS__ITM_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1066</div></div>
<div class="ttc" id="unionAPSR__Type_html_a7e7bbba9b00b0bb3283dc07f1abe37e0"><div class="ttname"><a href="unionAPSR__Type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_cm7.h:336</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm7.h:621</div></div>
<div class="ttc" id="unionAPSR__Type_html_ae4c2ef8c9430d7b7bef5cbfbbaed3a94"><div class="ttname"><a href="unionAPSR__Type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> core_cm7.h:338</div></div>
<div class="ttc" id="group__CMSIS__Core__CacheFunctions_html_ga503ef7ef58c0773defd15a82f6336c09"><div class="ttname"><a href="group__CMSIS__Core__CacheFunctions.html#ga503ef7ef58c0773defd15a82f6336c09">SCB_InvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdoc">D-Cache Invalidate by address.</div><div class="ttdef"><b>Definition:</b> core_cm7.h:2308</div></div>
<div class="ttc" id="structITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> core_cm7.h:1000</div></div>
<div class="ttc" id="group__i386__uart_html_gad51d51aee21f6cc77d4955221aee3dcb"><div class="ttname"><a href="group__i386__uart.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a></div><div class="ttdeci">#define LSR</div><div class="ttdoc">Line Status Register.</div><div class="ttdef"><b>Definition:</b> uart.h:92</div></div>
<div class="ttc" id="unionIPSR__Type_html_ab46e5f1b2f4d17cfb9aca4fffcbb2fa5"><div class="ttname"><a href="unionIPSR__Type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_cm7.h:368</div></div>
<div class="ttc" id="group__CMSIS__SCB_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm7.h:617</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
