module top_module (
    input clk,
    input x,
    output z
); 
    wire X1,X2,X3;
    wire Q1,Q2,Q3;
    
    xor x1(X1,Q1,x);
    and x2(X2,(~Q2),x);
    or  x3(X3,x,(~Q3));
    nor  x4(z,Q1,Q2,Q3);
    always@(posedge clk)begin
        Q1<=X1;
        Q2<=X2;
        Q3<=X3;
                        end

endmodule
