{"arnumber": "1028410", "details": {"title": "Elimination of bipolar induced drain breakdown and single transistor latch in submicron PD SOI MOSFET", "volume": "51", "keywords": [{"type": "IEEE Keywords", "kwd": ["Electric breakdown", "MOSFET circuits", "Silicon on insulator technology", "Latches", "Silicon germanium", "Germanium silicon alloys", "Very large scale integration", "CMOS integrated circuits", "Immune system", "Integrated circuit reliability"]}, {"type": "INSPEC: Controlled Indexing", "kwd": ["electric breakdown", "silicon-on-insulator", "MOSFET", "Ge-Si alloys", "semiconductor device reliability"]}, {"type": "INSPEC: Non-Controlled Indexing", "kwd": ["VLSI applications", "single transistor latch", "submicron PD SOI MOSFET", "bipolar induced drain breakdown elimination", "delta-doped p/sup +/ region", "floating body effect impact minimisation", "drain breakdown voltage", "breakdown voltage improvement", "reliability improvement", "CMOS reliability"]}], "issue": "3", "link": "http://ieeexplore.ieee.org/servlet/opac?punumber=24", "authors": [{"affiliation": "Dept. of Electr. Eng., Indian Inst. of Technol., New Delhi, India", "bio": {"p": ["M. Jagadesh Kumar was born in Mamidala, Nalgonda District, Andhra Pradesh. He obtained his M.S. and Ph.D. in electrical engineering from the Indian Institute of Technology, Madras. From 1991\u20131994 he did his post-doctoral research in the Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada. He is an Associate Professor in the Department of Electrical Engineering, Indian Institute of Technology, Delhi. Dr. Kumar has published about 25 papers in international journals in the area of VLSI device modeling, simulation, and fabrication. His teaching has been rated as \u201coutstanding\u201d several times by the Faculty Appraisal Committee of IIT Delhi. He is a Senior Member of IEEE and is a Fellow of the Institution of Electronics and Telecommunication Engineers."]}, "name": "M.J. Kumar"}, {"bio": {"p": ["Vikram Verma obtained his B.E. (1997) in electronics engineering from Delhi College of Engineering, New Delhi, and his M.S. (1999) in electrical engineering from Indian Institute of Technology, Delhi. He is working at Texas Instruments (India) Ltd., Bangalore, India."]}, "name": "V. Verma"}], "publisher": "IEEE", "doi": "10.1109/TR.2002.801851", "abstract": "For the first time, we report the combined application of a SiGe source and a delta-doped p/sup +/ region in a PD SOI MOSFET to minimize the impact of floating body effect on both the drain breakdown voltage and the single transistor latch. Our results demonstrate that the proposed SOI structure exhibits as large as 200% improvement in the breakdown voltage and is completely immune to single transistor latch when compared to the conventional SOI MOSFET thus improving the reliability of these structures in VLSI applications."}, "references": [{"title": "Scalable PD/SOI CMOS with floating bodies", "context": [{"text": "\nCross-section of the proposed SOI MOSFET\n\n\n\nMOSFET have been projected to be very useful in low power as well as high-performance VLSI CMOS digital IC applications [1].", "sec": "sec1", "part": "1"}], "order": "1", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "An insightful analysis of the floating-body (FB) effect on off-state current (I/sub off/) in PD/SOI MOSFETs is done based on simulations calibrated to a published scaled SOI CMOS technology (Chau et al., 1997). In contrast to the conclusion drawn by Chau, the simulations reveal that proven, easily integrated processes for enhancing carrier recombination in the source/drain junction region, in conjunction with the normal elevated chip temperature of operation, can effectively suppress the FB-indu...", "documentLink": "/document/728897", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=728897", "pdfSize": "125KB"}, "id": "ref1", "text": "J. G. Fossum, M. M. Palella, S. Krishnan, \"Scalable PD/SOI CMOS with floating bodies\", <em>IEEE Electron Device Letters</em>, vol. 19, pp. 414-416, Nov. 1998.", "refType": "biblio"}, {"title": "\n            Parasitic bipolar gain reduction and the optimization of 0.25\n            ", "context": [{"text": " However, the floating body in PD SOI MOSFET causes a strong bipolar action leading to an extremely high subthreshold slope, reduced drain breakdown voltage [2] and single transistor latch [3] leading to a degradation in the reliability of these devices.", "sec": "sec1", "part": "1"}], "order": "2", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "An in-depth analysis of the role of parasitic bipolar gain reduction in 0.25-/spl mu/m partially depleted SOI MOSFETs is presented, considering both dc characteristics as well as circuit operation. The effect of channel doping, silicide proximity, and germanium implantation on the lateral bipolar gain are characterized for optimal performance and manufacturability. Channel doping has the expected impact on bipolar gain. Silicide proximity is shown also to have a large impact. Germanium implantat...", "documentLink": "/document/796297", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=796297", "pdfSize": "333KB"}, "id": "ref2", "text": "K. R. Mistry, J. W. Sleight, G. Grula, \"\n            Parasitic bipolar gain reduction and the optimization of 0.25\n            \n              \\$mu\\$\n            \n            m partially depleted SOI MOSFET's\n          \", <em>IEEE Trans. Electron Devices</em>, vol. 46, pp. 2201-2209, Nov. 1999.", "refType": "biblio"}, {"title": "LDD design trade-offs for single transistor latch-up and hot-carrier degradation control in accumulation mode FD SOI MOSFET's", "context": [{"text": " However, the floating body in PD SOI MOSFET causes a strong bipolar action leading to an extremely high subthreshold slope, reduced drain breakdown voltage [2] and single transistor latch [3] leading to a degradation in the reliability of these devices.", "sec": "sec1", "part": "1"}, {"text": "An important problem which is peculiar to the SOI MOSFET is the \u201csingle transistor latch\u201d [3].", "sec": "sec3c", "part": "1"}], "order": "3", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "An experimental study has been conducted of the design tradeoffs of fully-depleted (FD) accumulation mode Silicon-on-Insulator (SOI) MOSFET's with regard to hot carrier reliability, single transistor latch-up and device performance. Three drain designs were considered, using Large-Tilt-Angle Implantation (LATID) for the LDD formation. Structures incorporating 0/spl deg/ angle LDD implant, large angle LDD implant, and no LDD were fabricated, and their hot carrier reliability, single transistor la...", "documentLink": "/document/585553", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=585553", "pdfSize": "185KB"}, "id": "ref3", "text": "F. L. Duan, S. P. Sinha, D. E. Ioannou, F. T. Brady, \"LDD design trade-offs for single transistor latch-up and hot-carrier degradation control in accumulation mode FD SOI MOSFET's\", <em>IEEE Trans. Electron Devices</em>, vol. 44, pp. 972-976, Jun. 1997.", "refType": "biblio"}, {"title": "Suppression of floating body effect in PD SOI MOSFET's with Si&#821Ge source structure and its mechanism", "context": [{"text": " There are 2 kinds of methods useful to alleviate the floating-body problem: those aimed at altering the source/drain properties [4] or those altering the properties in the channel/buried oxide interface [5], [6].", "sec": "sec1", "part": "1"}, {"text": " The Ge fraction in the SiGe source is fixed at 20% in these simulations which can be realized using Ge implantation into the source [4].", "sec": "sec2", "part": "1"}], "order": "4", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "SiGe layers were formed in source regions of partially-depleted 0.25-/spl mu/m SOI MOSFETs by Ge implantation, and the floating-body effect was investigated for this SiGe source structure. It is found that the increase of the Ge implantation dosage suppresses kinks in I/sub d/-V/sub d/ characteristics and that the kinks disappear for devices with a Ge dose of 3/spl times/10/sup 16/ cm/sup -2/. The lowering of the drain breakdown voltage and the anomalous decrease of the subthreshold swing are al...", "documentLink": "/document/644634", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=644634", "pdfSize": "163KB"}, "id": "ref4", "text": "A. Nishiyama, O. Arisumi, M. Yoshimi, \"Suppression of floating body effect in PD SOI MOSFET's with Si&#821Ge source structure and its mechanism\", <em>IEEE Trans. Electron Devices</em>, vol. 44, pp. 2187-2192, Dec. 1997.", "refType": "biblio"}, {"title": "Suppressing the parasitic bipolar action in fully depleted MOSFETs/SIMOX by using backside bias-temperature treatment", "context": [{"text": " There are 2 kinds of methods useful to alleviate the floating-body problem: those aimed at altering the source/drain properties [4] or those altering the properties in the channel/buried oxide interface [5], [6].", "sec": "sec1", "part": "1"}], "order": "5", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A new suppression method for parasitic bipolar action is presented for fully-depleted surface-channel nMOSFETs on SIMOX-structures by using the back-side bias-temperature (BSBT) treatment technique. After 10 h of BSBT treatment, increase in source-drain breakdown voltage of about 300 mV was obtained. A peculiar hot-carrier degradation is also suppressed and device lifetime is improved by 20 times. The device characteristics are not degraded by BSBT treatment because it induces a bias stress to b...", "documentLink": "/document/662805", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=662805", "pdfSize": "122KB"}, "id": "ref5", "text": "H. Kozumi, M. Shimaya, T. Tsuchiya, \"Suppressing the parasitic bipolar action in fully depleted MOSFETs/SIMOX by using backside bias-temperature treatment\", <em>IEEE Trans. Electron Devices</em>, vol. 45, pp. 933, 1998.", "refType": "biblio"}, {"title": "\n            Study of the extended\n            ", "context": [{"text": " There are 2 kinds of methods useful to alleviate the floating-body problem: those aimed at altering the source/drain properties [4] or those altering the properties in the channel/buried oxide interface [5], [6].", "sec": "sec1", "part": "1"}, {"text": " Just as in the case of E\\$p^+\\$ DSFET [6] the PLISE technology can be adopted to form the delta-doped \\$p^+\\$ region in the structure which is also verified using TSUPREM4.", "sec": "sec2", "part": "1"}, {"text": " This reduction is because: as the delta-doped \\$p^+\\$ region gets close to the drain, nearly all the drain voltage is dropped between the \\$n^+\\$ drain and the buried \\$p^+\\$ extension, thus resulting in a region of high electric field [6].", "sec": "sec3b", "part": "1"}], "order": "6", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "Simulation results on a novel extended p/sup +/ dual source SOI MOSFET are reported. It is shown that the presence of the extended p/sup +/ region on the source side, which can he fabricated using post-low-energy implanting selective epitaxy (PLISE), significantly suppresses the parasitic bipolar transistor action resulting in a large improvement in the breakdown voltage. Our results show that when the length of the extended p/sup +/ region is half the channel length, the improvement in breakdow...", "documentLink": "/document/853048", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=853048", "pdfSize": "89KB"}, "id": "ref6", "text": "V. Verma, M. J. Kumar, \"\n            Study of the extended\n            \n              \\$p^+\\$\n            \n            dual source structure for eliminating bipolar induced breakdown in submicron SOI MOSFETs\n          \", <em>IEEE Trans. Electron Devices</em>, vol. 47, pp. 1678-1680, Aug. 2000.", "refType": "biblio"}, {"title": "\n            A 0.1\n            ", "context": [{"text": " NMOSFET with extremely steep channel profiles have been demonstrated using the post-low-energy implanting selective epitaxy (PLISE) [7].", "sec": "sec2", "part": "1"}], "order": "7", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "abstract": "A simple fabrication technology for delta-doped MOSFETs, named post-low-energy implanting selective epitaxy (PLISE) is presented. The PLISE technology needs no additional photo-lithography mask, deposition step or etching step even for CMOS devices. The only additional step is growing undoped epitaxial channel layers by UHV-CVD after the channel implantation. With this technology, delta-doped NMOSFETs with 0.1-/spl mu/m gate length were successfully fabricated. By optimizing the epi-layer thickn...", "documentLink": "/document/662780", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=662780", "pdfSize": "189KB"}, "id": "ref7", "text": "K. Noda, T. Tatsumi, T. Uchida, \"\n            A 0.1\n            \n              \\$mu\\$\n            \n            m delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy\n          \", <em>IEEE Trans. Electron Devices</em>, vol. 45, pp. 809-815, Apr. 1998.", "refType": "biblio"}, {"title": "TSUPREM4, a 2D process simulator", "context": [], "order": "8", "id": "ref8", "text": "<em>TSUPREM4 a 2D process simulator</em>, Technology Modeling Associates Inc.,  [online]  Available: .", "refType": "biblio"}, {"title": "MEDICI 4.0, a 2D device simulator", "context": [{"text": " The characteristics of the proposed structure are simulated using a powerful 2-dimensional simulator [9].", "sec": "sec2", "part": "1"}], "order": "9", "id": "ref9", "text": "<em>MEDICI 4.0 a 2D device simulator</em>, Technology Modeling Associates Inc.,  [online]  Available: .", "refType": "biblio"}], "citations": {"paperCitations": {"nonIeee": [{"title": "Single transistor latch phenomenon in junctionless transistors", "links": {"crossRefLink": "http://dx.doi.org/10.1063/1.4803879", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Mukta Singh Parihar, Dipankar Ghosh, Abhinav Kranti, \"Single transistor latch phenomenon in junctionless transistors\", <em>Journal of Applied Physics</em>, vol. 113, pp. 184503, 2013, ISSN 00218979.", "order": "1"}, {"title": "Novel partially depleted SOI MOSFET for suppression floating-body effect: An embedded JFET structure", "links": {"crossRefLink": "http://dx.doi.org/10.1016/j.spmi.2012.06.006", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Ali A. Orouji, Abdollah Abbasi, \"Novel partially depleted SOI MOSFET for suppression floating-body effect: An embedded JFET structure\", <em>Superlattices and Microstructures</em>, vol. 52, pp. 552, 2012, ISSN 07496036.", "order": "2"}, {"title": "Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors", "links": {"crossRefLink": "http://dx.doi.org/10.1016/j.mee.2015.11.001", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Brice Le Borgne, Anne-Claire Sala\u00fcn, Laurent Pichon, \"Electrical properties of self-aligned gate-all-around polycrystalline silicon nanowires field-effect transistors\", <em>Microelectronic Engineering</em>, vol. 150, pp. 32, 2016, ISSN 01679317.", "order": "3"}, {"title": "A silicon/indium arsenide source structure to suppress the parasitic bipolar-induced breakdown effect in SOI MOSFETs", "links": {"crossRefLink": "http://dx.doi.org/10.1016/j.mssp.2013.06.022", "openUrlImgLoc": "/assets/img/btn.find-in-library.png"}, "displayText": "Abdollah Abbasi, Ali A. Orouji, \"A silicon/indium arsenide source structure to suppress the parasitic bipolar-induced breakdown effect in SOI MOSFETs\", <em>Materials Science in Semiconductor Processing</em>, vol. 16, pp. 1821, 2013, ISSN 13698001.", "order": "4"}], "ieee": [{"title": "The Charge Plasma n-p-n Impact Ionization MOS on FDSOI Technology: Proposal and Analysis", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/7742918", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=7742918", "pdfSize": "1328KB"}, "displayText": "Avinash Lahgere, Mamidala Jagadesh Kumar, \"The Charge Plasma n-p-n Impact Ionization MOS on FDSOI Technology: Proposal and Analysis\", <em>Electron Devices IEEE Transactions on</em>, vol. 64, pp. 3-7, 2017, ISSN 0018-9383.", "order": "1"}, {"title": "Investigation of the Novel Attributes of a Vertical MOSFET with Internal Block Layer (bVMOS): 2-D Simulation Study", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/1651008", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1651008", "pdfSize": "707KB"}, "displayText": "Jyi-Tsong Lin, Kao-Cheng Lin, Tai-Yi Lee, Yi-Chuen Eng, \"Investigation of the Novel Attributes of a Vertical MOSFET with Internal Block Layer (bVMOS): 2-D Simulation Study\", <em>Microelectronics 2006 25th International Conference on</em>, pp. 488-491, 2006.", "order": "2"}, {"title": "Extended-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\hbox{p}^{+}$</tex></formula> Stepped Gate LDMOS for Improved Performance", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/5466064", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=5466064", "pdfSize": "641KB"}, "displayText": "M. Jagadesh Kumar, Radhakrishnan Sithanandam, \"Extended-<formula formulatype=inline><tex Notation=TeX>$hbox{p}^{+}$</tex></formula> Stepped Gate LDMOS for Improved Performance\", <em>Electron Devices IEEE Transactions on</em>, vol. 57, pp. 1719-1724, 2010, ISSN 0018-9383.", "order": "3"}, {"title": "Analytical model for the threshold voltage of dual material gate (DMG) partially depleted SOI MOSFET and evidence for reduced short-channel effects", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/1436745", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1436745", "pdfSize": "1017KB"}, "displayText": "M.J. Kumar, G.V. Reddy, \"Analytical model for the threshold voltage of dual material gate (DMG) partially depleted SOI MOSFET and evidence for reduced short-channel effects\", <em>Solid-State and Integrated Circuits Technology 2004. Proceedings. 7th International Conference on</em>, vol. 2, pp. 1204-1207 vol.2, 2004.", "order": "4"}, {"title": "A novel vertical sidewall MOSFET using smart source/body contact without floating-body effect", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/4559326", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=4559326", "pdfSize": "1928KB"}, "displayText": "Tai-Yi Lee, Jyi-Tsong Lin, Po-Hsieh Lin, Yi-Chuen Eng, Kao-Cheng Lin, \"A novel vertical sidewall MOSFET using smart source/body contact without floating-body effect\", <em>Microelectronics 2008. MIEL 2008. 26th International Conference on</em>, pp. 481-484, 2008.", "order": "5"}, {"title": "Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/1284306", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=1284306", "pdfSize": "441KB"}, "displayText": "A. Chaudhry, M.J. Kumar, \"Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review\", <em>Device and Materials Reliability IEEE Transactions on</em>, vol. 4, pp. 99-109, 2004, ISSN 1530-4388.", "order": "6"}, {"title": "Controlling BTBT-Induced Parasitic BJT Action in Junctionless FETs Using a Hybrid Channel", "links": {"openUrlImgLoc": "/assets/img/btn.find-in-library.png", "documentLink": "/document/7495015", "pdfLink": "/stamp/stamp.jsp?tp=&arnumber=7495015", "pdfSize": "1172KB"}, "displayText": "Mamidala Jagadesh Kumar, Shubham Sahay, \"Controlling BTBT-Induced Parasitic BJT Action in Junctionless FETs Using a Hybrid Channel\", <em>Electron Devices IEEE Transactions on</em>, vol. 63, pp. 3350-3353, 2016, ISSN 0018-9383.", "order": "7"}]}, "patentCitationCount": "1", "contentType": "periodicals", "patentCitations": [{"ipcClassList": "H01L0270920000, H01L0290800000", "order": "1", "appNum": "IB2005053308", "id": "WO2006040720", "patentAbstract": "A CMOS device comprising an n-channel MOS transistor (102) and a p\u00bf\u00bfchannelMOS transistor (100), defining a pair of parasitic bipolar transitors (110a,110b) therebetween, wherein a layer (120) of doped SiGe is provided over the sourceregion (106a) of at least one of the MOS transistors (100, 102), between the sourceregion (106a) and the source contact (122). The layer (120) of material acts asa sink for minority carriers (holes in an N-type device) at the source, which hasthe effect of increasing surface recombination velocity (because the landgapof SiGe is lower than that of the Si substrate (104)), which, in turn, lowers thecurrent gain of the respective parasitic bipolar device. As a result, the effectsand/or occurrence of latch-up, and other breakdown instabilities associatedwith parasitic bipolar devices, can be limited.", "title": "CONTROLLING PARASITIC BIPOLAR GAIN IN A CMOS DEVICE", "patentNumber": "WO2006040720", "filingDate": "10 October 2005", "grantDate": "20 April 2006", "ipcClasses": ["H01L0270920000", "H01L0290800000"], "assignees": ["KONINKLIJKE PHILIPS ELECTRONICS N V", "INDIVIDUAL PATENTER"], "inventors": "AGARWAL, Prabhat; SLOTBOOM, Jan, W.", "patentLink": "https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2006040720&recNum=50&docAn=DE2014100299&queryString=&maxRec=2801215"}], "lastupdate": "2016-11-12T01:55:02", "isEarlyAccess": false, "publisher": "IEEE", "title": "Elimination of bipolar induced drain breakdown and single transistor latch in submicron PD SOI MOSFET", "nonIeeeCitationCount": "4", "publicationNumber": "24", "formulaStrippedArticleTitle": "Elimination of bipolar induced drain breakdown and single transistor latch in submicron PD SOI MOSFET", "mediaPath": "/mediastore/IEEE/content/media/24/22091/1028410", "mlTime": "PT0.086318S", "ieeeCitationCount": "7"}}