{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564634040416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564634040432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 06:34:00 2019 " "Processing started: Thu Aug 01 06:34:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564634040432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634040432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634040432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564634040973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564634040973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpgabrain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgabrain-bhv " "Found design unit 1: fpgabrain-bhv" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050799 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050814 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050847 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050877 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050939 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050971 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634050971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634050971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mul_altfp_mult_atn-RTL " "Found design unit 1: altfp_mul_altfp_mult_atn-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mul-RTL " "Found design unit 2: altfp_mul-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051048 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mul_altfp_mult_atn " "Found entity 1: altfp_mul_altfp_mult_atn" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051048 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mul " "Found entity 2: altfp_mul" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634051048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_addsub_altbarrel_shift_35e-RTL " "Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_addsub_altbarrel_shift_98g-RTL " "Found design unit 2: altfp_addsub_altbarrel_shift_98g-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_addsub_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_addsub_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_addsub_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_addsub_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_addsub_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_addsub_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_addsub_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_addsub_altpriority_encoder_uv8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_addsub_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_addsub_altpriority_encoder_ue9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_addsub_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_addsub_altpriority_encoder_ou8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_addsub_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_addsub_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_addsub_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_addsub_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_addsub_altpriority_encoder_ii9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_addsub_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_addsub_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_addsub_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_addsub_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_addsub_altpriority_encoder_i39-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_addsub_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_addsub_altpriority_encoder_cna-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_addsub_altfp_add_sub_j6j-RTL " "Found design unit 21: altfp_addsub_altfp_add_sub_j6j-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_addsub-RTL " "Found design unit 22: altfp_addsub-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_addsub_altbarrel_shift_35e " "Found entity 1: altfp_addsub_altbarrel_shift_35e" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_addsub_altbarrel_shift_98g " "Found entity 2: altfp_addsub_altbarrel_shift_98g" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_addsub_altpriority_encoder_3e8 " "Found entity 3: altfp_addsub_altpriority_encoder_3e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_addsub_altpriority_encoder_6e8 " "Found entity 4: altfp_addsub_altpriority_encoder_6e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_addsub_altpriority_encoder_be8 " "Found entity 5: altfp_addsub_altpriority_encoder_be8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_addsub_altpriority_encoder_3v7 " "Found entity 6: altfp_addsub_altpriority_encoder_3v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_addsub_altpriority_encoder_6v7 " "Found entity 7: altfp_addsub_altpriority_encoder_6v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_addsub_altpriority_encoder_bv7 " "Found entity 8: altfp_addsub_altpriority_encoder_bv7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_addsub_altpriority_encoder_uv8 " "Found entity 9: altfp_addsub_altpriority_encoder_uv8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_addsub_altpriority_encoder_ue9 " "Found entity 10: altfp_addsub_altpriority_encoder_ue9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_addsub_altpriority_encoder_ou8 " "Found entity 11: altfp_addsub_altpriority_encoder_ou8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_addsub_altpriority_encoder_nh8 " "Found entity 12: altfp_addsub_altpriority_encoder_nh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_addsub_altpriority_encoder_qh8 " "Found entity 13: altfp_addsub_altpriority_encoder_qh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_addsub_altpriority_encoder_vh8 " "Found entity 14: altfp_addsub_altpriority_encoder_vh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_addsub_altpriority_encoder_ii9 " "Found entity 15: altfp_addsub_altpriority_encoder_ii9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_addsub_altpriority_encoder_n28 " "Found entity 16: altfp_addsub_altpriority_encoder_n28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_addsub_altpriority_encoder_q28 " "Found entity 17: altfp_addsub_altpriority_encoder_q28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_addsub_altpriority_encoder_v28 " "Found entity 18: altfp_addsub_altpriority_encoder_v28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_addsub_altpriority_encoder_i39 " "Found entity 19: altfp_addsub_altpriority_encoder_i39" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_addsub_altpriority_encoder_cna " "Found entity 20: altfp_addsub_altpriority_encoder_cna" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_addsub_altfp_add_sub_j6j " "Found entity 21: altfp_addsub_altfp_add_sub_j6j" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_addsub " "Found entity 22: altfp_addsub" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564634051127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634051127 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "c6 neuron.vhd(85) " "VHDL error at neuron.vhd(85): name \"c6\" cannot be used because it is already used for a previously declared item" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 85 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1564634051127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564634051345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 01 06:34:11 2019 " "Processing ended: Thu Aug 01 06:34:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564634051345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564634051345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564634051345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634051345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564634052283 ""}
