{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629585242171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629585242171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 17:34:02 2021 " "Processing started: Sat Aug 21 17:34:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629585242171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585242171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copia -c copia " "Command: quartus_map --read_settings_files=on --write_settings_files=off copia -c copia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585242171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629585243517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629585243517 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist clase.v(5) " "Verilog HDL Declaration warning at clase.v(5): \"dist\" is SystemVerilog-2005 keyword" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1629585250481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/intentosus/clase/clase.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/intentosus/clase/clase.v" { { "Info" "ISGN_ENTITY_NAME" "1 clase " "Found entity 1: clase" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "convteclado.v(7) " "Verilog HDL information at convteclado.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629585250483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/proyecto/output_files/convteclado.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/proyecto/output_files/convteclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 convteclado " "Found entity 1: convteclado" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/proyecto/output_files/barrido.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/proyecto/output_files/barrido.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrido " "Found entity 1: barrido" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/sumar/divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/sumar/divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "../Sumar/divfreq.v" "" { Text "D:/Quartus/Sumar/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/tutoria/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/tutoria/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../Tutoria/Reset_Delay.v" "" { Text "D:/Quartus/Tutoria/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250486 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 LCD_Top.v(106) " "Verilog HDL Expression warning at LCD_Top.v(106): truncated literal to match 9 bits" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1629585250487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/tutoria/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/tutoria/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250488 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(124) " "Verilog HDL Expression warning at LCD_TEST.v(124): truncated literal to match 18 bits" {  } { { "../Tutoria/LCD_TEST.v" "" { Text "D:/Quartus/Tutoria/LCD_TEST.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1629585250489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/tutoria/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/tutoria/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "../Tutoria/LCD_TEST.v" "" { Text "D:/Quartus/Tutoria/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/tutoria/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/tutoria/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "../Tutoria/LCD_Controller.v" "" { Text "D:/Quartus/Tutoria/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/bh1750_driver/pwm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/bh1750_driver/pwm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../bh1750_driver/pwm1.v" "" { Text "D:/Quartus/bh1750_driver/pwm1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/bh1750_driver/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/bh1750_driver/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../bh1750_driver/led.v" "" { Text "D:/Quartus/bh1750_driver/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/bh1750_driver/bh1750_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/bh1750_driver/bh1750_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 bh1750_driver " "Found entity 1: bh1750_driver" {  } { { "../bh1750_driver/bh1750_driver.v" "" { Text "D:/Quartus/bh1750_driver/bh1750_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/bh1750_driver/bh1750.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus/bh1750_driver/bh1750.v" { { "Info" "ISGN_ENTITY_NAME" "1 bh1750 " "Found entity 1: bh1750" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copia.v 1 1 " "Found 1 design units, including 1 entities, in source file copia.v" { { "Info" "ISGN_ENTITY_NAME" "1 copia " "Found entity 1: copia" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led0.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0 " "Found entity 1: led0" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585250496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250496 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1k copia.v(21) " "Verilog HDL Implicit Net warning at copia.v(21): created implicit net for \"clk1k\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250496 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(12) " "Verilog HDL Parameter Declaration warning at bh1750.v(12): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(13) " "Verilog HDL Parameter Declaration warning at bh1750.v(13): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(14) " "Verilog HDL Parameter Declaration warning at bh1750.v(14): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(15) " "Verilog HDL Parameter Declaration warning at bh1750.v(15): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(16) " "Verilog HDL Parameter Declaration warning at bh1750.v(16): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(17) " "Verilog HDL Parameter Declaration warning at bh1750.v(17): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(18) " "Verilog HDL Parameter Declaration warning at bh1750.v(18): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(19) " "Verilog HDL Parameter Declaration warning at bh1750.v(19): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(20) " "Verilog HDL Parameter Declaration warning at bh1750.v(20): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(21) " "Verilog HDL Parameter Declaration warning at bh1750.v(21): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(22) " "Verilog HDL Parameter Declaration warning at bh1750.v(22): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(23) " "Verilog HDL Parameter Declaration warning at bh1750.v(23): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bh1750 bh1750.v(24) " "Verilog HDL Parameter Declaration warning at bh1750.v(24): Parameter Declaration in module \"bh1750\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1629585250499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "copia.v(39) " "Verilog HDL Instantiation warning at copia.v(39): instance has no name" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629585250501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "copia.v(127) " "Verilog HDL Instantiation warning at copia.v(127): instance has no name" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1629585250501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "copia " "Elaborating entity \"copia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629585250536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectmode copia.v(31) " "Verilog HDL or VHDL warning at copia.v(31): object \"selectmode\" assigned a value but never read" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629585250537 "|copia"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "le copia.v(3) " "Output port \"le\" at copia.v(3) has no driver" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629585250537 "|copia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:q " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:q\"" {  } { { "copia.v" "q" { Text "D:/Quartus/Copia/copia.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 divfreq.v(10) " "Verilog HDL assignment warning at divfreq.v(10): truncated value with size 32 to match size of target (28)" {  } { { "../Sumar/divfreq.v" "" { Text "D:/Quartus/Sumar/divfreq.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250538 "|copia|divfreq:q"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrido barrido:b " "Elaborating entity \"barrido\" for hierarchy \"barrido:b\"" {  } { { "copia.v" "b" { Text "D:/Quartus/Copia/copia.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 barrido.v(7) " "Verilog HDL assignment warning at barrido.v(7): truncated value with size 32 to match size of target (2)" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250539 "|copia|barrido:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convteclado convteclado:comb_3 " "Elaborating entity \"convteclado\" for hierarchy \"convteclado:comb_3\"" {  } { { "copia.v" "comb_3" { Text "D:/Quartus/Copia/copia.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250540 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convteclado.v(8) " "Verilog HDL Case Statement warning at convteclado.v(8): incomplete case statement has no default case item" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629585250540 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convteclado.v(8) " "Verilog HDL Case Statement information at convteclado.v(8): all case item expressions in this case statement are onehot" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629585250540 "|copia|convteclado:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convteclado.v(16) " "Verilog HDL Case Statement warning at convteclado.v(16): incomplete case statement has no default case item" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629585250540 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convteclado.v(16) " "Verilog HDL Case Statement information at convteclado.v(16): all case item expressions in this case statement are onehot" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convteclado.v(24) " "Verilog HDL Case Statement warning at convteclado.v(24): incomplete case statement has no default case item" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convteclado.v(24) " "Verilog HDL Case Statement information at convteclado.v(24): all case item expressions in this case statement are onehot" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 24 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convteclado.v(32) " "Verilog HDL Case Statement warning at convteclado.v(32): incomplete case statement has no default case item" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convteclado.v(32) " "Verilog HDL Case Statement information at convteclado.v(32): all case item expressions in this case statement are onehot" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num convteclado.v(7) " "Verilog HDL Always Construct warning at convteclado.v(7): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] convteclado.v(40) " "Inferred latch for \"num\[0\]\" at convteclado.v(40)" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] convteclado.v(40) " "Inferred latch for \"num\[1\]\" at convteclado.v(40)" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] convteclado.v(40) " "Inferred latch for \"num\[2\]\" at convteclado.v(40)" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] convteclado.v(40) " "Inferred latch for \"num\[3\]\" at convteclado.v(40)" {  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 "|copia|convteclado:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led0 led0:l " "Elaborating entity \"led0\" for hierarchy \"led0:l\"" {  } { { "copia.v" "l" { Text "D:/Quartus/Copia/copia.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "param led0.v(12) " "Verilog HDL or VHDL warning at led0.v(12): object \"param\" assigned a value but never read" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 led0.v(12) " "Verilog HDL assignment warning at led0.v(12): truncated value with size 32 to match size of target (16)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 led0.v(15) " "Verilog HDL assignment warning at led0.v(15): truncated value with size 32 to match size of target (28)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numero led0.v(27) " "Verilog HDL Always Construct warning at led0.v(27): inferring latch(es) for variable \"numero\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[0\] led0.v(27) " "Inferred latch for \"numero\[0\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[1\] led0.v(27) " "Inferred latch for \"numero\[1\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[2\] led0.v(27) " "Inferred latch for \"numero\[2\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250542 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[3\] led0.v(27) " "Inferred latch for \"numero\[3\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[4\] led0.v(27) " "Inferred latch for \"numero\[4\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[5\] led0.v(27) " "Inferred latch for \"numero\[5\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[6\] led0.v(27) " "Inferred latch for \"numero\[6\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[7\] led0.v(27) " "Inferred latch for \"numero\[7\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[8\] led0.v(27) " "Inferred latch for \"numero\[8\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[9\] led0.v(27) " "Inferred latch for \"numero\[9\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[10\] led0.v(27) " "Inferred latch for \"numero\[10\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[11\] led0.v(27) " "Inferred latch for \"numero\[11\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[12\] led0.v(27) " "Inferred latch for \"numero\[12\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[13\] led0.v(27) " "Inferred latch for \"numero\[13\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[14\] led0.v(27) " "Inferred latch for \"numero\[14\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero\[15\] led0.v(27) " "Inferred latch for \"numero\[15\]\" at led0.v(27)" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 "|copia|led0:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clase clase:c " "Elaborating entity \"clase\" for hierarchy \"clase:c\"" {  } { { "copia.v" "c" { Text "D:/Quartus/Copia/copia.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250543 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "trigg clase.v(8) " "Verilog HDL warning at clase.v(8): initial value for variable trigg should be constant" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1629585250544 "|copia|clase:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clase.v(16) " "Verilog HDL assignment warning at clase.v(16): truncated value with size 32 to match size of target (27)" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250544 "|copia|clase:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clase.v(25) " "Verilog HDL assignment warning at clase.v(25): truncated value with size 32 to match size of target (27)" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250544 "|copia|clase:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clase.v(26) " "Verilog HDL assignment warning at clase.v(26): truncated value with size 32 to match size of target (10)" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250544 "|copia|clase:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bh1750 bh1750:U0 " "Elaborating entity \"bh1750\" for hierarchy \"bh1750:U0\"" {  } { { "copia.v" "U0" { Text "D:/Quartus/Copia/copia.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:comb_77 " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:comb_77\"" {  } { { "copia.v" "comb_77" { Text "D:/Quartus/Copia/copia.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250548 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mensaje LCD_Top.v(60) " "Verilog HDL Always Construct warning at LCD_Top.v(60): variable \"mensaje\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_Top.v(60) " "Verilog HDL Case Statement warning at LCD_Top.v(60): incomplete case statement has no default case item" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_10 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_10\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_11 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_11\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_12 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_12\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_13 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_13\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_14 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_14\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_15 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_15\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_16 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_16\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_17 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_17\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_18 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_18\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_19 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_19\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250551 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_110 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_110\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_111 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_111\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_112 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_112\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_113 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_113\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_114 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_114\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_115 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_115\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_20 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_20\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_21 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_21\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_22 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_22\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_23 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_23\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_24 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_24\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_25 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_25\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_26 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_26\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_27 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_27\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_28 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_28\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_29 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_29\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_210 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_210\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_211 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_211\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_212 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_212\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_213 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_213\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_214 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_214\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mostrar_215 LCD_Top.v(58) " "Verilog HDL Always Construct warning at LCD_Top.v(58): inferring latch(es) for variable \"Mostrar_215\", which holds its previous value in one or more paths through the always construct" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250552 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_215\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_215\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_214\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_214\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_213\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_213\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_212\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_212\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250553 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_211\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_211\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_210\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_210\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_29\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_29\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_28\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_28\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_27\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_27\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250554 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_26\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_26\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_25\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_25\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_24\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_24\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_23\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_23\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250555 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_22\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_22\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_21\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_21\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_20\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_20\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_115\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_115\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_114\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_114\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250556 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_113\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_113\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_112\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_112\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_111\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_111\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_110\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_110\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_19\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_19\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250557 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_18\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_18\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_17\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_17\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_16\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_16\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_15\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_15\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250558 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_14\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_14\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_13\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_13\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_12\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_12\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_11\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_11\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[0\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[0\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[1\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[1\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[2\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[2\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[3\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[3\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[4\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[4\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[5\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[5\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[6\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[6\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[7\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[7\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mostrar_10\[8\] LCD_Top.v(58) " "Inferred latch for \"Mostrar_10\[8\]\" at LCD_Top.v(58)" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585250559 "|copia|LCD_Top:comb_71"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:comb_77\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:comb_77\|Reset_Delay:r0\"" {  } { { "../Tutoria/LCD_Top.v" "r0" { Text "D:/Quartus/Tutoria/LCD_Top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "../Tutoria/Reset_Delay.v" "" { Text "D:/Quartus/Tutoria/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250560 "|copia|LCD_Top:comb_71|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:comb_77\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:comb_77\|LCD_TEST:u5\"" {  } { { "../Tutoria/LCD_Top.v" "u5" { Text "D:/Quartus/Tutoria/LCD_Top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(125) " "Verilog HDL assignment warning at LCD_TEST.v(125): truncated value with size 32 to match size of target (18)" {  } { { "../Tutoria/LCD_TEST.v" "" { Text "D:/Quartus/Tutoria/LCD_TEST.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250562 "|copia|LCD_Top:comb_71|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(133) " "Verilog HDL assignment warning at LCD_TEST.v(133): truncated value with size 32 to match size of target (6)" {  } { { "../Tutoria/LCD_TEST.v" "" { Text "D:/Quartus/Tutoria/LCD_TEST.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250562 "|copia|LCD_Top:comb_71|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:comb_77\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:comb_77\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "../Tutoria/LCD_TEST.v" "u0" { Text "D:/Quartus/Tutoria/LCD_TEST.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585250562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../Tutoria/LCD_Controller.v" "" { Text "D:/Quartus/Tutoria/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629585250563 "|copia|LCD_Top:comb_71|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clase:c\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clase:c\|Div0\"" {  } { { "../intentosUS/clase/clase.v" "Div0" { Text "D:/Quartus/intentosUS/clase/clase.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585251065 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629585251065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clase:c\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clase:c\|lpm_divide:Div0\"" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585251104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clase:c\|lpm_divide:Div0 " "Instantiated megafunction \"clase:c\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251104 ""}  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629585251104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/Quartus/Copia/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585251146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585251146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Quartus/Copia/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585251157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585251157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/Quartus/Copia/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585251218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585251218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Quartus/Copia/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585251272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585251272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Quartus/Copia/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629585251312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585251312 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629585251581 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1629585251604 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1629585251604 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_210\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_210\[3\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_210\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_211\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_211\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_211\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_211\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_212\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_212\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_212\[3\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_212\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_212\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_212\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_212\[1\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_212\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_213\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_213\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_213\[4\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_213\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_213\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_213\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_213\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_213\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_214\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_214\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_214\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_214\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_215\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_215\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_215\[3\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_215\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_215\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_215\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_24\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_24\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_24\[4\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_24\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_24\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_24\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_23\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_23\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_23\[2\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_23\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_23\[4\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_23\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_23\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_23\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_22\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_22\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_22\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_22\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_21\[1\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_21\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_21\[3\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_21\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_21\[4\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_21\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_20\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_20\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_20\[6\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_20\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[1\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[4\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[1\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_25\[1\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_25\[2\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_25\[6\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_112\[4\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_112\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_111\[1\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_110\[0\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_110\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_18\[0\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_18\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_18\[1\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_18\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_17\[3\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_16\[3\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_16\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[3\] LCD_Top:comb_77\|Mostrar_25\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[6\] LCD_Top:comb_77\|Mostrar_19\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_19\[2\] LCD_Top:comb_77\|Mostrar_19\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_19\[3\] LCD_Top:comb_77\|Mostrar_19\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_19\[6\] LCD_Top:comb_77\|Mostrar_19\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_17\[2\] LCD_Top:comb_77\|Mostrar_19\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[1\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[2\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[3\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[6\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[0\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_18\[2\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_18\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[3\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[4\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[5\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[4\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[4\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_112\[0\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_112\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_112\[3\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_112\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_111\[2\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_110\[1\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_110\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_110\[2\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_110\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_110\[3\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_110\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_18\[5\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_18\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_16\[2\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_16\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[0\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[1\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[4\] LCD_Top:comb_77\|Mostrar_111\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_15\[2\] LCD_Top:comb_77\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_15\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_15\[3\] LCD_Top:comb_77\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_15\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_15\[6\] LCD_Top:comb_77\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_15\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_14\[2\] LCD_Top:comb_77\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_14\[6\] LCD_Top:comb_77\|Mostrar_14\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_14\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[2\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[6\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_28\[2\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_28\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[2\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[3\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[6\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_19\[1\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[1\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_17\[4\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[5\] LCD_Top:comb_77\|Mostrar_27\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[3\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_29\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_27\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_27\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_26\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_26\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_25\[3\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[3\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_112\[2\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_112\[2\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_112\[6\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_112\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_111\[4\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[4\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_111\[6\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_111\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_110\[6\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_110\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_19\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_19\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_17\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_16\[5\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_16\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_13\[6\] LCD_Top:comb_77\|Mostrar_17\[1\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_13\[6\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_17\[1\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_210\[5\] LCD_Top:comb_77\|Mostrar_20\[5\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_20\[5\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_22\[5\] LCD_Top:comb_77\|Mostrar_20\[5\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_22\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_20\[5\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585251608 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629585251608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[15\] " "Latch led0:l\|numero\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[15\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[15\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251612 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[14\] " "Latch led0:l\|numero\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[14\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[14\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251612 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[13\] " "Latch led0:l\|numero\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[13\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[13\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[12\] " "Latch led0:l\|numero\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[12\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[12\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[11\] " "Latch led0:l\|numero\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[11\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[11\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[10\] " "Latch led0:l\|numero\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bh1750:U0\|Rxdata\[10\] " "Ports D and ENA on the latch are fed by the same signal bh1750:U0\|Rxdata\[10\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[9\] " "Latch led0:l\|numero\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[8\] " "Latch led0:l\|numero\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[7\] " "Latch led0:l\|numero\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[6\] " "Latch led0:l\|numero\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[5\] " "Latch led0:l\|numero\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[4\] " "Latch led0:l\|numero\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[3\] " "Latch led0:l\|numero\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[2\] " "Latch led0:l\|numero\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[1\] " "Latch led0:l\|numero\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led0:l\|numero\[0\] " "Latch led0:l\|numero\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convteclado:comb_3\|num\[0\] " "Latch convteclado:comb_3\|num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barrido:b\|fil\[2\] " "Ports D and ENA on the latch are fed by the same signal barrido:b\|fil\[2\]" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convteclado:comb_3\|num\[1\] " "Latch convteclado:comb_3\|num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA col\[0\] " "Ports D and ENA on the latch are fed by the same signal col\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251613 ""}  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convteclado:comb_3\|num\[2\] " "Latch convteclado:comb_3\|num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA col\[0\] " "Ports D and ENA on the latch are fed by the same signal col\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convteclado:comb_3\|num\[3\] " "Latch convteclado:comb_3\|num\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA col\[0\] " "Ports D and ENA on the latch are fed by the same signal col\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_210\[0\] " "Latch LCD_Top:comb_77\|Mostrar_210\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_25\[0\] " "Latch LCD_Top:comb_77\|Mostrar_25\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_19\[0\] " "Latch LCD_Top:comb_77\|Mostrar_19\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[1\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[1\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_29\[0\] " "Latch LCD_Top:comb_77\|Mostrar_29\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_111\[0\] " "Latch LCD_Top:comb_77\|Mostrar_111\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[1\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[1\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_14\[0\] " "Latch LCD_Top:comb_77\|Mostrar_14\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_27\[0\] " "Latch LCD_Top:comb_77\|Mostrar_27\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_17\[1\] " "Latch LCD_Top:comb_77\|Mostrar_17\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_Top:comb_77\|Mostrar_20\[5\] " "Latch LCD_Top:comb_77\|Mostrar_20\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mensaje1\[0\] " "Ports D and ENA on the latch are fed by the same signal mensaje1\[0\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629585251614 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629585251614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1629585251619 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1629585251619 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_25\[0\] LCD_Top:comb_77\|Mostrar_210\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_25\[0\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_210\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585252611 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Top:comb_77\|Mostrar_20\[5\] LCD_Top:comb_77\|Mostrar_29\[0\] " "Duplicate LATCH primitive \"LCD_Top:comb_77\|Mostrar_20\[5\]\" merged with LATCH primitive \"LCD_Top:comb_77\|Mostrar_29\[0\]\"" {  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 58 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629585252611 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629585252611 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bh1750:U0\|SCL~synth " "Node \"bh1750:U0\|SCL~synth\"" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629585252647 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629585252647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[0\] GND " "Pin \"le\[0\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[1\] GND " "Pin \"le\[1\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[2\] GND " "Pin \"le\[2\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[3\] GND " "Pin \"le\[3\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[4\] GND " "Pin \"le\[4\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[5\] GND " "Pin \"le\[5\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[6\] GND " "Pin \"le\[6\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[7\] GND " "Pin \"le\[7\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[8\] GND " "Pin \"le\[8\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "le\[9\] GND " "Pin \"le\[9\]\" is stuck at GND" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629585252647 "|copia|le[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629585252647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629585252748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629585254078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/Copia/output_files/copia.map.smsg " "Generated suppressed messages file D:/Quartus/Copia/output_files/copia.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585254151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629585254274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629585254274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1394 " "Implemented 1394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629585254358 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629585254358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1629585254358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1358 " "Implemented 1358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629585254358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629585254358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629585254387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 21 17:34:14 2021 " "Processing ended: Sat Aug 21 17:34:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629585254387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629585254387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629585254387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629585254387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629585255526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629585255526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 21 17:34:15 2021 " "Processing started: Sat Aug 21 17:34:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629585255526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629585255526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off copia -c copia " "Command: quartus_fit --read_settings_files=off --write_settings_files=off copia -c copia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629585255526 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629585255611 ""}
{ "Info" "0" "" "Project  = copia" {  } {  } 0 0 "Project  = copia" 0 0 "Fitter" 0 0 1629585255612 ""}
{ "Info" "0" "" "Revision = copia" {  } {  } 0 0 "Revision = copia" 0 0 "Fitter" 0 0 1629585255612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629585255680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629585255680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "copia EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"copia\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629585255691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629585255747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629585255747 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629585255849 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629585255854 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629585255971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629585255971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629585255971 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629585255971 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629585255975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629585255975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629585255975 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629585255975 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629585255975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629585255977 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1629585256542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "copia.sdc " "Synopsys Design Constraints File file not found: 'copia.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629585256543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629585256543 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|num\[3\]~0  from: dataa  to: combout " "Cell: comb_3\|num\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629585256550 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1629585256550 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629585256555 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1629585256555 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629585256556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[3\] " "Destination node clase:c\|dist\[3\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[4\] " "Destination node clase:c\|dist\[4\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[5\] " "Destination node clase:c\|dist\[5\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[6\] " "Destination node clase:c\|dist\[6\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[7\] " "Destination node clase:c\|dist\[7\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[8\] " "Destination node clase:c\|dist\[8\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[9\] " "Destination node clase:c\|dist\[9\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clase:c\|dist\[2\] " "Destination node clase:c\|dist\[2\]" {  } { { "../intentosUS/clase/clase.v" "" { Text "D:/Quartus/intentosUS/clase/clase.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629585256646 ""}  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bh1750:U0\|clk_iic  " "Automatically promoted node bh1750:U0\|clk_iic " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[4\] " "Destination node bh1750:U0\|Rxdata\[4\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[5\] " "Destination node bh1750:U0\|Rxdata\[5\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[6\] " "Destination node bh1750:U0\|Rxdata\[6\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[7\] " "Destination node bh1750:U0\|Rxdata\[7\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[8\] " "Destination node bh1750:U0\|Rxdata\[8\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[9\] " "Destination node bh1750:U0\|Rxdata\[9\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[10\] " "Destination node bh1750:U0\|Rxdata\[10\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[11\] " "Destination node bh1750:U0\|Rxdata\[11\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[12\] " "Destination node bh1750:U0\|Rxdata\[12\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Rxdata\[13\] " "Destination node bh1750:U0\|Rxdata\[13\]" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1629585256647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629585256647 ""}  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led0:l\|lms\[1\]~3  " "Automatically promoted node led0:l\|lms\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led0:l\|LessThan1~5 " "Destination node led0:l\|LessThan1~5" {  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629585256647 ""}  } { { "output_files/led0.v" "" { Text "D:/Quartus/Copia/output_files/led0.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq:q\|clk1hz  " "Automatically promoted node divfreq:q\|clk1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mensaje1\[1\] " "Destination node mensaje1\[1\]" {  } { { "copia.v" "" { Text "D:/Quartus/Copia/copia.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barrido:b\|fil\[0\] " "Destination node barrido:b\|fil\[0\]" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barrido:b\|fil\[1\] " "Destination node barrido:b\|fil\[1\]" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barrido:b\|fil\[2\] " "Destination node barrido:b\|fil\[2\]" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barrido:b\|fil\[3\] " "Destination node barrido:b\|fil\[3\]" {  } { { "../PROYECTO/output_files/barrido.v" "" { Text "D:/Quartus/PROYECTO/output_files/barrido.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq:q\|clk1hz~0 " "Destination node divfreq:q\|clk1hz~0" {  } { { "../Sumar/divfreq.v" "" { Text "D:/Quartus/Sumar/divfreq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629585256647 ""}  } { { "../Sumar/divfreq.v" "" { Text "D:/Quartus/Sumar/divfreq.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:comb_77\|Decoder0~1  " "Automatically promoted node LCD_Top:comb_77\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256648 ""}  } { { "../Tutoria/LCD_Top.v" "" { Text "D:/Quartus/Tutoria/LCD_Top.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bh1750:U0\|state.stop  " "Automatically promoted node bh1750:U0\|state.stop " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector22~1 " "Destination node bh1750:U0\|Selector22~1" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector22~8 " "Destination node bh1750:U0\|Selector22~8" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector23~14 " "Destination node bh1750:U0\|Selector23~14" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector23~15 " "Destination node bh1750:U0\|Selector23~15" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector8~3 " "Destination node bh1750:U0\|Selector8~3" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector13~0 " "Destination node bh1750:U0\|Selector13~0" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bh1750:U0\|Selector21~0 " "Destination node bh1750:U0\|Selector21~0" {  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1629585256648 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1629585256648 ""}  } { { "../bh1750_driver/bh1750.v" "" { Text "D:/Quartus/bh1750_driver/bh1750.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convteclado:comb_3\|num\[3\]~1  " "Automatically promoted node convteclado:comb_3\|num\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629585256648 ""}  } { { "../PROYECTO/output_files/convteclado.v" "" { Text "D:/Quartus/PROYECTO/output_files/convteclado.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/Copia/" { { 0 { 0 ""} 0 2042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629585256648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629585256891 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629585256892 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629585256893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629585256895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629585256898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629585256900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629585256900 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629585256901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629585256959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629585256960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629585256960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629585257003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629585257008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629585257422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629585257613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629585257629 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629585260186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629585260186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629585260544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.3% " "4e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1629585261484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Quartus/Copia/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629585261672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629585261672 ""}
