# OpenDV Verification Diagrams

This collection includes educational diagrams and flowcharts to learn hardware design verification.

## About OpenDV

OpenDV is your comprehensive educational platform for learning hardware design verification. We provide structured learning resources for students and engineers entering the verification field.

Visit [opendv.net](https://opendv.net/) to explore our complete educational platform.

## What Are These Diagrams For?

These diagrams visually explain key verification concepts, including:

- **Testbench Architecture** - How to structure verification environments
- **The Three Pillars** - Stimulus, Checking, and Coverage
- **UVM Methodology** - Universal Verification Methodology diagrams
- **Protocol Verification** - AXI, PCIe, USB, and other protocols
- **Coverage Analysis** - Functional and code coverage techniques
- **Assertion-Based Verification** - SystemVerilog assertions (SVA)

## Quick Start
Each diagram is available in multiple formats:
- **PNG** - High-resolution images
- **JPG** - Compressed images for web

## Usage

Perfect for:
- **Students** learning verification concepts
- **Engineers** transitioning to verification roles
- **Instructors** teaching verification courses
- **Documentation** in verification projects

## License

Licensed under the Apache License 2.0 - see [LICENSE](LICENSE) for details.

## Credits

These talented designers brought OpenDV concepts to life through clear, informative diagrams that help the verification community understand complex methodologies.

### Irina Zhivotovskaia
*Graphic Designer, Calligrapher* - [LinkedIn](https://www.linkedin.com/in/irina-zhivotovskaia/)

### Uliana Iotchenko  
*Graphic Designer, Illustrator* - [LinkedIn](https://www.linkedin.com/in/uliana-iotchenko-25430a21b)

### Isabella Chen
*Graphic Designer, Brand Designer* - [LinkedIn](https://www.linkedin.com/in/isabellachen24/)
