
380_robot_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a44  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08008c28  08008c28  00018c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800902c  0800902c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800902c  0800902c  0001902c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009034  08009034  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009034  08009034  00019034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009038  08009038  00019038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800903c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  200001d4  08009210  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08009210  00020528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000146c6  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026ec  00000000  00000000  0003490d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001310  00000000  00000000  00037000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eda  00000000  00000000  00038310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000247db  00000000  00000000  000391ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000158b5  00000000  00000000  0005d9c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8193  00000000  00000000  0007327a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006228  00000000  00000000  0016b410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00171638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008c0c 	.word	0x08008c0c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008c0c 	.word	0x08008c0c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <driveFast>:

const uint8_t M_PINS[4] = {LS_M1_Pin, LS_M2_Pin, RS_M1_Pin, RS_M2_Pin};
const double M_SCALE[4] = {1,1,1,1};


void driveFast() {
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
	char b[] = "Driving fast!\r\n";
 8000efa:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <driveFast+0x3c>)
 8000efc:	463c      	mov	r4, r7
 8000efe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8000f04:	463b      	mov	r3, r7
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff f9da 	bl	80002c0 <strlen>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4639      	mov	r1, r7
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	4807      	ldr	r0, [pc, #28]	; (8000f34 <driveFast+0x40>)
 8000f18:	f004 fb40 	bl	800559c <HAL_UART_Transmit>
	runMotor(LSM1, FWD, 0xFFFF);
 8000f1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f20:	2101      	movs	r1, #1
 8000f22:	2000      	movs	r0, #0
 8000f24:	f000 f870 	bl	8001008 <runMotor>
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd90      	pop	{r4, r7, pc}
 8000f30:	08008c28 	.word	0x08008c28
 8000f34:	20000340 	.word	0x20000340

08000f38 <lineFollow>:

void lineFollow() {
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
	char b[] = "Following the line?\r\n";
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <lineFollow+0x3c>)
 8000f40:	463c      	mov	r4, r7
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f4c:	6020      	str	r0, [r4, #0]
 8000f4e:	3404      	adds	r4, #4
 8000f50:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8000f52:	463b      	mov	r3, r7
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff f9b3 	bl	80002c0 <strlen>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	4639      	mov	r1, r7
 8000f60:	f04f 33ff 	mov.w	r3, #4294967295
 8000f64:	4804      	ldr	r0, [pc, #16]	; (8000f78 <lineFollow+0x40>)
 8000f66:	f004 fb19 	bl	800559c <HAL_UART_Transmit>

}
 8000f6a:	bf00      	nop
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bdb0      	pop	{r4, r5, r7, pc}
 8000f72:	bf00      	nop
 8000f74:	08008c38 	.word	0x08008c38
 8000f78:	20000340 	.word	0x20000340

08000f7c <shoot>:

void shoot() {
 8000f7c:	b5b0      	push	{r4, r5, r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
	char b[] = "goodbye mr lego man\r\n";
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <shoot+0x3c>)
 8000f84:	463c      	mov	r4, r7
 8000f86:	461d      	mov	r5, r3
 8000f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f90:	6020      	str	r0, [r4, #0]
 8000f92:	3404      	adds	r4, #4
 8000f94:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8000f96:	463b      	mov	r3, r7
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff f991 	bl	80002c0 <strlen>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	4639      	mov	r1, r7
 8000fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa8:	4804      	ldr	r0, [pc, #16]	; (8000fbc <shoot+0x40>)
 8000faa:	f004 faf7 	bl	800559c <HAL_UART_Transmit>
}
 8000fae:	bf00      	nop
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bdb0      	pop	{r4, r5, r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	08008c50 	.word	0x08008c50
 8000fbc:	20000340 	.word	0x20000340

08000fc0 <surprise>:

void surprise() {
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
	char b[] = "surprise :0\r\n";
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <surprise+0x3c>)
 8000fc8:	463c      	mov	r4, r7
 8000fca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fcc:	c407      	stmia	r4!, {r0, r1, r2}
 8000fce:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)b, strlen(b), HAL_MAX_DELAY);
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff f974 	bl	80002c0 <strlen>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	4639      	mov	r1, r7
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	4807      	ldr	r0, [pc, #28]	; (8001000 <surprise+0x40>)
 8000fe4:	f004 fada 	bl	800559c <HAL_UART_Transmit>

	while (1) {
		HAL_GPIO_TogglePin (LED_GPIO_Port, LED_Pin);
 8000fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <surprise+0x44>)
 8000fee:	f002 f88f 	bl	8003110 <HAL_GPIO_TogglePin>
		HAL_Delay (100);
 8000ff2:	2064      	movs	r0, #100	; 0x64
 8000ff4:	f000 fea2 	bl	8001d3c <HAL_Delay>
		HAL_GPIO_TogglePin (LED_GPIO_Port, LED_Pin);
 8000ff8:	e7f6      	b.n	8000fe8 <surprise+0x28>
 8000ffa:	bf00      	nop
 8000ffc:	08008c68 	.word	0x08008c68
 8001000:	20000340 	.word	0x20000340
 8001004:	48000400 	.word	0x48000400

08001008 <runMotor>:
	}
}

void runMotor(uint8_t motor, uint8_t dir, uint16_t rpm) {
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
 8001012:	460b      	mov	r3, r1
 8001014:	71bb      	strb	r3, [r7, #6]
 8001016:	4613      	mov	r3, r2
 8001018:	80bb      	strh	r3, [r7, #4]

}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
	...

08001028 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t mode_a = MODE_A_GPIO_Port->IDR & MODE_A_Pin;
 800102e:	4b1b      	ldr	r3, [pc, #108]	; (800109c <main+0x74>)
 8001030:	691b      	ldr	r3, [r3, #16]
 8001032:	b29b      	uxth	r3, r3
 8001034:	f003 0320 	and.w	r3, r3, #32
 8001038:	80fb      	strh	r3, [r7, #6]
	uint16_t mode_b = MODE_B_GPIO_Port->IDR & MODE_B_Pin;
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <main+0x74>)
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	b29b      	uxth	r3, r3
 8001040:	f003 0310 	and.w	r3, r3, #16
 8001044:	80bb      	strh	r3, [r7, #4]

	uint8_t mode = mode_a | mode_b<<1;
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	b25a      	sxtb	r2, r3
 800104a:	88bb      	ldrh	r3, [r7, #4]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	b25b      	sxtb	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b25b      	sxtb	r3, r3
 8001054:	70fb      	strb	r3, [r7, #3]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001056:	f000 fe00 	bl	8001c5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105a:	f000 f821 	bl	80010a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105e:	f000 faab 	bl	80015b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001062:	f000 fa5d 	bl	8001520 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001066:	f000 f8cd 	bl	8001204 <MX_TIM1_Init>
  MX_ADC2_Init();
 800106a:	f000 f865 	bl	8001138 <MX_ADC2_Init>
  MX_TIM3_Init();
 800106e:	f000 f9f7 	bl	8001460 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001072:	f000 f99b 	bl	80013ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //MX_I2C1_Init();

  switch (mode) {
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	2b02      	cmp	r3, #2
 800107a:	d00a      	beq.n	8001092 <main+0x6a>
 800107c:	2b02      	cmp	r3, #2
 800107e:	dc0a      	bgt.n	8001096 <main+0x6e>
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <main+0x62>
 8001084:	2b01      	cmp	r3, #1
 8001086:	d002      	beq.n	800108e <main+0x66>
 8001088:	e005      	b.n	8001096 <main+0x6e>
  case 0:
  	driveFast();
 800108a:	f7ff ff33 	bl	8000ef4 <driveFast>
  case 1:
  	lineFollow();
 800108e:	f7ff ff53 	bl	8000f38 <lineFollow>
  case 2:
  	shoot();
 8001092:	f7ff ff73 	bl	8000f7c <shoot>
  default:
  	surprise();
 8001096:	f7ff ff93 	bl	8000fc0 <surprise>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800109a:	e7fe      	b.n	800109a <main+0x72>
 800109c:	48000400 	.word	0x48000400

080010a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b094      	sub	sp, #80	; 0x50
 80010a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0318 	add.w	r3, r7, #24
 80010aa:	2238      	movs	r2, #56	; 0x38
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f005 fe5b 	bl	8006d6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
 80010c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80010c2:	2000      	movs	r0, #0
 80010c4:	f002 f83e 	bl	8003144 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010c8:	2302      	movs	r3, #2
 80010ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d2:	2340      	movs	r3, #64	; 0x40
 80010d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d6:	2302      	movs	r3, #2
 80010d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010da:	2302      	movs	r3, #2
 80010dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80010de:	2304      	movs	r3, #4
 80010e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80010e2:	2355      	movs	r3, #85	; 0x55
 80010e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010e6:	2302      	movs	r3, #2
 80010e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010ea:	2302      	movs	r3, #2
 80010ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ee:	2302      	movs	r3, #2
 80010f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f2:	f107 0318 	add.w	r3, r7, #24
 80010f6:	4618      	mov	r0, r3
 80010f8:	f002 f8d8 	bl	80032ac <HAL_RCC_OscConfig>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001102:	f000 fabb 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001106:	230f      	movs	r3, #15
 8001108:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110a:	2303      	movs	r3, #3
 800110c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2104      	movs	r1, #4
 800111e:	4618      	mov	r0, r3
 8001120:	f002 fbd6 	bl	80038d0 <HAL_RCC_ClockConfig>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800112a:	f000 faa7 	bl	800167c <Error_Handler>
  }
}
 800112e:	bf00      	nop
 8001130:	3750      	adds	r7, #80	; 0x50
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800113e:	463b      	mov	r3, r7
 8001140:	2220      	movs	r2, #32
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f005 fe10 	bl	8006d6a <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800114a:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800114c:	4a2b      	ldr	r2, [pc, #172]	; (80011fc <MX_ADC2_Init+0xc4>)
 800114e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001150:	4b29      	ldr	r3, [pc, #164]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001152:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001156:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001158:	4b27      	ldr	r3, [pc, #156]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115e:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001160:	2200      	movs	r2, #0
 8001162:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001164:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001166:	2200      	movs	r2, #0
 8001168:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800116a:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800116c:	2200      	movs	r2, #0
 800116e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001172:	2204      	movs	r2, #4
 8001174:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001178:	2200      	movs	r2, #0
 800117a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800117c:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001182:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001184:	2201      	movs	r2, #1
 8001186:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_ADC2_Init+0xc0>)
 8001198:	2200      	movs	r2, #0
 800119a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <MX_ADC2_Init+0xc0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011b2:	4811      	ldr	r0, [pc, #68]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011b4:	f000 ffba 	bl	800212c <HAL_ADC_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011be:	f000 fa5d 	bl	800167c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <MX_ADC2_Init+0xc8>)
 80011c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011c6:	2306      	movs	r3, #6
 80011c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ce:	237f      	movs	r3, #127	; 0x7f
 80011d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011d2:	2304      	movs	r3, #4
 80011d4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011da:	463b      	mov	r3, r7
 80011dc:	4619      	mov	r1, r3
 80011de:	4806      	ldr	r0, [pc, #24]	; (80011f8 <MX_ADC2_Init+0xc0>)
 80011e0:	f001 f928 	bl	8002434 <HAL_ADC_ConfigChannel>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011ea:	f000 fa47 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011ee:	bf00      	nop
 80011f0:	3720      	adds	r7, #32
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200001f0 	.word	0x200001f0
 80011fc:	50000100 	.word	0x50000100
 8001200:	47520000 	.word	0x47520000

08001204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b09c      	sub	sp, #112	; 0x70
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800120a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001218:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001224:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
 8001234:	615a      	str	r2, [r3, #20]
 8001236:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	2234      	movs	r2, #52	; 0x34
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f005 fd93 	bl	8006d6a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001244:	4b57      	ldr	r3, [pc, #348]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001246:	4a58      	ldr	r2, [pc, #352]	; (80013a8 <MX_TIM1_Init+0x1a4>)
 8001248:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800124a:	4b56      	ldr	r3, [pc, #344]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b54      	ldr	r3, [pc, #336]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001256:	4b53      	ldr	r3, [pc, #332]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001258:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800125c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b51      	ldr	r3, [pc, #324]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001264:	4b4f      	ldr	r3, [pc, #316]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001266:	2200      	movs	r2, #0
 8001268:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800126a:	4b4e      	ldr	r3, [pc, #312]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800126c:	2280      	movs	r2, #128	; 0x80
 800126e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001270:	484c      	ldr	r0, [pc, #304]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001272:	f002 ff39 	bl	80040e8 <HAL_TIM_Base_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800127c:	f000 f9fe 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001284:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001286:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800128a:	4619      	mov	r1, r3
 800128c:	4845      	ldr	r0, [pc, #276]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800128e:	f003 f9e1 	bl	8004654 <HAL_TIM_ConfigClockSource>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001298:	f000 f9f0 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800129c:	4841      	ldr	r0, [pc, #260]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800129e:	f002 ff7a 	bl	8004196 <HAL_TIM_PWM_Init>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80012a8:	f000 f9e8 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ac:	2300      	movs	r3, #0
 80012ae:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012bc:	4619      	mov	r1, r3
 80012be:	4839      	ldr	r0, [pc, #228]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 80012c0:	f004 f80e 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80012ca:	f000 f9d7 	bl	800167c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ce:	2360      	movs	r3, #96	; 0x60
 80012d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d6:	2300      	movs	r3, #0
 80012d8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012da:	2300      	movs	r3, #0
 80012dc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012ee:	2200      	movs	r2, #0
 80012f0:	4619      	mov	r1, r3
 80012f2:	482c      	ldr	r0, [pc, #176]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 80012f4:	f003 f89a 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80012fe:	f000 f9bd 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001302:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001306:	2204      	movs	r2, #4
 8001308:	4619      	mov	r1, r3
 800130a:	4826      	ldr	r0, [pc, #152]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800130c:	f003 f88e 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001316:	f000 f9b1 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800131a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800131e:	2208      	movs	r2, #8
 8001320:	4619      	mov	r1, r3
 8001322:	4820      	ldr	r0, [pc, #128]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001324:	f003 f882 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800132e:	f000 f9a5 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001332:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001336:	220c      	movs	r2, #12
 8001338:	4619      	mov	r1, r3
 800133a:	481a      	ldr	r0, [pc, #104]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 800133c:	f003 f876 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001346:	f000 f999 	bl	800167c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800134a:	2300      	movs	r3, #0
 800134c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800134e:	2300      	movs	r3, #0
 8001350:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800135e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001362:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001368:	2300      	movs	r3, #0
 800136a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800136c:	2300      	movs	r3, #0
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001370:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001374:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800137a:	2300      	movs	r3, #0
 800137c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4807      	ldr	r0, [pc, #28]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001388:	f004 f82c 	bl	80053e4 <HAL_TIMEx_ConfigBreakDeadTime>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8001392:	f000 f973 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001396:	4803      	ldr	r0, [pc, #12]	; (80013a4 <MX_TIM1_Init+0x1a0>)
 8001398:	f000 fa70 	bl	800187c <HAL_TIM_MspPostInit>

}
 800139c:	bf00      	nop
 800139e:	3770      	adds	r7, #112	; 0x70
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	2000025c 	.word	0x2000025c
 80013a8:	40012c00 	.word	0x40012c00

080013ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b2:	f107 031c 	add.w	r3, r7, #28
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013be:	463b      	mov	r3, r7
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
 80013cc:	615a      	str	r2, [r3, #20]
 80013ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d0:	4b22      	ldr	r3, [pc, #136]	; (800145c <MX_TIM2_Init+0xb0>)
 80013d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <MX_TIM2_Init+0xb0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013de:	4b1f      	ldr	r3, [pc, #124]	; (800145c <MX_TIM2_Init+0xb0>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <MX_TIM2_Init+0xb0>)
 80013e6:	f04f 32ff 	mov.w	r2, #4294967295
 80013ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	; (800145c <MX_TIM2_Init+0xb0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_TIM2_Init+0xb0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013f8:	4818      	ldr	r0, [pc, #96]	; (800145c <MX_TIM2_Init+0xb0>)
 80013fa:	f002 fecc 	bl	8004196 <HAL_TIM_PWM_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001404:	f000 f93a 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	4619      	mov	r1, r3
 8001416:	4811      	ldr	r0, [pc, #68]	; (800145c <MX_TIM2_Init+0xb0>)
 8001418:	f003 ff62 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001422:	f000 f92b 	bl	800167c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001426:	2360      	movs	r3, #96	; 0x60
 8001428:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142e:	2300      	movs	r3, #0
 8001430:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001436:	463b      	mov	r3, r7
 8001438:	2200      	movs	r2, #0
 800143a:	4619      	mov	r1, r3
 800143c:	4807      	ldr	r0, [pc, #28]	; (800145c <MX_TIM2_Init+0xb0>)
 800143e:	f002 fff5 	bl	800442c <HAL_TIM_PWM_ConfigChannel>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001448:	f000 f918 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800144c:	4803      	ldr	r0, [pc, #12]	; (800145c <MX_TIM2_Init+0xb0>)
 800144e:	f000 fa15 	bl	800187c <HAL_TIM_MspPostInit>

}
 8001452:	bf00      	nop
 8001454:	3728      	adds	r7, #40	; 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200002a8 	.word	0x200002a8

08001460 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800147e:	4b26      	ldr	r3, [pc, #152]	; (8001518 <MX_TIM3_Init+0xb8>)
 8001480:	4a26      	ldr	r2, [pc, #152]	; (800151c <MX_TIM3_Init+0xbc>)
 8001482:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001484:	4b24      	ldr	r3, [pc, #144]	; (8001518 <MX_TIM3_Init+0xb8>)
 8001486:	2200      	movs	r2, #0
 8001488:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148a:	4b23      	ldr	r3, [pc, #140]	; (8001518 <MX_TIM3_Init+0xb8>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001490:	4b21      	ldr	r3, [pc, #132]	; (8001518 <MX_TIM3_Init+0xb8>)
 8001492:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001496:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <MX_TIM3_Init+0xb8>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149e:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <MX_TIM3_Init+0xb8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80014a4:	481c      	ldr	r0, [pc, #112]	; (8001518 <MX_TIM3_Init+0xb8>)
 80014a6:	f002 fecd 	bl	8004244 <HAL_TIM_IC_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014b0:	f000 f8e4 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4815      	ldr	r0, [pc, #84]	; (8001518 <MX_TIM3_Init+0xb8>)
 80014c4:	f003 ff0c 	bl	80052e0 <HAL_TIMEx_MasterConfigSynchronization>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80014ce:	f000 f8d5 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014d6:	2301      	movs	r3, #1
 80014d8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	4619      	mov	r1, r3
 80014e8:	480b      	ldr	r0, [pc, #44]	; (8001518 <MX_TIM3_Init+0xb8>)
 80014ea:	f002 ff02 	bl	80042f2 <HAL_TIM_IC_ConfigChannel>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80014f4:	f000 f8c2 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2204      	movs	r2, #4
 80014fc:	4619      	mov	r1, r3
 80014fe:	4806      	ldr	r0, [pc, #24]	; (8001518 <MX_TIM3_Init+0xb8>)
 8001500:	f002 fef7 	bl	80042f2 <HAL_TIM_IC_ConfigChannel>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800150a:	f000 f8b7 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	3720      	adds	r7, #32
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200002f4 	.word	0x200002f4
 800151c:	40000400 	.word	0x40000400

08001520 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001524:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001526:	4a23      	ldr	r2, [pc, #140]	; (80015b4 <MX_USART2_UART_Init+0x94>)
 8001528:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800152a:	4b21      	ldr	r3, [pc, #132]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800152c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001530:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b1f      	ldr	r3, [pc, #124]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800153e:	4b1c      	ldr	r3, [pc, #112]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001556:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800155e:	2200      	movs	r2, #0
 8001560:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 8001564:	2200      	movs	r2, #0
 8001566:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001568:	4811      	ldr	r0, [pc, #68]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800156a:	f003 ffc7 	bl	80054fc <HAL_UART_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001574:	f000 f882 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001578:	2100      	movs	r1, #0
 800157a:	480d      	ldr	r0, [pc, #52]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800157c:	f004 fdc0 	bl	8006100 <HAL_UARTEx_SetTxFifoThreshold>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001586:	f000 f879 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800158a:	2100      	movs	r1, #0
 800158c:	4808      	ldr	r0, [pc, #32]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800158e:	f004 fdf5 	bl	800617c <HAL_UARTEx_SetRxFifoThreshold>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001598:	f000 f870 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800159c:	4804      	ldr	r0, [pc, #16]	; (80015b0 <MX_USART2_UART_Init+0x90>)
 800159e:	f004 fd76 	bl	800608e <HAL_UARTEx_DisableFifoMode>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80015a8:	f000 f868 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000340 	.word	0x20000340
 80015b4:	40004400 	.word	0x40004400

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	4b29      	ldr	r3, [pc, #164]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d2:	4a28      	ldr	r2, [pc, #160]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015da:	4b26      	ldr	r3, [pc, #152]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e6:	4b23      	ldr	r3, [pc, #140]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ea:	4a22      	ldr	r2, [pc, #136]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015ec:	f043 0302 	orr.w	r3, r3, #2
 80015f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015f2:	4b20      	ldr	r3, [pc, #128]	; (8001674 <MX_GPIO_Init+0xbc>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LS_DIR_Pin|RS_DIR_Pin, GPIO_PIN_RESET);
 80015fe:	2200      	movs	r2, #0
 8001600:	2103      	movs	r1, #3
 8001602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001606:	f001 fd6b 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001610:	4819      	ldr	r0, [pc, #100]	; (8001678 <MX_GPIO_Init+0xc0>)
 8001612:	f001 fd65 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LS_DIR_Pin RS_DIR_Pin */
  GPIO_InitStruct.Pin = LS_DIR_Pin|RS_DIR_Pin;
 8001616:	2303      	movs	r3, #3
 8001618:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161a:	2301      	movs	r3, #1
 800161c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001626:	f107 030c 	add.w	r3, r7, #12
 800162a:	4619      	mov	r1, r3
 800162c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001630:	f001 fbd4 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_B_Pin MODE_A_Pin */
  GPIO_InitStruct.Pin = MODE_B_Pin|MODE_A_Pin;
 8001634:	2330      	movs	r3, #48	; 0x30
 8001636:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001638:	2300      	movs	r3, #0
 800163a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	4619      	mov	r1, r3
 8001646:	480c      	ldr	r0, [pc, #48]	; (8001678 <MX_GPIO_Init+0xc0>)
 8001648:	f001 fbc8 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800164c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	2301      	movs	r3, #1
 8001654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	4619      	mov	r1, r3
 8001664:	4804      	ldr	r0, [pc, #16]	; (8001678 <MX_GPIO_Init+0xc0>)
 8001666:	f001 fbb9 	bl	8002ddc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800166a:	bf00      	nop
 800166c:	3720      	adds	r7, #32
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40021000 	.word	0x40021000
 8001678:	48000400 	.word	0x48000400

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	e7fe      	b.n	8001684 <Error_Handler+0x8>
	...

08001688 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <HAL_MspInit+0x44>)
 8001690:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001692:	4a0e      	ldr	r2, [pc, #56]	; (80016cc <HAL_MspInit+0x44>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6613      	str	r3, [r2, #96]	; 0x60
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <HAL_MspInit+0x44>)
 800169c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_MspInit+0x44>)
 80016a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016aa:	4a08      	ldr	r2, [pc, #32]	; (80016cc <HAL_MspInit+0x44>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6593      	str	r3, [r2, #88]	; 0x58
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_MspInit+0x44>)
 80016b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016be:	f001 fde5 	bl	800328c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000

080016d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b09a      	sub	sp, #104	; 0x68
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	2244      	movs	r2, #68	; 0x44
 80016ee:	2100      	movs	r1, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	f005 fb3a 	bl	8006d6a <memset>
  if(hadc->Instance==ADC2)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a1e      	ldr	r2, [pc, #120]	; (8001774 <HAL_ADC_MspInit+0xa4>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d134      	bne.n	800176a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001700:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001704:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001706:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	4618      	mov	r0, r3
 8001712:	f002 faf9 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800171c:	f7ff ffae 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001720:	4b15      	ldr	r3, [pc, #84]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 8001722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001724:	4a14      	ldr	r2, [pc, #80]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 8001726:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800172a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 800172e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001730:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001738:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 800173a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173c:	4a0e      	ldr	r2, [pc, #56]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <HAL_ADC_MspInit+0xa8>)
 8001746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001750:	2310      	movs	r3, #16
 8001752:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001754:	2303      	movs	r3, #3
 8001756:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001760:	4619      	mov	r1, r3
 8001762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001766:	f001 fb39 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800176a:	bf00      	nop
 800176c:	3768      	adds	r7, #104	; 0x68
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	50000100 	.word	0x50000100
 8001778:	40021000 	.word	0x40021000

0800177c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <HAL_TIM_Base_MspInit+0x38>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d10b      	bne.n	80017a6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_TIM_Base_MspInit+0x3c>)
 8001790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001792:	4a09      	ldr	r2, [pc, #36]	; (80017b8 <HAL_TIM_Base_MspInit+0x3c>)
 8001794:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001798:	6613      	str	r3, [r2, #96]	; 0x60
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <HAL_TIM_Base_MspInit+0x3c>)
 800179c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800179e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40012c00 	.word	0x40012c00
 80017b8:	40021000 	.word	0x40021000

080017bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017cc:	d10b      	bne.n	80017e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d2:	4a08      	ldr	r2, [pc, #32]	; (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6593      	str	r3, [r2, #88]	; 0x58
 80017da:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <HAL_TIM_PWM_MspInit+0x38>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017e6:	bf00      	nop
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a17      	ldr	r2, [pc, #92]	; (8001874 <HAL_TIM_IC_MspInit+0x7c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d128      	bne.n	800186c <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800181a:	4b17      	ldr	r3, [pc, #92]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181e:	4a16      	ldr	r2, [pc, #88]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	6593      	str	r3, [r2, #88]	; 0x58
 8001826:	4b14      	ldr	r3, [pc, #80]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 8001834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001836:	4a10      	ldr	r2, [pc, #64]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <HAL_TIM_IC_MspInit+0x80>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_R_Pin|ENC_L_Pin;
 800184a:	23c0      	movs	r3, #192	; 0xc0
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800185a:	2302      	movs	r3, #2
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4619      	mov	r1, r3
 8001864:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001868:	f001 fab8 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800186c:	bf00      	nop
 800186e:	3728      	adds	r7, #40	; 0x28
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40000400 	.word	0x40000400
 8001878:	40021000 	.word	0x40021000

0800187c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a2c      	ldr	r2, [pc, #176]	; (800194c <HAL_TIM_MspPostInit+0xd0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d130      	bne.n	8001900 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b2c      	ldr	r3, [pc, #176]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	4a2b      	ldr	r2, [pc, #172]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018aa:	4b29      	ldr	r3, [pc, #164]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = RS_M2_Pin|RS_M1_Pin|LS_M2_Pin;
 80018b6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80018c8:	2306      	movs	r3, #6
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4619      	mov	r1, r3
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d6:	f001 fa81 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LS_M1_Pin;
 80018da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 80018ec:	230b      	movs	r3, #11
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LS_M1_GPIO_Port, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fa:	f001 fa6f 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018fe:	e021      	b.n	8001944 <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001908:	d11c      	bne.n	8001944 <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	4a10      	ldr	r2, [pc, #64]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <HAL_TIM_MspPostInit+0xd4>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8001922:	2320      	movs	r3, #32
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001932:	2301      	movs	r3, #1
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001940:	f001 fa4c 	bl	8002ddc <HAL_GPIO_Init>
}
 8001944:	bf00      	nop
 8001946:	3728      	adds	r7, #40	; 0x28
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40012c00 	.word	0x40012c00
 8001950:	40021000 	.word	0x40021000

08001954 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b09a      	sub	sp, #104	; 0x68
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	2244      	movs	r2, #68	; 0x44
 8001972:	2100      	movs	r1, #0
 8001974:	4618      	mov	r0, r3
 8001976:	f005 f9f8 	bl	8006d6a <memset>
  if(huart->Instance==USART2)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a1f      	ldr	r2, [pc, #124]	; (80019fc <HAL_UART_MspInit+0xa8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d136      	bne.n	80019f2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001984:	2302      	movs	r3, #2
 8001986:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001988:	2300      	movs	r3, #0
 800198a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	4618      	mov	r0, r3
 8001992:	f002 f9b9 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800199c:	f7ff fe6e 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a0:	4b17      	ldr	r3, [pc, #92]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a4:	4a16      	ldr	r2, [pc, #88]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019aa:	6593      	str	r3, [r2, #88]	; 0x58
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019bc:	4a10      	ldr	r2, [pc, #64]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <HAL_UART_MspInit+0xac>)
 80019c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80019d0:	230c      	movs	r3, #12
 80019d2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e0:	2307      	movs	r3, #7
 80019e2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019e8:	4619      	mov	r1, r3
 80019ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ee:	f001 f9f5 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019f2:	bf00      	nop
 80019f4:	3768      	adds	r7, #104	; 0x68
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40004400 	.word	0x40004400
 8001a00:	40021000 	.word	0x40021000

08001a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a08:	e7fe      	b.n	8001a08 <NMI_Handler+0x4>

08001a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0e:	e7fe      	b.n	8001a0e <HardFault_Handler+0x4>

08001a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <MemManage_Handler+0x4>

08001a16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <BusFault_Handler+0x4>

08001a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <UsageFault_Handler+0x4>

08001a22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a50:	f000 f956 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_getpid>:
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_kill>:
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	f005 f9cd 	bl	8006e10 <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2216      	movs	r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_exit>:
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ffe7 	bl	8001a68 <_kill>
 8001a9a:	e7fe      	b.n	8001a9a <_exit+0x12>

08001a9c <_read>:
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e00a      	b.n	8001ac4 <_read+0x28>
 8001aae:	f3af 8000 	nop.w
 8001ab2:	4601      	mov	r1, r0
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	60ba      	str	r2, [r7, #8]
 8001aba:	b2ca      	uxtb	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbf0      	blt.n	8001aae <_read+0x12>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <_write>:
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e009      	b.n	8001afc <_write+0x26>
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	60ba      	str	r2, [r7, #8]
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f3af 8000 	nop.w
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	dbf1      	blt.n	8001ae8 <_write+0x12>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_close>:
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_fstat>:
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_isatty>:
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_lseek>:
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <_sbrk>:
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
 8001ba8:	f005 f932 	bl	8006e10 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20008000 	.word	0x20008000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	200003d4 	.word	0x200003d4
 8001be0:	20000528 	.word	0x20000528

08001be4 <SystemInit>:
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	; (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:
 8001c08:	480d      	ldr	r0, [pc, #52]	; (8001c40 <LoopForever+0x2>)
 8001c0a:	4685      	mov	sp, r0
 8001c0c:	f7ff ffea 	bl	8001be4 <SystemInit>
 8001c10:	480c      	ldr	r0, [pc, #48]	; (8001c44 <LoopForever+0x6>)
 8001c12:	490d      	ldr	r1, [pc, #52]	; (8001c48 <LoopForever+0xa>)
 8001c14:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <LoopForever+0xe>)
 8001c16:	2300      	movs	r3, #0
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:
 8001c1a:	58d4      	ldr	r4, [r2, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:
 8001c20:	18c4      	adds	r4, r0, r3
 8001c22:	428c      	cmp	r4, r1
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <LoopForever+0x12>)
 8001c28:	4c0a      	ldr	r4, [pc, #40]	; (8001c54 <LoopForever+0x16>)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:
 8001c32:	42a2      	cmp	r2, r4
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>
 8001c36:	f005 f8f1 	bl	8006e1c <__libc_init_array>
 8001c3a:	f7ff f9f5 	bl	8001028 <main>

08001c3e <LoopForever>:
 8001c3e:	e7fe      	b.n	8001c3e <LoopForever>
 8001c40:	20008000 	.word	0x20008000
 8001c44:	20000000 	.word	0x20000000
 8001c48:	200001d4 	.word	0x200001d4
 8001c4c:	0800903c 	.word	0x0800903c
 8001c50:	200001d4 	.word	0x200001d4
 8001c54:	20000528 	.word	0x20000528

08001c58 <ADC1_2_IRQHandler>:
 8001c58:	e7fe      	b.n	8001c58 <ADC1_2_IRQHandler>

08001c5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f001 f887 	bl	8002d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f000 f80e 	bl	8001c8c <HAL_InitTick>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d002      	beq.n	8001c7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	71fb      	strb	r3, [r7, #7]
 8001c7a:	e001      	b.n	8001c80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c7c:	f7ff fd04 	bl	8001688 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c80:	79fb      	ldrb	r3, [r7, #7]

}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c94:	2300      	movs	r3, #0
 8001c96:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c98:	4b16      	ldr	r3, [pc, #88]	; (8001cf4 <HAL_InitTick+0x68>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d022      	beq.n	8001ce6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <HAL_InitTick+0x6c>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <HAL_InitTick+0x68>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cac:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 f884 	bl	8002dc2 <HAL_SYSTICK_Config>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10f      	bne.n	8001ce0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b0f      	cmp	r3, #15
 8001cc4:	d809      	bhi.n	8001cda <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	f04f 30ff 	mov.w	r0, #4294967295
 8001cce:	f001 f85e 	bl	8002d8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	; (8001cfc <HAL_InitTick+0x70>)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	e007      	b.n	8001cea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	73fb      	strb	r3, [r7, #15]
 8001cde:	e004      	b.n	8001cea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	73fb      	strb	r3, [r7, #15]
 8001ce4:	e001      	b.n	8001cea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000008 	.word	0x20000008
 8001cf8:	20000000 	.word	0x20000000
 8001cfc:	20000004 	.word	0x20000004

08001d00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <HAL_IncTick+0x1c>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_IncTick+0x20>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	4a03      	ldr	r2, [pc, #12]	; (8001d1c <HAL_IncTick+0x1c>)
 8001d10:	6013      	str	r3, [r2, #0]
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	200003d8 	.word	0x200003d8
 8001d20:	20000008 	.word	0x20000008

08001d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return uwTick;
 8001d28:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <HAL_GetTick+0x14>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	200003d8 	.word	0x200003d8

08001d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff ffee 	bl	8001d24 <HAL_GetTick>
 8001d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d54:	d004      	beq.n	8001d60 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <HAL_Delay+0x40>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d60:	bf00      	nop
 8001d62:	f7ff ffdf 	bl	8001d24 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d8f7      	bhi.n	8001d62 <HAL_Delay+0x26>
  {
  }
}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000008 	.word	0x20000008

08001d80 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	609a      	str	r2, [r3, #8]
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
 8001dae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
 8001df4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	3360      	adds	r3, #96	; 0x60
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	4413      	add	r3, r2
 8001e02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <LL_ADC_SetOffset+0x44>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	4313      	orrs	r3, r2
 8001e18:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e20:	bf00      	nop
 8001e22:	371c      	adds	r7, #28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	03fff000 	.word	0x03fff000

08001e30 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	3360      	adds	r3, #96	; 0x60
 8001e3e:	461a      	mov	r2, r3
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b087      	sub	sp, #28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	3360      	adds	r3, #96	; 0x60
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	431a      	orrs	r2, r3
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e86:	bf00      	nop
 8001e88:	371c      	adds	r7, #28
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b087      	sub	sp, #28
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	60f8      	str	r0, [r7, #12]
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	3360      	adds	r3, #96	; 0x60
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ebc:	bf00      	nop
 8001ebe:	371c      	adds	r7, #28
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	3360      	adds	r3, #96	; 0x60
 8001ed8:	461a      	mov	r2, r3
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	431a      	orrs	r2, r3
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001ef2:	bf00      	nop
 8001ef4:	371c      	adds	r7, #28
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b083      	sub	sp, #12
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	615a      	str	r2, [r3, #20]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	3330      	adds	r3, #48	; 0x30
 8001f34:	461a      	mov	r2, r3
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	f003 030c 	and.w	r3, r3, #12
 8001f40:	4413      	add	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	f003 031f 	and.w	r3, r3, #31
 8001f4e:	211f      	movs	r1, #31
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	401a      	ands	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	0e9b      	lsrs	r3, r3, #26
 8001f5c:	f003 011f 	and.w	r1, r3, #31
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	f003 031f 	and.w	r3, r3, #31
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f70:	bf00      	nop
 8001f72:	371c      	adds	r7, #28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3314      	adds	r3, #20
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	0e5b      	lsrs	r3, r3, #25
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	4413      	add	r3, r2
 8001f9a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	0d1b      	lsrs	r3, r3, #20
 8001fa4:	f003 031f 	and.w	r3, r3, #31
 8001fa8:	2107      	movs	r1, #7
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	0d1b      	lsrs	r3, r3, #20
 8001fb6:	f003 031f 	and.w	r3, r3, #31
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fec:	43db      	mvns	r3, r3
 8001fee:	401a      	ands	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 0318 	and.w	r3, r3, #24
 8001ff6:	4908      	ldr	r1, [pc, #32]	; (8002018 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ff8:	40d9      	lsrs	r1, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	400b      	ands	r3, r1
 8001ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002002:	431a      	orrs	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800200a:	bf00      	nop
 800200c:	3714      	adds	r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	0007ffff 	.word	0x0007ffff

0800201c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800202c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6093      	str	r3, [r2, #8]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002054:	d101      	bne.n	800205a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002078:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800207c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020a4:	d101      	bne.n	80020aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d101      	bne.n	80020d0 <LL_ADC_IsEnabled+0x18>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <LL_ADC_IsEnabled+0x1a>
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 0304 	and.w	r3, r3, #4
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d101      	bne.n	80020f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0308 	and.w	r3, r3, #8
 8002114:	2b08      	cmp	r3, #8
 8002116:	d101      	bne.n	800211c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800212c:	b590      	push	{r4, r7, lr}
 800212e:	b089      	sub	sp, #36	; 0x24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e167      	b.n	8002416 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7ff fabb 	bl	80016d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff67 	bl	8002040 <LL_ADC_IsDeepPowerDownEnabled>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d004      	beq.n	8002182 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff ff4d 	bl	800201c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ff82 	bl	8002090 <LL_ADC_IsInternalRegulatorEnabled>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d115      	bne.n	80021be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff ff66 	bl	8002068 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800219c:	4ba0      	ldr	r3, [pc, #640]	; (8002420 <HAL_ADC_Init+0x2f4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	099b      	lsrs	r3, r3, #6
 80021a2:	4aa0      	ldr	r2, [pc, #640]	; (8002424 <HAL_ADC_Init+0x2f8>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	3301      	adds	r3, #1
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b0:	e002      	b.n	80021b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f9      	bne.n	80021b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff ff64 	bl	8002090 <LL_ADC_IsInternalRegulatorEnabled>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10d      	bne.n	80021ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d2:	f043 0210 	orr.w	r2, r3, #16
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021de:	f043 0201 	orr.w	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff75 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 80021f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f040 8100 	bne.w	8002404 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f040 80fc 	bne.w	8002404 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002210:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002214:	f043 0202 	orr.w	r2, r3, #2
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff49 	bl	80020b8 <LL_ADC_IsEnabled>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d111      	bne.n	8002250 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800222c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002230:	f7ff ff42 	bl	80020b8 <LL_ADC_IsEnabled>
 8002234:	4604      	mov	r4, r0
 8002236:	487c      	ldr	r0, [pc, #496]	; (8002428 <HAL_ADC_Init+0x2fc>)
 8002238:	f7ff ff3e 	bl	80020b8 <LL_ADC_IsEnabled>
 800223c:	4603      	mov	r3, r0
 800223e:	4323      	orrs	r3, r4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d105      	bne.n	8002250 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4619      	mov	r1, r3
 800224a:	4878      	ldr	r0, [pc, #480]	; (800242c <HAL_ADC_Init+0x300>)
 800224c:	f7ff fd98 	bl	8001d80 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	7f5b      	ldrb	r3, [r3, #29]
 8002254:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800225a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002260:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002266:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800226e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002270:	4313      	orrs	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800227a:	2b01      	cmp	r3, #1
 800227c:	d106      	bne.n	800228c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002282:	3b01      	subs	r3, #1
 8002284:	045b      	lsls	r3, r3, #17
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002290:	2b00      	cmp	r3, #0
 8002292:	d009      	beq.n	80022a8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002298:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	4b60      	ldr	r3, [pc, #384]	; (8002430 <HAL_ADC_Init+0x304>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	69b9      	ldr	r1, [r7, #24]
 80022b8:	430b      	orrs	r3, r1
 80022ba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff ff14 	bl	8002104 <LL_ADC_INJ_IsConversionOngoing>
 80022dc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d16d      	bne.n	80023c0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d16a      	bne.n	80023c0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022ee:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80022f6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002306:	f023 0302 	bic.w	r3, r3, #2
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	69b9      	ldr	r1, [r7, #24]
 8002310:	430b      	orrs	r3, r1
 8002312:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d017      	beq.n	800234c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691a      	ldr	r2, [r3, #16]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800232a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002334:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002338:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6911      	ldr	r1, [r2, #16]
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	430b      	orrs	r3, r1
 8002346:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800234a:	e013      	b.n	8002374 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	691a      	ldr	r2, [r3, #16]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800235a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800236c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002370:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800237a:	2b01      	cmp	r3, #1
 800237c:	d118      	bne.n	80023b0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002388:	f023 0304 	bic.w	r3, r3, #4
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002394:	4311      	orrs	r1, r2
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80023a0:	430a      	orrs	r2, r1
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 0201 	orr.w	r2, r2, #1
 80023ac:	611a      	str	r2, [r3, #16]
 80023ae:	e007      	b.n	80023c0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0201 	bic.w	r2, r2, #1
 80023be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d10c      	bne.n	80023e2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	f023 010f 	bic.w	r1, r3, #15
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	1e5a      	subs	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	631a      	str	r2, [r3, #48]	; 0x30
 80023e0:	e007      	b.n	80023f2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 020f 	bic.w	r2, r2, #15
 80023f0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f6:	f023 0303 	bic.w	r3, r3, #3
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	65da      	str	r2, [r3, #92]	; 0x5c
 8002402:	e007      	b.n	8002414 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002408:	f043 0210 	orr.w	r2, r3, #16
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002414:	7ffb      	ldrb	r3, [r7, #31]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3724      	adds	r7, #36	; 0x24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd90      	pop	{r4, r7, pc}
 800241e:	bf00      	nop
 8002420:	20000000 	.word	0x20000000
 8002424:	053e2d63 	.word	0x053e2d63
 8002428:	50000100 	.word	0x50000100
 800242c:	50000300 	.word	0x50000300
 8002430:	fff04007 	.word	0xfff04007

08002434 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b0b6      	sub	sp, #216	; 0xd8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x22>
 8002452:	2302      	movs	r3, #2
 8002454:	e3c8      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x7b4>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fe3b 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	f040 83ad 	bne.w	8002bca <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	461a      	mov	r2, r3
 800247e:	f7ff fd51 	bl	8001f24 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fe29 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 800248c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fe35 	bl	8002104 <LL_ADC_INJ_IsConversionOngoing>
 800249a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800249e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f040 81d9 	bne.w	800285a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f040 81d4 	bne.w	800285a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024ba:	d10f      	bne.n	80024dc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6818      	ldr	r0, [r3, #0]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2200      	movs	r2, #0
 80024c6:	4619      	mov	r1, r3
 80024c8:	f7ff fd58 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fd12 	bl	8001efe <LL_ADC_SetSamplingTimeCommonConfig>
 80024da:	e00e      	b.n	80024fa <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6818      	ldr	r0, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	6819      	ldr	r1, [r3, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	461a      	mov	r2, r3
 80024ea:	f7ff fd47 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2100      	movs	r1, #0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fd02 	bl	8001efe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	695a      	ldr	r2, [r3, #20]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	08db      	lsrs	r3, r3, #3
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	2b04      	cmp	r3, #4
 800251a:	d022      	beq.n	8002562 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	6919      	ldr	r1, [r3, #16]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800252c:	f7ff fc5c 	bl	8001de8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6818      	ldr	r0, [r3, #0]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6919      	ldr	r1, [r3, #16]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	461a      	mov	r2, r3
 800253e:	f7ff fca8 	bl	8001e92 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800254e:	2b01      	cmp	r3, #1
 8002550:	d102      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x124>
 8002552:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002556:	e000      	b.n	800255a <HAL_ADC_ConfigChannel+0x126>
 8002558:	2300      	movs	r3, #0
 800255a:	461a      	mov	r2, r3
 800255c:	f7ff fcb4 	bl	8001ec8 <LL_ADC_SetOffsetSaturation>
 8002560:	e17b      	b.n	800285a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2100      	movs	r1, #0
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fc61 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10a      	bne.n	800258e <HAL_ADC_ConfigChannel+0x15a>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fc56 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 8002584:	4603      	mov	r3, r0
 8002586:	0e9b      	lsrs	r3, r3, #26
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	e01e      	b.n	80025cc <HAL_ADC_ConfigChannel+0x198>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2100      	movs	r1, #0
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff fc4b 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80025a4:	fa93 f3a3 	rbit	r3, r3
 80025a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80025b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80025bc:	2320      	movs	r3, #32
 80025be:	e004      	b.n	80025ca <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80025c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80025c4:	fab3 f383 	clz	r3, r3
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d105      	bne.n	80025e4 <HAL_ADC_ConfigChannel+0x1b0>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	0e9b      	lsrs	r3, r3, #26
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	e018      	b.n	8002616 <HAL_ADC_ConfigChannel+0x1e2>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80025f0:	fa93 f3a3 	rbit	r3, r3
 80025f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80025f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002600:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002604:	2b00      	cmp	r3, #0
 8002606:	d101      	bne.n	800260c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002608:	2320      	movs	r3, #32
 800260a:	e004      	b.n	8002616 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800260c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002610:	fab3 f383 	clz	r3, r3
 8002614:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002616:	429a      	cmp	r2, r3
 8002618:	d106      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2200      	movs	r2, #0
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fc1a 	bl	8001e5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2101      	movs	r1, #1
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fbfe 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 8002634:	4603      	mov	r3, r0
 8002636:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10a      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x220>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2101      	movs	r1, #1
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fbf3 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 800264a:	4603      	mov	r3, r0
 800264c:	0e9b      	lsrs	r3, r3, #26
 800264e:	f003 021f 	and.w	r2, r3, #31
 8002652:	e01e      	b.n	8002692 <HAL_ADC_ConfigChannel+0x25e>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2101      	movs	r1, #1
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fbe8 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 8002660:	4603      	mov	r3, r0
 8002662:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002666:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800266a:	fa93 f3a3 	rbit	r3, r3
 800266e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002672:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002676:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800267a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002682:	2320      	movs	r3, #32
 8002684:	e004      	b.n	8002690 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800268a:	fab3 f383 	clz	r3, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269a:	2b00      	cmp	r3, #0
 800269c:	d105      	bne.n	80026aa <HAL_ADC_ConfigChannel+0x276>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	0e9b      	lsrs	r3, r3, #26
 80026a4:	f003 031f 	and.w	r3, r3, #31
 80026a8:	e018      	b.n	80026dc <HAL_ADC_ConfigChannel+0x2a8>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80026b6:	fa93 f3a3 	rbit	r3, r3
 80026ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80026be:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80026c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80026c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80026ce:	2320      	movs	r3, #32
 80026d0:	e004      	b.n	80026dc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80026d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026dc:	429a      	cmp	r2, r3
 80026de:	d106      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2200      	movs	r2, #0
 80026e6:	2101      	movs	r1, #1
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fbb7 	bl	8001e5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2102      	movs	r1, #2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff fb9b 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 80026fa:	4603      	mov	r3, r0
 80026fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002700:	2b00      	cmp	r3, #0
 8002702:	d10a      	bne.n	800271a <HAL_ADC_ConfigChannel+0x2e6>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2102      	movs	r1, #2
 800270a:	4618      	mov	r0, r3
 800270c:	f7ff fb90 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 8002710:	4603      	mov	r3, r0
 8002712:	0e9b      	lsrs	r3, r3, #26
 8002714:	f003 021f 	and.w	r2, r3, #31
 8002718:	e01e      	b.n	8002758 <HAL_ADC_ConfigChannel+0x324>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2102      	movs	r1, #2
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fb85 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 8002726:	4603      	mov	r3, r0
 8002728:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002730:	fa93 f3a3 	rbit	r3, r3
 8002734:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002738:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800273c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002740:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002748:	2320      	movs	r3, #32
 800274a:	e004      	b.n	8002756 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800274c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x33c>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	0e9b      	lsrs	r3, r3, #26
 800276a:	f003 031f 	and.w	r3, r3, #31
 800276e:	e016      	b.n	800279e <HAL_ADC_ConfigChannel+0x36a>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800277c:	fa93 f3a3 	rbit	r3, r3
 8002780:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002782:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002784:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002788:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002790:	2320      	movs	r3, #32
 8002792:	e004      	b.n	800279e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002794:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800279e:	429a      	cmp	r2, r3
 80027a0:	d106      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2200      	movs	r2, #0
 80027a8:	2102      	movs	r1, #2
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fb56 	bl	8001e5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2103      	movs	r1, #3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff fb3a 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 80027bc:	4603      	mov	r3, r0
 80027be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10a      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x3a8>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2103      	movs	r1, #3
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff fb2f 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	0e9b      	lsrs	r3, r3, #26
 80027d6:	f003 021f 	and.w	r2, r3, #31
 80027da:	e017      	b.n	800280c <HAL_ADC_ConfigChannel+0x3d8>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2103      	movs	r1, #3
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff fb24 	bl	8001e30 <LL_ADC_GetOffsetChannel>
 80027e8:	4603      	mov	r3, r0
 80027ea:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027ee:	fa93 f3a3 	rbit	r3, r3
 80027f2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80027f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027f6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80027f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80027fe:	2320      	movs	r3, #32
 8002800:	e003      	b.n	800280a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002802:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002804:	fab3 f383 	clz	r3, r3
 8002808:	b2db      	uxtb	r3, r3
 800280a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002814:	2b00      	cmp	r3, #0
 8002816:	d105      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x3f0>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	0e9b      	lsrs	r3, r3, #26
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	e011      	b.n	8002848 <HAL_ADC_ConfigChannel+0x414>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002832:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002834:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800283c:	2320      	movs	r3, #32
 800283e:	e003      	b.n	8002848 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002848:	429a      	cmp	r2, r3
 800284a:	d106      	bne.n	800285a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2200      	movs	r2, #0
 8002852:	2103      	movs	r1, #3
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fb01 	bl	8001e5c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fc2a 	bl	80020b8 <LL_ADC_IsEnabled>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 8140 	bne.w	8002aec <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6818      	ldr	r0, [r3, #0]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	6819      	ldr	r1, [r3, #0]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	461a      	mov	r2, r3
 800287a:	f7ff fbab 	bl	8001fd4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	4a8f      	ldr	r2, [pc, #572]	; (8002ac0 <HAL_ADC_ConfigChannel+0x68c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	f040 8131 	bne.w	8002aec <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002896:	2b00      	cmp	r3, #0
 8002898:	d10b      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x47e>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	0e9b      	lsrs	r3, r3, #26
 80028a0:	3301      	adds	r3, #1
 80028a2:	f003 031f 	and.w	r3, r3, #31
 80028a6:	2b09      	cmp	r3, #9
 80028a8:	bf94      	ite	ls
 80028aa:	2301      	movls	r3, #1
 80028ac:	2300      	movhi	r3, #0
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	e019      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x4b2>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028ba:	fa93 f3a3 	rbit	r3, r3
 80028be:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80028c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028c2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80028c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80028ca:	2320      	movs	r3, #32
 80028cc:	e003      	b.n	80028d6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80028ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028d0:	fab3 f383 	clz	r3, r3
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	3301      	adds	r3, #1
 80028d8:	f003 031f 	and.w	r3, r3, #31
 80028dc:	2b09      	cmp	r3, #9
 80028de:	bf94      	ite	ls
 80028e0:	2301      	movls	r3, #1
 80028e2:	2300      	movhi	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d079      	beq.n	80029de <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d107      	bne.n	8002906 <HAL_ADC_ConfigChannel+0x4d2>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	0e9b      	lsrs	r3, r3, #26
 80028fc:	3301      	adds	r3, #1
 80028fe:	069b      	lsls	r3, r3, #26
 8002900:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002904:	e015      	b.n	8002932 <HAL_ADC_ConfigChannel+0x4fe>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800290e:	fa93 f3a3 	rbit	r3, r3
 8002912:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002916:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002918:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800291e:	2320      	movs	r3, #32
 8002920:	e003      	b.n	800292a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002922:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002924:	fab3 f383 	clz	r3, r3
 8002928:	b2db      	uxtb	r3, r3
 800292a:	3301      	adds	r3, #1
 800292c:	069b      	lsls	r3, r3, #26
 800292e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800293a:	2b00      	cmp	r3, #0
 800293c:	d109      	bne.n	8002952 <HAL_ADC_ConfigChannel+0x51e>
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	0e9b      	lsrs	r3, r3, #26
 8002944:	3301      	adds	r3, #1
 8002946:	f003 031f 	and.w	r3, r3, #31
 800294a:	2101      	movs	r1, #1
 800294c:	fa01 f303 	lsl.w	r3, r1, r3
 8002950:	e017      	b.n	8002982 <HAL_ADC_ConfigChannel+0x54e>
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002960:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002962:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800296a:	2320      	movs	r3, #32
 800296c:	e003      	b.n	8002976 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800296e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002970:	fab3 f383 	clz	r3, r3
 8002974:	b2db      	uxtb	r3, r3
 8002976:	3301      	adds	r3, #1
 8002978:	f003 031f 	and.w	r3, r3, #31
 800297c:	2101      	movs	r1, #1
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	ea42 0103 	orr.w	r1, r2, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10a      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x574>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	3301      	adds	r3, #1
 800299a:	f003 021f 	and.w	r2, r3, #31
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	051b      	lsls	r3, r3, #20
 80029a6:	e018      	b.n	80029da <HAL_ADC_ConfigChannel+0x5a6>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029b0:	fa93 f3a3 	rbit	r3, r3
 80029b4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80029b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80029ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80029c0:	2320      	movs	r3, #32
 80029c2:	e003      	b.n	80029cc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80029c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029c6:	fab3 f383 	clz	r3, r3
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	3301      	adds	r3, #1
 80029ce:	f003 021f 	and.w	r2, r3, #31
 80029d2:	4613      	mov	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	4413      	add	r3, r2
 80029d8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029da:	430b      	orrs	r3, r1
 80029dc:	e081      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x5c6>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	0e9b      	lsrs	r3, r3, #26
 80029f0:	3301      	adds	r3, #1
 80029f2:	069b      	lsls	r3, r3, #26
 80029f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029f8:	e015      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x5f2>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a0a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002a12:	2320      	movs	r3, #32
 8002a14:	e003      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a18:	fab3 f383 	clz	r3, r3
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	069b      	lsls	r3, r3, #26
 8002a22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d109      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x612>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	0e9b      	lsrs	r3, r3, #26
 8002a38:	3301      	adds	r3, #1
 8002a3a:	f003 031f 	and.w	r3, r3, #31
 8002a3e:	2101      	movs	r1, #1
 8002a40:	fa01 f303 	lsl.w	r3, r1, r3
 8002a44:	e017      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x642>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	fa93 f3a3 	rbit	r3, r3
 8002a52:	61fb      	str	r3, [r7, #28]
  return result;
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002a5e:	2320      	movs	r3, #32
 8002a60:	e003      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a64:	fab3 f383 	clz	r3, r3
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	2101      	movs	r1, #1
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	ea42 0103 	orr.w	r1, r2, r3
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10d      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x66e>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	0e9b      	lsrs	r3, r3, #26
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	f003 021f 	and.w	r2, r3, #31
 8002a92:	4613      	mov	r3, r2
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	4413      	add	r3, r2
 8002a98:	3b1e      	subs	r3, #30
 8002a9a:	051b      	lsls	r3, r3, #20
 8002a9c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002aa0:	e01e      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0x6ac>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	613b      	str	r3, [r7, #16]
  return result;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d104      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002aba:	2320      	movs	r3, #32
 8002abc:	e006      	b.n	8002acc <HAL_ADC_ConfigChannel+0x698>
 8002abe:	bf00      	nop
 8002ac0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	fab3 f383 	clz	r3, r3
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	3301      	adds	r3, #1
 8002ace:	f003 021f 	and.w	r2, r3, #31
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	3b1e      	subs	r3, #30
 8002ada:	051b      	lsls	r3, r3, #20
 8002adc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ae0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	f7ff fa48 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b3f      	ldr	r3, [pc, #252]	; (8002bf0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d071      	beq.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002af8:	483e      	ldr	r0, [pc, #248]	; (8002bf4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002afa:	f7ff f967 	bl	8001dcc <LL_ADC_GetCommonPathInternalCh>
 8002afe:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a3c      	ldr	r2, [pc, #240]	; (8002bf8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d004      	beq.n	8002b16 <HAL_ADC_ConfigChannel+0x6e2>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a3a      	ldr	r2, [pc, #232]	; (8002bfc <HAL_ADC_ConfigChannel+0x7c8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d127      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d121      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b2a:	d157      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b34:	4619      	mov	r1, r3
 8002b36:	482f      	ldr	r0, [pc, #188]	; (8002bf4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b38:	f7ff f935 	bl	8001da6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b3c:	4b30      	ldr	r3, [pc, #192]	; (8002c00 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	099b      	lsrs	r3, r3, #6
 8002b42:	4a30      	ldr	r2, [pc, #192]	; (8002c04 <HAL_ADC_ConfigChannel+0x7d0>)
 8002b44:	fba2 2303 	umull	r2, r3, r2, r3
 8002b48:	099b      	lsrs	r3, r3, #6
 8002b4a:	1c5a      	adds	r2, r3, #1
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b56:	e002      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1f9      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b64:	e03a      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a27      	ldr	r2, [pc, #156]	; (8002c08 <HAL_ADC_ConfigChannel+0x7d4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d113      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10d      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a22      	ldr	r2, [pc, #136]	; (8002c0c <HAL_ADC_ConfigChannel+0x7d8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d02a      	beq.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4818      	ldr	r0, [pc, #96]	; (8002bf4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b92:	f7ff f908 	bl	8001da6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b96:	e021      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a1c      	ldr	r2, [pc, #112]	; (8002c10 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d11c      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ba2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d116      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a16      	ldr	r2, [pc, #88]	; (8002c0c <HAL_ADC_ConfigChannel+0x7d8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d011      	beq.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	480c      	ldr	r0, [pc, #48]	; (8002bf4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002bc4:	f7ff f8ef 	bl	8001da6 <LL_ADC_SetCommonPathInternalCh>
 8002bc8:	e008      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bce:	f043 0220 	orr.w	r2, r3, #32
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002be4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	37d8      	adds	r7, #216	; 0xd8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	80080000 	.word	0x80080000
 8002bf4:	50000300 	.word	0x50000300
 8002bf8:	c3210000 	.word	0xc3210000
 8002bfc:	90c00010 	.word	0x90c00010
 8002c00:	20000000 	.word	0x20000000
 8002c04:	053e2d63 	.word	0x053e2d63
 8002c08:	c7520000 	.word	0xc7520000
 8002c0c:	50000100 	.word	0x50000100
 8002c10:	cb840000 	.word	0xcb840000

08002c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c30:	4013      	ands	r3, r2
 8002c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c46:	4a04      	ldr	r2, [pc, #16]	; (8002c58 <__NVIC_SetPriorityGrouping+0x44>)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	60d3      	str	r3, [r2, #12]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c60:	4b04      	ldr	r3, [pc, #16]	; (8002c74 <__NVIC_GetPriorityGrouping+0x18>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	0a1b      	lsrs	r3, r3, #8
 8002c66:	f003 0307 	and.w	r3, r3, #7
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	db0a      	blt.n	8002ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	490c      	ldr	r1, [pc, #48]	; (8002cc4 <__NVIC_SetPriority+0x4c>)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	0112      	lsls	r2, r2, #4
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	440b      	add	r3, r1
 8002c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca0:	e00a      	b.n	8002cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	4908      	ldr	r1, [pc, #32]	; (8002cc8 <__NVIC_SetPriority+0x50>)
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	3b04      	subs	r3, #4
 8002cb0:	0112      	lsls	r2, r2, #4
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	761a      	strb	r2, [r3, #24]
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100
 8002cc8:	e000ed00 	.word	0xe000ed00

08002ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b089      	sub	sp, #36	; 0x24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f1c3 0307 	rsb	r3, r3, #7
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	bf28      	it	cs
 8002cea:	2304      	movcs	r3, #4
 8002cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	2b06      	cmp	r3, #6
 8002cf4:	d902      	bls.n	8002cfc <NVIC_EncodePriority+0x30>
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3b03      	subs	r3, #3
 8002cfa:	e000      	b.n	8002cfe <NVIC_EncodePriority+0x32>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d00:	f04f 32ff 	mov.w	r2, #4294967295
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0a:	43da      	mvns	r2, r3
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	401a      	ands	r2, r3
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d14:	f04f 31ff 	mov.w	r1, #4294967295
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43d9      	mvns	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d24:	4313      	orrs	r3, r2
         );
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3724      	adds	r7, #36	; 0x24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
	...

08002d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d44:	d301      	bcc.n	8002d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d46:	2301      	movs	r3, #1
 8002d48:	e00f      	b.n	8002d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <SysTick_Config+0x40>)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d52:	210f      	movs	r1, #15
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	f7ff ff8e 	bl	8002c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d5c:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <SysTick_Config+0x40>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d62:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <SysTick_Config+0x40>)
 8002d64:	2207      	movs	r2, #7
 8002d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	e000e010 	.word	0xe000e010

08002d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f7ff ff47 	bl	8002c14 <__NVIC_SetPriorityGrouping>
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b086      	sub	sp, #24
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	4603      	mov	r3, r0
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d9c:	f7ff ff5e 	bl	8002c5c <__NVIC_GetPriorityGrouping>
 8002da0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	68b9      	ldr	r1, [r7, #8]
 8002da6:	6978      	ldr	r0, [r7, #20]
 8002da8:	f7ff ff90 	bl	8002ccc <NVIC_EncodePriority>
 8002dac:	4602      	mov	r2, r0
 8002dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff ff5f 	bl	8002c78 <__NVIC_SetPriority>
}
 8002dba:	bf00      	nop
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff ffb2 	bl	8002d34 <SysTick_Config>
 8002dd0:	4603      	mov	r3, r0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dea:	e15a      	b.n	80030a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 814c 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d005      	beq.n	8002e1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d130      	bne.n	8002e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	2203      	movs	r2, #3
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e52:	2201      	movs	r2, #1
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f003 0201 	and.w	r2, r3, #1
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d017      	beq.n	8002eba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	2203      	movs	r2, #3
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d123      	bne.n	8002f0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	220f      	movs	r2, #15
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	08da      	lsrs	r2, r3, #3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3208      	adds	r2, #8
 8002f08:	6939      	ldr	r1, [r7, #16]
 8002f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	2203      	movs	r2, #3
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0203 	and.w	r2, r3, #3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 80a6 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f50:	4b5b      	ldr	r3, [pc, #364]	; (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f54:	4a5a      	ldr	r2, [pc, #360]	; (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6613      	str	r3, [r2, #96]	; 0x60
 8002f5c:	4b58      	ldr	r3, [pc, #352]	; (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f68:	4a56      	ldr	r2, [pc, #344]	; (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3302      	adds	r3, #2
 8002f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	220f      	movs	r2, #15
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f92:	d01f      	beq.n	8002fd4 <HAL_GPIO_Init+0x1f8>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a4c      	ldr	r2, [pc, #304]	; (80030c8 <HAL_GPIO_Init+0x2ec>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d019      	beq.n	8002fd0 <HAL_GPIO_Init+0x1f4>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a4b      	ldr	r2, [pc, #300]	; (80030cc <HAL_GPIO_Init+0x2f0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d013      	beq.n	8002fcc <HAL_GPIO_Init+0x1f0>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a4a      	ldr	r2, [pc, #296]	; (80030d0 <HAL_GPIO_Init+0x2f4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d00d      	beq.n	8002fc8 <HAL_GPIO_Init+0x1ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a49      	ldr	r2, [pc, #292]	; (80030d4 <HAL_GPIO_Init+0x2f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d007      	beq.n	8002fc4 <HAL_GPIO_Init+0x1e8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a48      	ldr	r2, [pc, #288]	; (80030d8 <HAL_GPIO_Init+0x2fc>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <HAL_GPIO_Init+0x1e4>
 8002fbc:	2305      	movs	r3, #5
 8002fbe:	e00a      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc0:	2306      	movs	r3, #6
 8002fc2:	e008      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	e006      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e004      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	f002 0203 	and.w	r2, r2, #3
 8002fdc:	0092      	lsls	r2, r2, #2
 8002fde:	4093      	lsls	r3, r2
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe6:	4937      	ldr	r1, [pc, #220]	; (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	3302      	adds	r3, #2
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ff4:	4b39      	ldr	r3, [pc, #228]	; (80030dc <HAL_GPIO_Init+0x300>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4013      	ands	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003018:	4a30      	ldr	r2, [pc, #192]	; (80030dc <HAL_GPIO_Init+0x300>)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800301e:	4b2f      	ldr	r3, [pc, #188]	; (80030dc <HAL_GPIO_Init+0x300>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	43db      	mvns	r3, r3
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4313      	orrs	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003042:	4a26      	ldr	r2, [pc, #152]	; (80030dc <HAL_GPIO_Init+0x300>)
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003048:	4b24      	ldr	r3, [pc, #144]	; (80030dc <HAL_GPIO_Init+0x300>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800306c:	4a1b      	ldr	r2, [pc, #108]	; (80030dc <HAL_GPIO_Init+0x300>)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003072:	4b1a      	ldr	r3, [pc, #104]	; (80030dc <HAL_GPIO_Init+0x300>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003096:	4a11      	ldr	r2, [pc, #68]	; (80030dc <HAL_GPIO_Init+0x300>)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f47f ae9d 	bne.w	8002dec <HAL_GPIO_Init+0x10>
  }
}
 80030b2:	bf00      	nop
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40010000 	.word	0x40010000
 80030c8:	48000400 	.word	0x48000400
 80030cc:	48000800 	.word	0x48000800
 80030d0:	48000c00 	.word	0x48000c00
 80030d4:	48001000 	.word	0x48001000
 80030d8:	48001400 	.word	0x48001400
 80030dc:	40010400 	.word	0x40010400

080030e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]
 80030ec:	4613      	mov	r3, r2
 80030ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030f0:	787b      	ldrb	r3, [r7, #1]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030f6:	887a      	ldrh	r2, [r7, #2]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030fe:	887a      	ldrh	r2, [r7, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003110:	b480      	push	{r7}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003122:	887a      	ldrh	r2, [r7, #2]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4013      	ands	r3, r2
 8003128:	041a      	lsls	r2, r3, #16
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	43d9      	mvns	r1, r3
 800312e:	887b      	ldrh	r3, [r7, #2]
 8003130:	400b      	ands	r3, r1
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
}
 8003138:	bf00      	nop
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d141      	bne.n	80031d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003152:	4b4b      	ldr	r3, [pc, #300]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800315a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800315e:	d131      	bne.n	80031c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003160:	4b47      	ldr	r3, [pc, #284]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003162:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003166:	4a46      	ldr	r2, [pc, #280]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003168:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800316c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003170:	4b43      	ldr	r3, [pc, #268]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003178:	4a41      	ldr	r2, [pc, #260]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800317e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003180:	4b40      	ldr	r3, [pc, #256]	; (8003284 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2232      	movs	r2, #50	; 0x32
 8003186:	fb02 f303 	mul.w	r3, r2, r3
 800318a:	4a3f      	ldr	r2, [pc, #252]	; (8003288 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800318c:	fba2 2303 	umull	r2, r3, r2, r3
 8003190:	0c9b      	lsrs	r3, r3, #18
 8003192:	3301      	adds	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003196:	e002      	b.n	800319e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	3b01      	subs	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800319e:	4b38      	ldr	r3, [pc, #224]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031aa:	d102      	bne.n	80031b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1f2      	bne.n	8003198 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031b2:	4b33      	ldr	r3, [pc, #204]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031be:	d158      	bne.n	8003272 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e057      	b.n	8003274 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031c4:	4b2e      	ldr	r3, [pc, #184]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031ca:	4a2d      	ldr	r2, [pc, #180]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80031d4:	e04d      	b.n	8003272 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031dc:	d141      	bne.n	8003262 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031de:	4b28      	ldr	r3, [pc, #160]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ea:	d131      	bne.n	8003250 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031ec:	4b24      	ldr	r3, [pc, #144]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031f2:	4a23      	ldr	r2, [pc, #140]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031fc:	4b20      	ldr	r3, [pc, #128]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003204:	4a1e      	ldr	r2, [pc, #120]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003206:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800320a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800320c:	4b1d      	ldr	r3, [pc, #116]	; (8003284 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2232      	movs	r2, #50	; 0x32
 8003212:	fb02 f303 	mul.w	r3, r2, r3
 8003216:	4a1c      	ldr	r2, [pc, #112]	; (8003288 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	0c9b      	lsrs	r3, r3, #18
 800321e:	3301      	adds	r3, #1
 8003220:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003222:	e002      	b.n	800322a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	3b01      	subs	r3, #1
 8003228:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800322a:	4b15      	ldr	r3, [pc, #84]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003232:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003236:	d102      	bne.n	800323e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f2      	bne.n	8003224 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800323e:	4b10      	ldr	r3, [pc, #64]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800324a:	d112      	bne.n	8003272 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e011      	b.n	8003274 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003250:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003252:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003256:	4a0a      	ldr	r2, [pc, #40]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003260:	e007      	b.n	8003272 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003262:	4b07      	ldr	r3, [pc, #28]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800326a:	4a05      	ldr	r2, [pc, #20]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003270:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	40007000 	.word	0x40007000
 8003284:	20000000 	.word	0x20000000
 8003288:	431bde83 	.word	0x431bde83

0800328c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003290:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	4a04      	ldr	r2, [pc, #16]	; (80032a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800329a:	6093      	str	r3, [r2, #8]
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40007000 	.word	0x40007000

080032ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e2fe      	b.n	80038bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d075      	beq.n	80033b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ca:	4b97      	ldr	r3, [pc, #604]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 030c 	and.w	r3, r3, #12
 80032d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032d4:	4b94      	ldr	r3, [pc, #592]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b0c      	cmp	r3, #12
 80032e2:	d102      	bne.n	80032ea <HAL_RCC_OscConfig+0x3e>
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	d002      	beq.n	80032f0 <HAL_RCC_OscConfig+0x44>
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	d10b      	bne.n	8003308 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f0:	4b8d      	ldr	r3, [pc, #564]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d05b      	beq.n	80033b4 <HAL_RCC_OscConfig+0x108>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d157      	bne.n	80033b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e2d9      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003310:	d106      	bne.n	8003320 <HAL_RCC_OscConfig+0x74>
 8003312:	4b85      	ldr	r3, [pc, #532]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a84      	ldr	r2, [pc, #528]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331c:	6013      	str	r3, [r2, #0]
 800331e:	e01d      	b.n	800335c <HAL_RCC_OscConfig+0xb0>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003328:	d10c      	bne.n	8003344 <HAL_RCC_OscConfig+0x98>
 800332a:	4b7f      	ldr	r3, [pc, #508]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a7e      	ldr	r2, [pc, #504]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	4b7c      	ldr	r3, [pc, #496]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a7b      	ldr	r2, [pc, #492]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 800333c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003340:	6013      	str	r3, [r2, #0]
 8003342:	e00b      	b.n	800335c <HAL_RCC_OscConfig+0xb0>
 8003344:	4b78      	ldr	r3, [pc, #480]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a77      	ldr	r2, [pc, #476]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 800334a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334e:	6013      	str	r3, [r2, #0]
 8003350:	4b75      	ldr	r3, [pc, #468]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a74      	ldr	r2, [pc, #464]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800335a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d013      	beq.n	800338c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003364:	f7fe fcde 	bl	8001d24 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800336c:	f7fe fcda 	bl	8001d24 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b64      	cmp	r3, #100	; 0x64
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e29e      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337e:	4b6a      	ldr	r3, [pc, #424]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0xc0>
 800338a:	e014      	b.n	80033b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fe fcca 	bl	8001d24 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003394:	f7fe fcc6 	bl	8001d24 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e28a      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033a6:	4b60      	ldr	r3, [pc, #384]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0xe8>
 80033b2:	e000      	b.n	80033b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d075      	beq.n	80034ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c2:	4b59      	ldr	r3, [pc, #356]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 030c 	and.w	r3, r3, #12
 80033ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033cc:	4b56      	ldr	r3, [pc, #344]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	2b0c      	cmp	r3, #12
 80033da:	d102      	bne.n	80033e2 <HAL_RCC_OscConfig+0x136>
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d002      	beq.n	80033e8 <HAL_RCC_OscConfig+0x13c>
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	d11f      	bne.n	8003428 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e8:	4b4f      	ldr	r3, [pc, #316]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <HAL_RCC_OscConfig+0x154>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e25d      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003400:	4b49      	ldr	r3, [pc, #292]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	061b      	lsls	r3, r3, #24
 800340e:	4946      	ldr	r1, [pc, #280]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003410:	4313      	orrs	r3, r2
 8003412:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003414:	4b45      	ldr	r3, [pc, #276]	; (800352c <HAL_RCC_OscConfig+0x280>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f7fe fc37 	bl	8001c8c <HAL_InitTick>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d043      	beq.n	80034ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e249      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d023      	beq.n	8003478 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003430:	4b3d      	ldr	r3, [pc, #244]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a3c      	ldr	r2, [pc, #240]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003436:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800343a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343c:	f7fe fc72 	bl	8001d24 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003442:	e008      	b.n	8003456 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003444:	f7fe fc6e 	bl	8001d24 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e232      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003456:	4b34      	ldr	r3, [pc, #208]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800345e:	2b00      	cmp	r3, #0
 8003460:	d0f0      	beq.n	8003444 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003462:	4b31      	ldr	r3, [pc, #196]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	061b      	lsls	r3, r3, #24
 8003470:	492d      	ldr	r1, [pc, #180]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003472:	4313      	orrs	r3, r2
 8003474:	604b      	str	r3, [r1, #4]
 8003476:	e01a      	b.n	80034ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003478:	4b2b      	ldr	r3, [pc, #172]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a2a      	ldr	r2, [pc, #168]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 800347e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003484:	f7fe fc4e 	bl	8001d24 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800348c:	f7fe fc4a 	bl	8001d24 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e20e      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800349e:	4b22      	ldr	r3, [pc, #136]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x1e0>
 80034aa:	e000      	b.n	80034ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d041      	beq.n	800353e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d01c      	beq.n	80034fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034c2:	4b19      	ldr	r3, [pc, #100]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80034c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034c8:	4a17      	ldr	r2, [pc, #92]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d2:	f7fe fc27 	bl	8001d24 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034da:	f7fe fc23 	bl	8001d24 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e1e7      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034ec:	4b0e      	ldr	r3, [pc, #56]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80034ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0ef      	beq.n	80034da <HAL_RCC_OscConfig+0x22e>
 80034fa:	e020      	b.n	800353e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034fc:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 80034fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003502:	4a09      	ldr	r2, [pc, #36]	; (8003528 <HAL_RCC_OscConfig+0x27c>)
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800350c:	f7fe fc0a 	bl	8001d24 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003512:	e00d      	b.n	8003530 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003514:	f7fe fc06 	bl	8001d24 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d906      	bls.n	8003530 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e1ca      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
 8003526:	bf00      	nop
 8003528:	40021000 	.word	0x40021000
 800352c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003530:	4b8c      	ldr	r3, [pc, #560]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003532:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1ea      	bne.n	8003514 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80a6 	beq.w	8003698 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800354c:	2300      	movs	r3, #0
 800354e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003550:	4b84      	ldr	r3, [pc, #528]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_RCC_OscConfig+0x2b4>
 800355c:	2301      	movs	r3, #1
 800355e:	e000      	b.n	8003562 <HAL_RCC_OscConfig+0x2b6>
 8003560:	2300      	movs	r3, #0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00d      	beq.n	8003582 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003566:	4b7f      	ldr	r3, [pc, #508]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356a:	4a7e      	ldr	r2, [pc, #504]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800356c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003570:	6593      	str	r3, [r2, #88]	; 0x58
 8003572:	4b7c      	ldr	r3, [pc, #496]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800357e:	2301      	movs	r3, #1
 8003580:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003582:	4b79      	ldr	r3, [pc, #484]	; (8003768 <HAL_RCC_OscConfig+0x4bc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800358a:	2b00      	cmp	r3, #0
 800358c:	d118      	bne.n	80035c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800358e:	4b76      	ldr	r3, [pc, #472]	; (8003768 <HAL_RCC_OscConfig+0x4bc>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a75      	ldr	r2, [pc, #468]	; (8003768 <HAL_RCC_OscConfig+0x4bc>)
 8003594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800359a:	f7fe fbc3 	bl	8001d24 <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035a0:	e008      	b.n	80035b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a2:	f7fe fbbf 	bl	8001d24 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e183      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035b4:	4b6c      	ldr	r3, [pc, #432]	; (8003768 <HAL_RCC_OscConfig+0x4bc>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d0f0      	beq.n	80035a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d108      	bne.n	80035da <HAL_RCC_OscConfig+0x32e>
 80035c8:	4b66      	ldr	r3, [pc, #408]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ce:	4a65      	ldr	r2, [pc, #404]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035d8:	e024      	b.n	8003624 <HAL_RCC_OscConfig+0x378>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b05      	cmp	r3, #5
 80035e0:	d110      	bne.n	8003604 <HAL_RCC_OscConfig+0x358>
 80035e2:	4b60      	ldr	r3, [pc, #384]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	4a5e      	ldr	r2, [pc, #376]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035ea:	f043 0304 	orr.w	r3, r3, #4
 80035ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035f2:	4b5c      	ldr	r3, [pc, #368]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f8:	4a5a      	ldr	r2, [pc, #360]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80035fa:	f043 0301 	orr.w	r3, r3, #1
 80035fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003602:	e00f      	b.n	8003624 <HAL_RCC_OscConfig+0x378>
 8003604:	4b57      	ldr	r3, [pc, #348]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	4a56      	ldr	r2, [pc, #344]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800360c:	f023 0301 	bic.w	r3, r3, #1
 8003610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003614:	4b53      	ldr	r3, [pc, #332]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	4a52      	ldr	r2, [pc, #328]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800361c:	f023 0304 	bic.w	r3, r3, #4
 8003620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d016      	beq.n	800365a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362c:	f7fe fb7a 	bl	8001d24 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003632:	e00a      	b.n	800364a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003634:	f7fe fb76 	bl	8001d24 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e138      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800364a:	4b46      	ldr	r3, [pc, #280]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800364c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0ed      	beq.n	8003634 <HAL_RCC_OscConfig+0x388>
 8003658:	e015      	b.n	8003686 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800365a:	f7fe fb63 	bl	8001d24 <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003660:	e00a      	b.n	8003678 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003662:	f7fe fb5f 	bl	8001d24 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003670:	4293      	cmp	r3, r2
 8003672:	d901      	bls.n	8003678 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e121      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003678:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800367a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1ed      	bne.n	8003662 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003686:	7ffb      	ldrb	r3, [r7, #31]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d105      	bne.n	8003698 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368c:	4b35      	ldr	r3, [pc, #212]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800368e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003690:	4a34      	ldr	r2, [pc, #208]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003692:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003696:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0320 	and.w	r3, r3, #32
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d03c      	beq.n	800371e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d01c      	beq.n	80036e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036ac:	4b2d      	ldr	r3, [pc, #180]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80036ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036b2:	4a2c      	ldr	r2, [pc, #176]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80036b4:	f043 0301 	orr.w	r3, r3, #1
 80036b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036bc:	f7fe fb32 	bl	8001d24 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036c4:	f7fe fb2e 	bl	8001d24 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e0f2      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036d6:	4b23      	ldr	r3, [pc, #140]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80036d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0ef      	beq.n	80036c4 <HAL_RCC_OscConfig+0x418>
 80036e4:	e01b      	b.n	800371e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036e6:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80036e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036ec:	4a1d      	ldr	r2, [pc, #116]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 80036ee:	f023 0301 	bic.w	r3, r3, #1
 80036f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f6:	f7fe fb15 	bl	8001d24 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036fe:	f7fe fb11 	bl	8001d24 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e0d5      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003710:	4b14      	ldr	r3, [pc, #80]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003712:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1ef      	bne.n	80036fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 80c9 	beq.w	80038ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003728:	4b0e      	ldr	r3, [pc, #56]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 030c 	and.w	r3, r3, #12
 8003730:	2b0c      	cmp	r3, #12
 8003732:	f000 8083 	beq.w	800383c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	2b02      	cmp	r3, #2
 800373c:	d15e      	bne.n	80037fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373e:	4b09      	ldr	r3, [pc, #36]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a08      	ldr	r2, [pc, #32]	; (8003764 <HAL_RCC_OscConfig+0x4b8>)
 8003744:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374a:	f7fe faeb 	bl	8001d24 <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003750:	e00c      	b.n	800376c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003752:	f7fe fae7 	bl	8001d24 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d905      	bls.n	800376c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e0ab      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
 8003764:	40021000 	.word	0x40021000
 8003768:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800376c:	4b55      	ldr	r3, [pc, #340]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1ec      	bne.n	8003752 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003778:	4b52      	ldr	r3, [pc, #328]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	4b52      	ldr	r3, [pc, #328]	; (80038c8 <HAL_RCC_OscConfig+0x61c>)
 800377e:	4013      	ands	r3, r2
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6a11      	ldr	r1, [r2, #32]
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003788:	3a01      	subs	r2, #1
 800378a:	0112      	lsls	r2, r2, #4
 800378c:	4311      	orrs	r1, r2
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003792:	0212      	lsls	r2, r2, #8
 8003794:	4311      	orrs	r1, r2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800379a:	0852      	lsrs	r2, r2, #1
 800379c:	3a01      	subs	r2, #1
 800379e:	0552      	lsls	r2, r2, #21
 80037a0:	4311      	orrs	r1, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037a6:	0852      	lsrs	r2, r2, #1
 80037a8:	3a01      	subs	r2, #1
 80037aa:	0652      	lsls	r2, r2, #25
 80037ac:	4311      	orrs	r1, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80037b2:	06d2      	lsls	r2, r2, #27
 80037b4:	430a      	orrs	r2, r1
 80037b6:	4943      	ldr	r1, [pc, #268]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037bc:	4b41      	ldr	r3, [pc, #260]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a40      	ldr	r2, [pc, #256]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037c8:	4b3e      	ldr	r3, [pc, #248]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	4a3d      	ldr	r2, [pc, #244]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe faa6 	bl	8001d24 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fe faa2 	bl	8001d24 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e066      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ee:	4b35      	ldr	r3, [pc, #212]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x530>
 80037fa:	e05e      	b.n	80038ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fc:	4b31      	ldr	r3, [pc, #196]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a30      	ldr	r2, [pc, #192]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 8003802:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7fe fa8c 	bl	8001d24 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003810:	f7fe fa88 	bl	8001d24 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e04c      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003822:	4b28      	ldr	r3, [pc, #160]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800382e:	4b25      	ldr	r3, [pc, #148]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	4924      	ldr	r1, [pc, #144]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 8003834:	4b25      	ldr	r3, [pc, #148]	; (80038cc <HAL_RCC_OscConfig+0x620>)
 8003836:	4013      	ands	r3, r2
 8003838:	60cb      	str	r3, [r1, #12]
 800383a:	e03e      	b.n	80038ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e039      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003848:	4b1e      	ldr	r3, [pc, #120]	; (80038c4 <HAL_RCC_OscConfig+0x618>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f003 0203 	and.w	r2, r3, #3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	429a      	cmp	r2, r3
 800385a:	d12c      	bne.n	80038b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003866:	3b01      	subs	r3, #1
 8003868:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d123      	bne.n	80038b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003878:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800387a:	429a      	cmp	r2, r3
 800387c:	d11b      	bne.n	80038b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003888:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800388a:	429a      	cmp	r2, r3
 800388c:	d113      	bne.n	80038b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	085b      	lsrs	r3, r3, #1
 800389a:	3b01      	subs	r3, #1
 800389c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d109      	bne.n	80038b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	3b01      	subs	r3, #1
 80038b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3720      	adds	r7, #32
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40021000 	.word	0x40021000
 80038c8:	019f800c 	.word	0x019f800c
 80038cc:	feeefffc 	.word	0xfeeefffc

080038d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e11e      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038e8:	4b91      	ldr	r3, [pc, #580]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 030f 	and.w	r3, r3, #15
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d910      	bls.n	8003918 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f6:	4b8e      	ldr	r3, [pc, #568]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 020f 	bic.w	r2, r3, #15
 80038fe:	498c      	ldr	r1, [pc, #560]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003906:	4b8a      	ldr	r3, [pc, #552]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d001      	beq.n	8003918 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e106      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d073      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d129      	bne.n	8003980 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392c:	4b81      	ldr	r3, [pc, #516]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0f4      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800393c:	f000 f99e 	bl	8003c7c <RCC_GetSysClockFreqFromPLLSource>
 8003940:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	4a7c      	ldr	r2, [pc, #496]	; (8003b38 <HAL_RCC_ClockConfig+0x268>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d93f      	bls.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800394a:	4b7a      	ldr	r3, [pc, #488]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800395e:	2b00      	cmp	r3, #0
 8003960:	d033      	beq.n	80039ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003966:	2b00      	cmp	r3, #0
 8003968:	d12f      	bne.n	80039ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800396a:	4b72      	ldr	r3, [pc, #456]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003972:	4a70      	ldr	r2, [pc, #448]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003978:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800397a:	2380      	movs	r3, #128	; 0x80
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e024      	b.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b02      	cmp	r3, #2
 8003986:	d107      	bne.n	8003998 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003988:	4b6a      	ldr	r3, [pc, #424]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d109      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0c6      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003998:	4b66      	ldr	r3, [pc, #408]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0be      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80039a8:	f000 f8ce 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 80039ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	4a61      	ldr	r2, [pc, #388]	; (8003b38 <HAL_RCC_ClockConfig+0x268>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d909      	bls.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80039b6:	4b5f      	ldr	r3, [pc, #380]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039be:	4a5d      	ldr	r2, [pc, #372]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80039c6:	2380      	movs	r3, #128	; 0x80
 80039c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039ca:	4b5a      	ldr	r3, [pc, #360]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f023 0203 	bic.w	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	4957      	ldr	r1, [pc, #348]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039dc:	f7fe f9a2 	bl	8001d24 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e2:	e00a      	b.n	80039fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e4:	f7fe f99e 	bl	8001d24 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e095      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039fa:	4b4e      	ldr	r3, [pc, #312]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 020c 	and.w	r2, r3, #12
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d1eb      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d023      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a24:	4b43      	ldr	r3, [pc, #268]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	4a42      	ldr	r2, [pc, #264]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a3c:	4b3d      	ldr	r3, [pc, #244]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a44:	4a3b      	ldr	r2, [pc, #236]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a4c:	4b39      	ldr	r3, [pc, #228]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	4936      	ldr	r1, [pc, #216]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2b80      	cmp	r3, #128	; 0x80
 8003a64:	d105      	bne.n	8003a72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a66:	4b33      	ldr	r3, [pc, #204]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	4a32      	ldr	r2, [pc, #200]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a72:	4b2f      	ldr	r3, [pc, #188]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d21d      	bcs.n	8003abc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a80:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 020f 	bic.w	r2, r3, #15
 8003a88:	4929      	ldr	r1, [pc, #164]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a90:	f7fe f948 	bl	8001d24 <HAL_GetTick>
 8003a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a98:	f7fe f944 	bl	8001d24 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e03b      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 030f 	and.w	r3, r3, #15
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1ed      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac8:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4917      	ldr	r1, [pc, #92]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d009      	beq.n	8003afa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae6:	4b13      	ldr	r3, [pc, #76]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	490f      	ldr	r1, [pc, #60]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003afa:	f000 f825 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8003afe:	4602      	mov	r2, r0
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	091b      	lsrs	r3, r3, #4
 8003b06:	f003 030f 	and.w	r3, r3, #15
 8003b0a:	490c      	ldr	r1, [pc, #48]	; (8003b3c <HAL_RCC_ClockConfig+0x26c>)
 8003b0c:	5ccb      	ldrb	r3, [r1, r3]
 8003b0e:	f003 031f 	and.w	r3, r3, #31
 8003b12:	fa22 f303 	lsr.w	r3, r2, r3
 8003b16:	4a0a      	ldr	r2, [pc, #40]	; (8003b40 <HAL_RCC_ClockConfig+0x270>)
 8003b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <HAL_RCC_ClockConfig+0x274>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fe f8b4 	bl	8001c8c <HAL_InitTick>
 8003b24:	4603      	mov	r3, r0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40022000 	.word	0x40022000
 8003b34:	40021000 	.word	0x40021000
 8003b38:	04c4b400 	.word	0x04c4b400
 8003b3c:	08008c78 	.word	0x08008c78
 8003b40:	20000000 	.word	0x20000000
 8003b44:	20000004 	.word	0x20000004

08003b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b4e:	4b2c      	ldr	r3, [pc, #176]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d102      	bne.n	8003b60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b5a:	4b2a      	ldr	r3, [pc, #168]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b5c:	613b      	str	r3, [r7, #16]
 8003b5e:	e047      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b60:	4b27      	ldr	r3, [pc, #156]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d102      	bne.n	8003b72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b6c:	4b26      	ldr	r3, [pc, #152]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b6e:	613b      	str	r3, [r7, #16]
 8003b70:	e03e      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b72:	4b23      	ldr	r3, [pc, #140]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	2b0c      	cmp	r3, #12
 8003b7c:	d136      	bne.n	8003bec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b7e:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b88:	4b1d      	ldr	r3, [pc, #116]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	091b      	lsrs	r3, r3, #4
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	3301      	adds	r3, #1
 8003b94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d10c      	bne.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b9c:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba4:	4a16      	ldr	r2, [pc, #88]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	0a12      	lsrs	r2, r2, #8
 8003baa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	617b      	str	r3, [r7, #20]
      break;
 8003bb4:	e00c      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bb6:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bbe:	4a10      	ldr	r2, [pc, #64]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bc0:	68d2      	ldr	r2, [r2, #12]
 8003bc2:	0a12      	lsrs	r2, r2, #8
 8003bc4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bc8:	fb02 f303 	mul.w	r3, r2, r3
 8003bcc:	617b      	str	r3, [r7, #20]
      break;
 8003bce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	0e5b      	lsrs	r3, r3, #25
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	e001      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bf0:	693b      	ldr	r3, [r7, #16]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	371c      	adds	r7, #28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	00f42400 	.word	0x00f42400
 8003c08:	007a1200 	.word	0x007a1200

08003c0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000000 	.word	0x20000000

08003c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c28:	f7ff fff0 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b06      	ldr	r3, [pc, #24]	; (8003c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4904      	ldr	r1, [pc, #16]	; (8003c4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	08008c88 	.word	0x08008c88

08003c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c54:	f7ff ffda 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b06      	ldr	r3, [pc, #24]	; (8003c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	0adb      	lsrs	r3, r3, #11
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4904      	ldr	r1, [pc, #16]	; (8003c78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	f003 031f 	and.w	r3, r3, #31
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	08008c88 	.word	0x08008c88

08003c7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c82:	4b1e      	ldr	r3, [pc, #120]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	091b      	lsrs	r3, r3, #4
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	3301      	adds	r3, #1
 8003c98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d10c      	bne.n	8003cba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ca0:	4a17      	ldr	r2, [pc, #92]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca8:	4a14      	ldr	r2, [pc, #80]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003caa:	68d2      	ldr	r2, [r2, #12]
 8003cac:	0a12      	lsrs	r2, r2, #8
 8003cae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cb2:	fb02 f303 	mul.w	r3, r2, r3
 8003cb6:	617b      	str	r3, [r7, #20]
    break;
 8003cb8:	e00c      	b.n	8003cd4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cba:	4a12      	ldr	r2, [pc, #72]	; (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	4a0e      	ldr	r2, [pc, #56]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cc4:	68d2      	ldr	r2, [r2, #12]
 8003cc6:	0a12      	lsrs	r2, r2, #8
 8003cc8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ccc:	fb02 f303 	mul.w	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]
    break;
 8003cd2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd4:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	0e5b      	lsrs	r3, r3, #25
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003cee:	687b      	ldr	r3, [r7, #4]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	007a1200 	.word	0x007a1200
 8003d04:	00f42400 	.word	0x00f42400

08003d08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d10:	2300      	movs	r3, #0
 8003d12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d14:	2300      	movs	r3, #0
 8003d16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 8098 	beq.w	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d26:	2300      	movs	r3, #0
 8003d28:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d2a:	4b43      	ldr	r3, [pc, #268]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d36:	4b40      	ldr	r3, [pc, #256]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	4a3f      	ldr	r2, [pc, #252]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d40:	6593      	str	r3, [r2, #88]	; 0x58
 8003d42:	4b3d      	ldr	r3, [pc, #244]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d52:	4b3a      	ldr	r3, [pc, #232]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a39      	ldr	r2, [pc, #228]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d5e:	f7fd ffe1 	bl	8001d24 <HAL_GetTick>
 8003d62:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d64:	e009      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d66:	f7fd ffdd 	bl	8001d24 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d902      	bls.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	74fb      	strb	r3, [r7, #19]
        break;
 8003d78:	e005      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d7a:	4b30      	ldr	r3, [pc, #192]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0ef      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d86:	7cfb      	ldrb	r3, [r7, #19]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d159      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d8c:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d96:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d01e      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d019      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003da8:	4b23      	ldr	r3, [pc, #140]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003db4:	4b20      	ldr	r3, [pc, #128]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dba:	4a1f      	ldr	r2, [pc, #124]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dc4:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dca:	4a1b      	ldr	r2, [pc, #108]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003dd4:	4a18      	ldr	r2, [pc, #96]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d016      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de6:	f7fd ff9d 	bl	8001d24 <HAL_GetTick>
 8003dea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dec:	e00b      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dee:	f7fd ff99 	bl	8001d24 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d902      	bls.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	74fb      	strb	r3, [r7, #19]
            break;
 8003e04:	e006      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e06:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ec      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e14:	7cfb      	ldrb	r3, [r7, #19]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10b      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e1a:	4b07      	ldr	r3, [pc, #28]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	4903      	ldr	r1, [pc, #12]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e30:	e008      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e32:	7cfb      	ldrb	r3, [r7, #19]
 8003e34:	74bb      	strb	r3, [r7, #18]
 8003e36:	e005      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e40:	7cfb      	ldrb	r3, [r7, #19]
 8003e42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e44:	7c7b      	ldrb	r3, [r7, #17]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d105      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e4a:	4ba6      	ldr	r3, [pc, #664]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4e:	4aa5      	ldr	r2, [pc, #660]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e54:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e62:	4ba0      	ldr	r3, [pc, #640]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e68:	f023 0203 	bic.w	r2, r3, #3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	499c      	ldr	r1, [pc, #624]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e84:	4b97      	ldr	r3, [pc, #604]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f023 020c 	bic.w	r2, r3, #12
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	4994      	ldr	r1, [pc, #592]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ea6:	4b8f      	ldr	r3, [pc, #572]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	498b      	ldr	r1, [pc, #556]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ec8:	4b86      	ldr	r3, [pc, #536]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ece:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	4983      	ldr	r1, [pc, #524]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eea:	4b7e      	ldr	r3, [pc, #504]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	497a      	ldr	r1, [pc, #488]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f0c:	4b75      	ldr	r3, [pc, #468]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	4972      	ldr	r1, [pc, #456]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	4969      	ldr	r1, [pc, #420]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f50:	4b64      	ldr	r3, [pc, #400]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	4961      	ldr	r1, [pc, #388]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f72:	4b5c      	ldr	r3, [pc, #368]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f80:	4958      	ldr	r1, [pc, #352]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d015      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f94:	4b53      	ldr	r3, [pc, #332]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa2:	4950      	ldr	r1, [pc, #320]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fb2:	d105      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb4:	4b4b      	ldr	r3, [pc, #300]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	4a4a      	ldr	r2, [pc, #296]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fbe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d015      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fcc:	4b45      	ldr	r3, [pc, #276]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fda:	4942      	ldr	r1, [pc, #264]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fea:	d105      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fec:	4b3d      	ldr	r3, [pc, #244]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4a3c      	ldr	r2, [pc, #240]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ff6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d015      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004004:	4b37      	ldr	r3, [pc, #220]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004012:	4934      	ldr	r1, [pc, #208]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004022:	d105      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004024:	4b2f      	ldr	r3, [pc, #188]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4a2e      	ldr	r2, [pc, #184]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800402e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d015      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800403c:	4b29      	ldr	r3, [pc, #164]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004042:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800404a:	4926      	ldr	r1, [pc, #152]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004056:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800405a:	d105      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800405c:	4b21      	ldr	r3, [pc, #132]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	4a20      	ldr	r2, [pc, #128]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004062:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004066:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d015      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004074:	4b1b      	ldr	r3, [pc, #108]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	4918      	ldr	r1, [pc, #96]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004084:	4313      	orrs	r3, r2
 8004086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004092:	d105      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004094:	4b13      	ldr	r3, [pc, #76]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	4a12      	ldr	r2, [pc, #72]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800409e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80040ac:	4b0d      	ldr	r3, [pc, #52]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ba:	490a      	ldr	r1, [pc, #40]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80040ca:	d105      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4a04      	ldr	r2, [pc, #16]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40021000 	.word	0x40021000

080040e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e049      	b.n	800418e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d106      	bne.n	8004114 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f7fd fb34 	bl	800177c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2202      	movs	r2, #2
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3304      	adds	r3, #4
 8004124:	4619      	mov	r1, r3
 8004126:	4610      	mov	r0, r2
 8004128:	f000 fb8e 	bl	8004848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e049      	b.n	800423c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d106      	bne.n	80041c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7fd fafd 	bl	80017bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2202      	movs	r2, #2
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	3304      	adds	r3, #4
 80041d2:	4619      	mov	r1, r3
 80041d4:	4610      	mov	r0, r2
 80041d6:	f000 fb37 	bl	8004848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e049      	b.n	80042ea <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d106      	bne.n	8004270 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fd fac4 	bl	80017f8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3304      	adds	r3, #4
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f000 fae0 	bl	8004848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b086      	sub	sp, #24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_TIM_IC_ConfigChannel+0x1e>
 800430c:	2302      	movs	r3, #2
 800430e:	e088      	b.n	8004422 <HAL_TIM_IC_ConfigChannel+0x130>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d11b      	bne.n	8004356 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800432e:	f000 fe1d 	bl	8004f6c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699a      	ldr	r2, [r3, #24]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 020c 	bic.w	r2, r2, #12
 8004340:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6999      	ldr	r1, [r3, #24]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	430a      	orrs	r2, r1
 8004352:	619a      	str	r2, [r3, #24]
 8004354:	e060      	b.n	8004418 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b04      	cmp	r3, #4
 800435a:	d11c      	bne.n	8004396 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800436c:	f000 fe95 	bl	800509a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699a      	ldr	r2, [r3, #24]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800437e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6999      	ldr	r1, [r3, #24]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	021a      	lsls	r2, r3, #8
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	619a      	str	r2, [r3, #24]
 8004394:	e040      	b.n	8004418 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b08      	cmp	r3, #8
 800439a:	d11b      	bne.n	80043d4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80043ac:	f000 fee2 	bl	8005174 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	69da      	ldr	r2, [r3, #28]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 020c 	bic.w	r2, r2, #12
 80043be:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	69d9      	ldr	r1, [r3, #28]
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	61da      	str	r2, [r3, #28]
 80043d2:	e021      	b.n	8004418 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d11c      	bne.n	8004414 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80043ea:	f000 feff 	bl	80051ec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69da      	ldr	r2, [r3, #28]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80043fc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69d9      	ldr	r1, [r3, #28]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	021a      	lsls	r2, r3, #8
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	430a      	orrs	r2, r1
 8004410:	61da      	str	r2, [r3, #28]
 8004412:	e001      	b.n	8004418 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004420:	7dfb      	ldrb	r3, [r7, #23]
}
 8004422:	4618      	mov	r0, r3
 8004424:	3718      	adds	r7, #24
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004446:	2302      	movs	r3, #2
 8004448:	e0ff      	b.n	800464a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b14      	cmp	r3, #20
 8004456:	f200 80f0 	bhi.w	800463a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800445a:	a201      	add	r2, pc, #4	; (adr r2, 8004460 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800445c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004460:	080044b5 	.word	0x080044b5
 8004464:	0800463b 	.word	0x0800463b
 8004468:	0800463b 	.word	0x0800463b
 800446c:	0800463b 	.word	0x0800463b
 8004470:	080044f5 	.word	0x080044f5
 8004474:	0800463b 	.word	0x0800463b
 8004478:	0800463b 	.word	0x0800463b
 800447c:	0800463b 	.word	0x0800463b
 8004480:	08004537 	.word	0x08004537
 8004484:	0800463b 	.word	0x0800463b
 8004488:	0800463b 	.word	0x0800463b
 800448c:	0800463b 	.word	0x0800463b
 8004490:	08004577 	.word	0x08004577
 8004494:	0800463b 	.word	0x0800463b
 8004498:	0800463b 	.word	0x0800463b
 800449c:	0800463b 	.word	0x0800463b
 80044a0:	080045b9 	.word	0x080045b9
 80044a4:	0800463b 	.word	0x0800463b
 80044a8:	0800463b 	.word	0x0800463b
 80044ac:	0800463b 	.word	0x0800463b
 80044b0:	080045f9 	.word	0x080045f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68b9      	ldr	r1, [r7, #8]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fa60 	bl	8004980 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0208 	orr.w	r2, r2, #8
 80044ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0204 	bic.w	r2, r2, #4
 80044de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6999      	ldr	r1, [r3, #24]
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	691a      	ldr	r2, [r3, #16]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	619a      	str	r2, [r3, #24]
      break;
 80044f2:	e0a5      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68b9      	ldr	r1, [r7, #8]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fad0 	bl	8004aa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800450e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800451e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	6999      	ldr	r1, [r3, #24]
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	021a      	lsls	r2, r3, #8
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	619a      	str	r2, [r3, #24]
      break;
 8004534:	e084      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fb39 	bl	8004bb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69da      	ldr	r2, [r3, #28]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0208 	orr.w	r2, r2, #8
 8004550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0204 	bic.w	r2, r2, #4
 8004560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69d9      	ldr	r1, [r3, #28]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	691a      	ldr	r2, [r3, #16]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	61da      	str	r2, [r3, #28]
      break;
 8004574:	e064      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68b9      	ldr	r1, [r7, #8]
 800457c:	4618      	mov	r0, r3
 800457e:	f000 fba1 	bl	8004cc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69da      	ldr	r2, [r3, #28]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	69da      	ldr	r2, [r3, #28]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69d9      	ldr	r1, [r3, #28]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	021a      	lsls	r2, r3, #8
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	61da      	str	r2, [r3, #28]
      break;
 80045b6:	e043      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fc0a 	bl	8004dd8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0208 	orr.w	r2, r2, #8
 80045d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0204 	bic.w	r2, r2, #4
 80045e2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80045f6:	e023      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fc4e 	bl	8004ea0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004612:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004622:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	021a      	lsls	r2, r3, #8
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004638:	e002      	b.n	8004640 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	75fb      	strb	r3, [r7, #23]
      break;
 800463e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004648:	7dfb      	ldrb	r3, [r7, #23]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop

08004654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <HAL_TIM_ConfigClockSource+0x1c>
 800466c:	2302      	movs	r3, #2
 800466e:	e0de      	b.n	800482e <HAL_TIM_ConfigClockSource+0x1da>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800468e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800469a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a63      	ldr	r2, [pc, #396]	; (8004838 <HAL_TIM_ConfigClockSource+0x1e4>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	f000 80a9 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 80046b0:	4a61      	ldr	r2, [pc, #388]	; (8004838 <HAL_TIM_ConfigClockSource+0x1e4>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	f200 80ae 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 80046b8:	4a60      	ldr	r2, [pc, #384]	; (800483c <HAL_TIM_ConfigClockSource+0x1e8>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	f000 80a1 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 80046c0:	4a5e      	ldr	r2, [pc, #376]	; (800483c <HAL_TIM_ConfigClockSource+0x1e8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	f200 80a6 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 80046c8:	4a5d      	ldr	r2, [pc, #372]	; (8004840 <HAL_TIM_ConfigClockSource+0x1ec>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	f000 8099 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 80046d0:	4a5b      	ldr	r2, [pc, #364]	; (8004840 <HAL_TIM_ConfigClockSource+0x1ec>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	f200 809e 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 80046d8:	4a5a      	ldr	r2, [pc, #360]	; (8004844 <HAL_TIM_ConfigClockSource+0x1f0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	f000 8091 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 80046e0:	4a58      	ldr	r2, [pc, #352]	; (8004844 <HAL_TIM_ConfigClockSource+0x1f0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	f200 8096 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 80046e8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80046ec:	f000 8089 	beq.w	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 80046f0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80046f4:	f200 808e 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 80046f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046fc:	d03e      	beq.n	800477c <HAL_TIM_ConfigClockSource+0x128>
 80046fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004702:	f200 8087 	bhi.w	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800470a:	f000 8086 	beq.w	800481a <HAL_TIM_ConfigClockSource+0x1c6>
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004712:	d87f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 8004714:	2b70      	cmp	r3, #112	; 0x70
 8004716:	d01a      	beq.n	800474e <HAL_TIM_ConfigClockSource+0xfa>
 8004718:	2b70      	cmp	r3, #112	; 0x70
 800471a:	d87b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 800471c:	2b60      	cmp	r3, #96	; 0x60
 800471e:	d050      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x16e>
 8004720:	2b60      	cmp	r3, #96	; 0x60
 8004722:	d877      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 8004724:	2b50      	cmp	r3, #80	; 0x50
 8004726:	d03c      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x14e>
 8004728:	2b50      	cmp	r3, #80	; 0x50
 800472a:	d873      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 800472c:	2b40      	cmp	r3, #64	; 0x40
 800472e:	d058      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x18e>
 8004730:	2b40      	cmp	r3, #64	; 0x40
 8004732:	d86f      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 8004734:	2b30      	cmp	r3, #48	; 0x30
 8004736:	d064      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 8004738:	2b30      	cmp	r3, #48	; 0x30
 800473a:	d86b      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 800473c:	2b20      	cmp	r3, #32
 800473e:	d060      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 8004740:	2b20      	cmp	r3, #32
 8004742:	d867      	bhi.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
 8004744:	2b00      	cmp	r3, #0
 8004746:	d05c      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 8004748:	2b10      	cmp	r3, #16
 800474a:	d05a      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x1ae>
 800474c:	e062      	b.n	8004814 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800475e:	f000 fd9f 	bl	80052a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004770:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	609a      	str	r2, [r3, #8]
      break;
 800477a:	e04f      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800478c:	f000 fd88 	bl	80052a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689a      	ldr	r2, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800479e:	609a      	str	r2, [r3, #8]
      break;
 80047a0:	e03c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ae:	461a      	mov	r2, r3
 80047b0:	f000 fc44 	bl	800503c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2150      	movs	r1, #80	; 0x50
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 fd53 	bl	8005266 <TIM_ITRx_SetConfig>
      break;
 80047c0:	e02c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ce:	461a      	mov	r2, r3
 80047d0:	f000 fca0 	bl	8005114 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2160      	movs	r1, #96	; 0x60
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fd43 	bl	8005266 <TIM_ITRx_SetConfig>
      break;
 80047e0:	e01c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ee:	461a      	mov	r2, r3
 80047f0:	f000 fc24 	bl	800503c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2140      	movs	r1, #64	; 0x40
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fd33 	bl	8005266 <TIM_ITRx_SetConfig>
      break;
 8004800:	e00c      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4619      	mov	r1, r3
 800480c:	4610      	mov	r0, r2
 800480e:	f000 fd2a 	bl	8005266 <TIM_ITRx_SetConfig>
      break;
 8004812:	e003      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
      break;
 8004818:	e000      	b.n	800481c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800481a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	00100070 	.word	0x00100070
 800483c:	00100040 	.word	0x00100040
 8004840:	00100030 	.word	0x00100030
 8004844:	00100020 	.word	0x00100020

08004848 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a42      	ldr	r2, [pc, #264]	; (8004964 <TIM_Base_SetConfig+0x11c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d00f      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004866:	d00b      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a3f      	ldr	r2, [pc, #252]	; (8004968 <TIM_Base_SetConfig+0x120>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d007      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a3e      	ldr	r2, [pc, #248]	; (800496c <TIM_Base_SetConfig+0x124>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d003      	beq.n	8004880 <TIM_Base_SetConfig+0x38>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a3d      	ldr	r2, [pc, #244]	; (8004970 <TIM_Base_SetConfig+0x128>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d108      	bne.n	8004892 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a33      	ldr	r2, [pc, #204]	; (8004964 <TIM_Base_SetConfig+0x11c>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d01b      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048a0:	d017      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a30      	ldr	r2, [pc, #192]	; (8004968 <TIM_Base_SetConfig+0x120>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d013      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a2f      	ldr	r2, [pc, #188]	; (800496c <TIM_Base_SetConfig+0x124>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d00f      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	; (8004970 <TIM_Base_SetConfig+0x128>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d00b      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2d      	ldr	r2, [pc, #180]	; (8004974 <TIM_Base_SetConfig+0x12c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d007      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a2c      	ldr	r2, [pc, #176]	; (8004978 <TIM_Base_SetConfig+0x130>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d003      	beq.n	80048d2 <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a2b      	ldr	r2, [pc, #172]	; (800497c <TIM_Base_SetConfig+0x134>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d108      	bne.n	80048e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a16      	ldr	r2, [pc, #88]	; (8004964 <TIM_Base_SetConfig+0x11c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d00f      	beq.n	8004930 <TIM_Base_SetConfig+0xe8>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a17      	ldr	r2, [pc, #92]	; (8004970 <TIM_Base_SetConfig+0x128>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d00b      	beq.n	8004930 <TIM_Base_SetConfig+0xe8>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a16      	ldr	r2, [pc, #88]	; (8004974 <TIM_Base_SetConfig+0x12c>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d007      	beq.n	8004930 <TIM_Base_SetConfig+0xe8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a15      	ldr	r2, [pc, #84]	; (8004978 <TIM_Base_SetConfig+0x130>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d003      	beq.n	8004930 <TIM_Base_SetConfig+0xe8>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a14      	ldr	r2, [pc, #80]	; (800497c <TIM_Base_SetConfig+0x134>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d103      	bne.n	8004938 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b01      	cmp	r3, #1
 8004948:	d105      	bne.n	8004956 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	611a      	str	r2, [r3, #16]
  }
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	40012c00 	.word	0x40012c00
 8004968:	40000400 	.word	0x40000400
 800496c:	40000800 	.word	0x40000800
 8004970:	40013400 	.word	0x40013400
 8004974:	40014000 	.word	0x40014000
 8004978:	40014400 	.word	0x40014400
 800497c:	40014800 	.word	0x40014800

08004980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f023 0201 	bic.w	r2, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f023 0303 	bic.w	r3, r3, #3
 80049ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f023 0302 	bic.w	r3, r3, #2
 80049cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a2c      	ldr	r2, [pc, #176]	; (8004a8c <TIM_OC1_SetConfig+0x10c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d00f      	beq.n	8004a00 <TIM_OC1_SetConfig+0x80>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a2b      	ldr	r2, [pc, #172]	; (8004a90 <TIM_OC1_SetConfig+0x110>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d00b      	beq.n	8004a00 <TIM_OC1_SetConfig+0x80>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a2a      	ldr	r2, [pc, #168]	; (8004a94 <TIM_OC1_SetConfig+0x114>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d007      	beq.n	8004a00 <TIM_OC1_SetConfig+0x80>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a29      	ldr	r2, [pc, #164]	; (8004a98 <TIM_OC1_SetConfig+0x118>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d003      	beq.n	8004a00 <TIM_OC1_SetConfig+0x80>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a28      	ldr	r2, [pc, #160]	; (8004a9c <TIM_OC1_SetConfig+0x11c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d10c      	bne.n	8004a1a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f023 0308 	bic.w	r3, r3, #8
 8004a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f023 0304 	bic.w	r3, r3, #4
 8004a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a1b      	ldr	r2, [pc, #108]	; (8004a8c <TIM_OC1_SetConfig+0x10c>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00f      	beq.n	8004a42 <TIM_OC1_SetConfig+0xc2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a1a      	ldr	r2, [pc, #104]	; (8004a90 <TIM_OC1_SetConfig+0x110>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00b      	beq.n	8004a42 <TIM_OC1_SetConfig+0xc2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a19      	ldr	r2, [pc, #100]	; (8004a94 <TIM_OC1_SetConfig+0x114>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d007      	beq.n	8004a42 <TIM_OC1_SetConfig+0xc2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a18      	ldr	r2, [pc, #96]	; (8004a98 <TIM_OC1_SetConfig+0x118>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d003      	beq.n	8004a42 <TIM_OC1_SetConfig+0xc2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a17      	ldr	r2, [pc, #92]	; (8004a9c <TIM_OC1_SetConfig+0x11c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d111      	bne.n	8004a66 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	621a      	str	r2, [r3, #32]
}
 8004a80:	bf00      	nop
 8004a82:	371c      	adds	r7, #28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	40012c00 	.word	0x40012c00
 8004a90:	40013400 	.word	0x40013400
 8004a94:	40014000 	.word	0x40014000
 8004a98:	40014400 	.word	0x40014400
 8004a9c:	40014800 	.word	0x40014800

08004aa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	f023 0210 	bic.w	r2, r3, #16
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	021b      	lsls	r3, r3, #8
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f023 0320 	bic.w	r3, r3, #32
 8004aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	011b      	lsls	r3, r3, #4
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a28      	ldr	r2, [pc, #160]	; (8004ba0 <TIM_OC2_SetConfig+0x100>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d003      	beq.n	8004b0c <TIM_OC2_SetConfig+0x6c>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a27      	ldr	r2, [pc, #156]	; (8004ba4 <TIM_OC2_SetConfig+0x104>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d10d      	bne.n	8004b28 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a1d      	ldr	r2, [pc, #116]	; (8004ba0 <TIM_OC2_SetConfig+0x100>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d00f      	beq.n	8004b50 <TIM_OC2_SetConfig+0xb0>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a1c      	ldr	r2, [pc, #112]	; (8004ba4 <TIM_OC2_SetConfig+0x104>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d00b      	beq.n	8004b50 <TIM_OC2_SetConfig+0xb0>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a1b      	ldr	r2, [pc, #108]	; (8004ba8 <TIM_OC2_SetConfig+0x108>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d007      	beq.n	8004b50 <TIM_OC2_SetConfig+0xb0>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a1a      	ldr	r2, [pc, #104]	; (8004bac <TIM_OC2_SetConfig+0x10c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d003      	beq.n	8004b50 <TIM_OC2_SetConfig+0xb0>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a19      	ldr	r2, [pc, #100]	; (8004bb0 <TIM_OC2_SetConfig+0x110>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d113      	bne.n	8004b78 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40012c00 	.word	0x40012c00
 8004ba4:	40013400 	.word	0x40013400
 8004ba8:	40014000 	.word	0x40014000
 8004bac:	40014400 	.word	0x40014400
 8004bb0:	40014800 	.word	0x40014800

08004bb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f023 0303 	bic.w	r3, r3, #3
 8004bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a27      	ldr	r2, [pc, #156]	; (8004cb0 <TIM_OC3_SetConfig+0xfc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d003      	beq.n	8004c1e <TIM_OC3_SetConfig+0x6a>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a26      	ldr	r2, [pc, #152]	; (8004cb4 <TIM_OC3_SetConfig+0x100>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d10d      	bne.n	8004c3a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	021b      	lsls	r3, r3, #8
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a1c      	ldr	r2, [pc, #112]	; (8004cb0 <TIM_OC3_SetConfig+0xfc>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d00f      	beq.n	8004c62 <TIM_OC3_SetConfig+0xae>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a1b      	ldr	r2, [pc, #108]	; (8004cb4 <TIM_OC3_SetConfig+0x100>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00b      	beq.n	8004c62 <TIM_OC3_SetConfig+0xae>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a1a      	ldr	r2, [pc, #104]	; (8004cb8 <TIM_OC3_SetConfig+0x104>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d007      	beq.n	8004c62 <TIM_OC3_SetConfig+0xae>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a19      	ldr	r2, [pc, #100]	; (8004cbc <TIM_OC3_SetConfig+0x108>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d003      	beq.n	8004c62 <TIM_OC3_SetConfig+0xae>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a18      	ldr	r2, [pc, #96]	; (8004cc0 <TIM_OC3_SetConfig+0x10c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d113      	bne.n	8004c8a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	621a      	str	r2, [r3, #32]
}
 8004ca4:	bf00      	nop
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40013400 	.word	0x40013400
 8004cb8:	40014000 	.word	0x40014000
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800

08004cc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	031b      	lsls	r3, r3, #12
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a28      	ldr	r2, [pc, #160]	; (8004dc4 <TIM_OC4_SetConfig+0x100>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d003      	beq.n	8004d30 <TIM_OC4_SetConfig+0x6c>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a27      	ldr	r2, [pc, #156]	; (8004dc8 <TIM_OC4_SetConfig+0x104>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d10d      	bne.n	8004d4c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	031b      	lsls	r3, r3, #12
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a1d      	ldr	r2, [pc, #116]	; (8004dc4 <TIM_OC4_SetConfig+0x100>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d00f      	beq.n	8004d74 <TIM_OC4_SetConfig+0xb0>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a1c      	ldr	r2, [pc, #112]	; (8004dc8 <TIM_OC4_SetConfig+0x104>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d00b      	beq.n	8004d74 <TIM_OC4_SetConfig+0xb0>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a1b      	ldr	r2, [pc, #108]	; (8004dcc <TIM_OC4_SetConfig+0x108>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d007      	beq.n	8004d74 <TIM_OC4_SetConfig+0xb0>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a1a      	ldr	r2, [pc, #104]	; (8004dd0 <TIM_OC4_SetConfig+0x10c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d003      	beq.n	8004d74 <TIM_OC4_SetConfig+0xb0>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a19      	ldr	r2, [pc, #100]	; (8004dd4 <TIM_OC4_SetConfig+0x110>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d113      	bne.n	8004d9c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d7a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004d82:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	019b      	lsls	r3, r3, #6
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	019b      	lsls	r3, r3, #6
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40013400 	.word	0x40013400
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	40014400 	.word	0x40014400
 8004dd4:	40014800 	.word	0x40014800

08004dd8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e1c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	041b      	lsls	r3, r3, #16
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a17      	ldr	r2, [pc, #92]	; (8004e8c <TIM_OC5_SetConfig+0xb4>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d00f      	beq.n	8004e52 <TIM_OC5_SetConfig+0x7a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a16      	ldr	r2, [pc, #88]	; (8004e90 <TIM_OC5_SetConfig+0xb8>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00b      	beq.n	8004e52 <TIM_OC5_SetConfig+0x7a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a15      	ldr	r2, [pc, #84]	; (8004e94 <TIM_OC5_SetConfig+0xbc>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d007      	beq.n	8004e52 <TIM_OC5_SetConfig+0x7a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a14      	ldr	r2, [pc, #80]	; (8004e98 <TIM_OC5_SetConfig+0xc0>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d003      	beq.n	8004e52 <TIM_OC5_SetConfig+0x7a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a13      	ldr	r2, [pc, #76]	; (8004e9c <TIM_OC5_SetConfig+0xc4>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d109      	bne.n	8004e66 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	621a      	str	r2, [r3, #32]
}
 8004e80:	bf00      	nop
 8004e82:	371c      	adds	r7, #28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40012c00 	.word	0x40012c00
 8004e90:	40013400 	.word	0x40013400
 8004e94:	40014000 	.word	0x40014000
 8004e98:	40014400 	.word	0x40014400
 8004e9c:	40014800 	.word	0x40014800

08004ea0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	021b      	lsls	r3, r3, #8
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ee6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	051b      	lsls	r3, r3, #20
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a18      	ldr	r2, [pc, #96]	; (8004f58 <TIM_OC6_SetConfig+0xb8>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d00f      	beq.n	8004f1c <TIM_OC6_SetConfig+0x7c>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <TIM_OC6_SetConfig+0xbc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d00b      	beq.n	8004f1c <TIM_OC6_SetConfig+0x7c>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a16      	ldr	r2, [pc, #88]	; (8004f60 <TIM_OC6_SetConfig+0xc0>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d007      	beq.n	8004f1c <TIM_OC6_SetConfig+0x7c>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a15      	ldr	r2, [pc, #84]	; (8004f64 <TIM_OC6_SetConfig+0xc4>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d003      	beq.n	8004f1c <TIM_OC6_SetConfig+0x7c>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <TIM_OC6_SetConfig+0xc8>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d109      	bne.n	8004f30 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	029b      	lsls	r3, r3, #10
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	621a      	str	r2, [r3, #32]
}
 8004f4a:	bf00      	nop
 8004f4c:	371c      	adds	r7, #28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	40012c00 	.word	0x40012c00
 8004f5c:	40013400 	.word	0x40013400
 8004f60:	40014000 	.word	0x40014000
 8004f64:	40014400 	.word	0x40014400
 8004f68:	40014800 	.word	0x40014800

08004f6c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	f023 0201 	bic.w	r2, r3, #1
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4a24      	ldr	r2, [pc, #144]	; (8005028 <TIM_TI1_SetConfig+0xbc>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d013      	beq.n	8004fc2 <TIM_TI1_SetConfig+0x56>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa0:	d00f      	beq.n	8004fc2 <TIM_TI1_SetConfig+0x56>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	4a21      	ldr	r2, [pc, #132]	; (800502c <TIM_TI1_SetConfig+0xc0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00b      	beq.n	8004fc2 <TIM_TI1_SetConfig+0x56>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4a20      	ldr	r2, [pc, #128]	; (8005030 <TIM_TI1_SetConfig+0xc4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d007      	beq.n	8004fc2 <TIM_TI1_SetConfig+0x56>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	4a1f      	ldr	r2, [pc, #124]	; (8005034 <TIM_TI1_SetConfig+0xc8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d003      	beq.n	8004fc2 <TIM_TI1_SetConfig+0x56>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4a1e      	ldr	r2, [pc, #120]	; (8005038 <TIM_TI1_SetConfig+0xcc>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d101      	bne.n	8004fc6 <TIM_TI1_SetConfig+0x5a>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <TIM_TI1_SetConfig+0x5c>
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d008      	beq.n	8004fde <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f023 0303 	bic.w	r3, r3, #3
 8004fd2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	e003      	b.n	8004fe6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f043 0301 	orr.w	r3, r3, #1
 8004fe4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	011b      	lsls	r3, r3, #4
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f023 030a 	bic.w	r3, r3, #10
 8005000:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f003 030a 	and.w	r3, r3, #10
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	621a      	str	r2, [r3, #32]
}
 800501a:	bf00      	nop
 800501c:	371c      	adds	r7, #28
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800
 8005034:	40013400 	.word	0x40013400
 8005038:	40014000 	.word	0x40014000

0800503c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a1b      	ldr	r3, [r3, #32]
 8005052:	f023 0201 	bic.w	r2, r3, #1
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	4313      	orrs	r3, r2
 8005070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f023 030a 	bic.w	r3, r3, #10
 8005078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4313      	orrs	r3, r2
 8005080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	621a      	str	r2, [r3, #32]
}
 800508e:	bf00      	nop
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800509a:	b480      	push	{r7}
 800509c:	b087      	sub	sp, #28
 800509e:	af00      	add	r7, sp, #0
 80050a0:	60f8      	str	r0, [r7, #12]
 80050a2:	60b9      	str	r1, [r7, #8]
 80050a4:	607a      	str	r2, [r7, #4]
 80050a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	f023 0210 	bic.w	r2, r3, #16
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	021b      	lsls	r3, r3, #8
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	031b      	lsls	r3, r3, #12
 80050de:	b29b      	uxth	r3, r3
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	621a      	str	r2, [r3, #32]
}
 8005108:	bf00      	nop
 800510a:	371c      	adds	r7, #28
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005114:	b480      	push	{r7}
 8005116:	b087      	sub	sp, #28
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f023 0210 	bic.w	r2, r3, #16
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800513e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	031b      	lsls	r3, r3, #12
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005150:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	697a      	ldr	r2, [r7, #20]
 8005166:	621a      	str	r2, [r3, #32]
}
 8005168:	bf00      	nop
 800516a:	371c      	adds	r7, #28
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005174:	b480      	push	{r7}
 8005176:	b087      	sub	sp, #28
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f023 0303 	bic.w	r3, r3, #3
 80051a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051b0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80051c4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	621a      	str	r2, [r3, #32]
}
 80051e0:	bf00      	nop
 80051e2:	371c      	adds	r7, #28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	69db      	ldr	r3, [r3, #28]
 8005210:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005218:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	021b      	lsls	r3, r3, #8
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	4313      	orrs	r3, r2
 8005222:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800522a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	031b      	lsls	r3, r3, #12
 8005230:	b29b      	uxth	r3, r3
 8005232:	693a      	ldr	r2, [r7, #16]
 8005234:	4313      	orrs	r3, r2
 8005236:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800523e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	031b      	lsls	r3, r3, #12
 8005244:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	621a      	str	r2, [r3, #32]
}
 800525a:	bf00      	nop
 800525c:	371c      	adds	r7, #28
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005266:	b480      	push	{r7}
 8005268:	b085      	sub	sp, #20
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
 800526e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800527c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005280:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	4313      	orrs	r3, r2
 8005288:	f043 0307 	orr.w	r3, r3, #7
 800528c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	609a      	str	r2, [r3, #8]
}
 8005294:	bf00      	nop
 8005296:	3714      	adds	r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b087      	sub	sp, #28
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	607a      	str	r2, [r7, #4]
 80052ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	021a      	lsls	r2, r3, #8
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	431a      	orrs	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	609a      	str	r2, [r3, #8]
}
 80052d4:	bf00      	nop
 80052d6:	371c      	adds	r7, #28
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e065      	b.n	80053c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2202      	movs	r2, #2
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a2c      	ldr	r2, [pc, #176]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d004      	beq.n	800532c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a2b      	ldr	r2, [pc, #172]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d108      	bne.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005332:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005348:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1b      	ldr	r2, [pc, #108]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d018      	beq.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536e:	d013      	beq.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a18      	ldr	r2, [pc, #96]	; (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00e      	beq.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a17      	ldr	r2, [pc, #92]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d009      	beq.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a12      	ldr	r2, [pc, #72]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d004      	beq.n	8005398 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a13      	ldr	r2, [pc, #76]	; (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d10c      	bne.n	80053b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800539e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3714      	adds	r7, #20
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	40012c00 	.word	0x40012c00
 80053d4:	40013400 	.word	0x40013400
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40014000 	.word	0x40014000

080053e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e073      	b.n	80054e8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	4313      	orrs	r3, r2
 8005430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	4313      	orrs	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	69db      	ldr	r3, [r3, #28]
 8005484:	4313      	orrs	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a19      	ldr	r2, [pc, #100]	; (80054f4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d004      	beq.n	800549c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a18      	ldr	r2, [pc, #96]	; (80054f8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d11c      	bne.n	80054d6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a6:	051b      	lsls	r3, r3, #20
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	40012c00 	.word	0x40012c00
 80054f8:	40013400 	.word	0x40013400

080054fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e042      	b.n	8005594 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005514:	2b00      	cmp	r3, #0
 8005516:	d106      	bne.n	8005526 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f7fc fa17 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2224      	movs	r2, #36	; 0x24
 800552a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0201 	bic.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fb82 	bl	8005c50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f8b3 	bl	80056b8 <UART_SetConfig>
 8005552:	4603      	mov	r3, r0
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e01b      	b.n	8005594 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800556a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800557a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f042 0201 	orr.w	r2, r2, #1
 800558a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 fc01 	bl	8005d94 <UART_CheckIdleState>
 8005592:	4603      	mov	r3, r0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3708      	adds	r7, #8
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b08a      	sub	sp, #40	; 0x28
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	4613      	mov	r3, r2
 80055aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d17b      	bne.n	80056ae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d002      	beq.n	80055c2 <HAL_UART_Transmit+0x26>
 80055bc:	88fb      	ldrh	r3, [r7, #6]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e074      	b.n	80056b0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2221      	movs	r2, #33	; 0x21
 80055d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055d6:	f7fc fba5 	bl	8001d24 <HAL_GetTick>
 80055da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	88fa      	ldrh	r2, [r7, #6]
 80055e0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	88fa      	ldrh	r2, [r7, #6]
 80055e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f4:	d108      	bne.n	8005608 <HAL_UART_Transmit+0x6c>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d104      	bne.n	8005608 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80055fe:	2300      	movs	r3, #0
 8005600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	61bb      	str	r3, [r7, #24]
 8005606:	e003      	b.n	8005610 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800560c:	2300      	movs	r3, #0
 800560e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005610:	e030      	b.n	8005674 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2200      	movs	r2, #0
 800561a:	2180      	movs	r1, #128	; 0x80
 800561c:	68f8      	ldr	r0, [r7, #12]
 800561e:	f000 fc63 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2220      	movs	r2, #32
 800562c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e03d      	b.n	80056b0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10b      	bne.n	8005652 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005648:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	3302      	adds	r3, #2
 800564e:	61bb      	str	r3, [r7, #24]
 8005650:	e007      	b.n	8005662 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	781a      	ldrb	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	3301      	adds	r3, #1
 8005660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800567a:	b29b      	uxth	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1c8      	bne.n	8005612 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2200      	movs	r2, #0
 8005688:	2140      	movs	r1, #64	; 0x40
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fc2c 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d005      	beq.n	80056a2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2220      	movs	r2, #32
 800569a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e006      	b.n	80056b0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2220      	movs	r2, #32
 80056a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e000      	b.n	80056b0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80056ae:	2302      	movs	r3, #2
  }
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056bc:	b08c      	sub	sp, #48	; 0x30
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056c2:	2300      	movs	r3, #0
 80056c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	689a      	ldr	r2, [r3, #8]
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	431a      	orrs	r2, r3
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	431a      	orrs	r2, r3
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	69db      	ldr	r3, [r3, #28]
 80056dc:	4313      	orrs	r3, r2
 80056de:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	4bab      	ldr	r3, [pc, #684]	; (8005994 <UART_SetConfig+0x2dc>)
 80056e8:	4013      	ands	r3, r2
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	6812      	ldr	r2, [r2, #0]
 80056ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056f0:	430b      	orrs	r3, r1
 80056f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4aa0      	ldr	r2, [pc, #640]	; (8005998 <UART_SetConfig+0x2e0>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d004      	beq.n	8005724 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005720:	4313      	orrs	r3, r2
 8005722:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800572e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005738:	430b      	orrs	r3, r1
 800573a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005742:	f023 010f 	bic.w	r1, r3, #15
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a91      	ldr	r2, [pc, #580]	; (800599c <UART_SetConfig+0x2e4>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d125      	bne.n	80057a8 <UART_SetConfig+0xf0>
 800575c:	4b90      	ldr	r3, [pc, #576]	; (80059a0 <UART_SetConfig+0x2e8>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	2b03      	cmp	r3, #3
 8005768:	d81a      	bhi.n	80057a0 <UART_SetConfig+0xe8>
 800576a:	a201      	add	r2, pc, #4	; (adr r2, 8005770 <UART_SetConfig+0xb8>)
 800576c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005770:	08005781 	.word	0x08005781
 8005774:	08005791 	.word	0x08005791
 8005778:	08005789 	.word	0x08005789
 800577c:	08005799 	.word	0x08005799
 8005780:	2301      	movs	r3, #1
 8005782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005786:	e0d6      	b.n	8005936 <UART_SetConfig+0x27e>
 8005788:	2302      	movs	r3, #2
 800578a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800578e:	e0d2      	b.n	8005936 <UART_SetConfig+0x27e>
 8005790:	2304      	movs	r3, #4
 8005792:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005796:	e0ce      	b.n	8005936 <UART_SetConfig+0x27e>
 8005798:	2308      	movs	r3, #8
 800579a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800579e:	e0ca      	b.n	8005936 <UART_SetConfig+0x27e>
 80057a0:	2310      	movs	r3, #16
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057a6:	e0c6      	b.n	8005936 <UART_SetConfig+0x27e>
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a7d      	ldr	r2, [pc, #500]	; (80059a4 <UART_SetConfig+0x2ec>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d138      	bne.n	8005824 <UART_SetConfig+0x16c>
 80057b2:	4b7b      	ldr	r3, [pc, #492]	; (80059a0 <UART_SetConfig+0x2e8>)
 80057b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057b8:	f003 030c 	and.w	r3, r3, #12
 80057bc:	2b0c      	cmp	r3, #12
 80057be:	d82d      	bhi.n	800581c <UART_SetConfig+0x164>
 80057c0:	a201      	add	r2, pc, #4	; (adr r2, 80057c8 <UART_SetConfig+0x110>)
 80057c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c6:	bf00      	nop
 80057c8:	080057fd 	.word	0x080057fd
 80057cc:	0800581d 	.word	0x0800581d
 80057d0:	0800581d 	.word	0x0800581d
 80057d4:	0800581d 	.word	0x0800581d
 80057d8:	0800580d 	.word	0x0800580d
 80057dc:	0800581d 	.word	0x0800581d
 80057e0:	0800581d 	.word	0x0800581d
 80057e4:	0800581d 	.word	0x0800581d
 80057e8:	08005805 	.word	0x08005805
 80057ec:	0800581d 	.word	0x0800581d
 80057f0:	0800581d 	.word	0x0800581d
 80057f4:	0800581d 	.word	0x0800581d
 80057f8:	08005815 	.word	0x08005815
 80057fc:	2300      	movs	r3, #0
 80057fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005802:	e098      	b.n	8005936 <UART_SetConfig+0x27e>
 8005804:	2302      	movs	r3, #2
 8005806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800580a:	e094      	b.n	8005936 <UART_SetConfig+0x27e>
 800580c:	2304      	movs	r3, #4
 800580e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005812:	e090      	b.n	8005936 <UART_SetConfig+0x27e>
 8005814:	2308      	movs	r3, #8
 8005816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800581a:	e08c      	b.n	8005936 <UART_SetConfig+0x27e>
 800581c:	2310      	movs	r3, #16
 800581e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005822:	e088      	b.n	8005936 <UART_SetConfig+0x27e>
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a5f      	ldr	r2, [pc, #380]	; (80059a8 <UART_SetConfig+0x2f0>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d125      	bne.n	800587a <UART_SetConfig+0x1c2>
 800582e:	4b5c      	ldr	r3, [pc, #368]	; (80059a0 <UART_SetConfig+0x2e8>)
 8005830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005834:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005838:	2b30      	cmp	r3, #48	; 0x30
 800583a:	d016      	beq.n	800586a <UART_SetConfig+0x1b2>
 800583c:	2b30      	cmp	r3, #48	; 0x30
 800583e:	d818      	bhi.n	8005872 <UART_SetConfig+0x1ba>
 8005840:	2b20      	cmp	r3, #32
 8005842:	d00a      	beq.n	800585a <UART_SetConfig+0x1a2>
 8005844:	2b20      	cmp	r3, #32
 8005846:	d814      	bhi.n	8005872 <UART_SetConfig+0x1ba>
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <UART_SetConfig+0x19a>
 800584c:	2b10      	cmp	r3, #16
 800584e:	d008      	beq.n	8005862 <UART_SetConfig+0x1aa>
 8005850:	e00f      	b.n	8005872 <UART_SetConfig+0x1ba>
 8005852:	2300      	movs	r3, #0
 8005854:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005858:	e06d      	b.n	8005936 <UART_SetConfig+0x27e>
 800585a:	2302      	movs	r3, #2
 800585c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005860:	e069      	b.n	8005936 <UART_SetConfig+0x27e>
 8005862:	2304      	movs	r3, #4
 8005864:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005868:	e065      	b.n	8005936 <UART_SetConfig+0x27e>
 800586a:	2308      	movs	r3, #8
 800586c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005870:	e061      	b.n	8005936 <UART_SetConfig+0x27e>
 8005872:	2310      	movs	r3, #16
 8005874:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005878:	e05d      	b.n	8005936 <UART_SetConfig+0x27e>
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a4b      	ldr	r2, [pc, #300]	; (80059ac <UART_SetConfig+0x2f4>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d125      	bne.n	80058d0 <UART_SetConfig+0x218>
 8005884:	4b46      	ldr	r3, [pc, #280]	; (80059a0 <UART_SetConfig+0x2e8>)
 8005886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800588a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800588e:	2bc0      	cmp	r3, #192	; 0xc0
 8005890:	d016      	beq.n	80058c0 <UART_SetConfig+0x208>
 8005892:	2bc0      	cmp	r3, #192	; 0xc0
 8005894:	d818      	bhi.n	80058c8 <UART_SetConfig+0x210>
 8005896:	2b80      	cmp	r3, #128	; 0x80
 8005898:	d00a      	beq.n	80058b0 <UART_SetConfig+0x1f8>
 800589a:	2b80      	cmp	r3, #128	; 0x80
 800589c:	d814      	bhi.n	80058c8 <UART_SetConfig+0x210>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <UART_SetConfig+0x1f0>
 80058a2:	2b40      	cmp	r3, #64	; 0x40
 80058a4:	d008      	beq.n	80058b8 <UART_SetConfig+0x200>
 80058a6:	e00f      	b.n	80058c8 <UART_SetConfig+0x210>
 80058a8:	2300      	movs	r3, #0
 80058aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ae:	e042      	b.n	8005936 <UART_SetConfig+0x27e>
 80058b0:	2302      	movs	r3, #2
 80058b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058b6:	e03e      	b.n	8005936 <UART_SetConfig+0x27e>
 80058b8:	2304      	movs	r3, #4
 80058ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058be:	e03a      	b.n	8005936 <UART_SetConfig+0x27e>
 80058c0:	2308      	movs	r3, #8
 80058c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058c6:	e036      	b.n	8005936 <UART_SetConfig+0x27e>
 80058c8:	2310      	movs	r3, #16
 80058ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058ce:	e032      	b.n	8005936 <UART_SetConfig+0x27e>
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a30      	ldr	r2, [pc, #192]	; (8005998 <UART_SetConfig+0x2e0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d12a      	bne.n	8005930 <UART_SetConfig+0x278>
 80058da:	4b31      	ldr	r3, [pc, #196]	; (80059a0 <UART_SetConfig+0x2e8>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80058e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80058e8:	d01a      	beq.n	8005920 <UART_SetConfig+0x268>
 80058ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80058ee:	d81b      	bhi.n	8005928 <UART_SetConfig+0x270>
 80058f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058f4:	d00c      	beq.n	8005910 <UART_SetConfig+0x258>
 80058f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058fa:	d815      	bhi.n	8005928 <UART_SetConfig+0x270>
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d003      	beq.n	8005908 <UART_SetConfig+0x250>
 8005900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005904:	d008      	beq.n	8005918 <UART_SetConfig+0x260>
 8005906:	e00f      	b.n	8005928 <UART_SetConfig+0x270>
 8005908:	2300      	movs	r3, #0
 800590a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800590e:	e012      	b.n	8005936 <UART_SetConfig+0x27e>
 8005910:	2302      	movs	r3, #2
 8005912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005916:	e00e      	b.n	8005936 <UART_SetConfig+0x27e>
 8005918:	2304      	movs	r3, #4
 800591a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800591e:	e00a      	b.n	8005936 <UART_SetConfig+0x27e>
 8005920:	2308      	movs	r3, #8
 8005922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005926:	e006      	b.n	8005936 <UART_SetConfig+0x27e>
 8005928:	2310      	movs	r3, #16
 800592a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800592e:	e002      	b.n	8005936 <UART_SetConfig+0x27e>
 8005930:	2310      	movs	r3, #16
 8005932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a17      	ldr	r2, [pc, #92]	; (8005998 <UART_SetConfig+0x2e0>)
 800593c:	4293      	cmp	r3, r2
 800593e:	f040 80a8 	bne.w	8005a92 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005942:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005946:	2b08      	cmp	r3, #8
 8005948:	d834      	bhi.n	80059b4 <UART_SetConfig+0x2fc>
 800594a:	a201      	add	r2, pc, #4	; (adr r2, 8005950 <UART_SetConfig+0x298>)
 800594c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005950:	08005975 	.word	0x08005975
 8005954:	080059b5 	.word	0x080059b5
 8005958:	0800597d 	.word	0x0800597d
 800595c:	080059b5 	.word	0x080059b5
 8005960:	08005983 	.word	0x08005983
 8005964:	080059b5 	.word	0x080059b5
 8005968:	080059b5 	.word	0x080059b5
 800596c:	080059b5 	.word	0x080059b5
 8005970:	0800598b 	.word	0x0800598b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005974:	f7fe f956 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8005978:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800597a:	e021      	b.n	80059c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800597c:	4b0c      	ldr	r3, [pc, #48]	; (80059b0 <UART_SetConfig+0x2f8>)
 800597e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005980:	e01e      	b.n	80059c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005982:	f7fe f8e1 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8005986:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005988:	e01a      	b.n	80059c0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800598a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800598e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005990:	e016      	b.n	80059c0 <UART_SetConfig+0x308>
 8005992:	bf00      	nop
 8005994:	cfff69f3 	.word	0xcfff69f3
 8005998:	40008000 	.word	0x40008000
 800599c:	40013800 	.word	0x40013800
 80059a0:	40021000 	.word	0x40021000
 80059a4:	40004400 	.word	0x40004400
 80059a8:	40004800 	.word	0x40004800
 80059ac:	40004c00 	.word	0x40004c00
 80059b0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80059be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 812a 	beq.w	8005c1c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059cc:	4a9e      	ldr	r2, [pc, #632]	; (8005c48 <UART_SetConfig+0x590>)
 80059ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059d2:	461a      	mov	r2, r3
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80059da:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	005b      	lsls	r3, r3, #1
 80059e4:	4413      	add	r3, r2
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d305      	bcc.n	80059f8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d903      	bls.n	8005a00 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80059fe:	e10d      	b.n	8005c1c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a02:	2200      	movs	r2, #0
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	60fa      	str	r2, [r7, #12]
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	4a8e      	ldr	r2, [pc, #568]	; (8005c48 <UART_SetConfig+0x590>)
 8005a0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	2200      	movs	r2, #0
 8005a16:	603b      	str	r3, [r7, #0]
 8005a18:	607a      	str	r2, [r7, #4]
 8005a1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a22:	f7fb f8e9 	bl	8000bf8 <__aeabi_uldivmod>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4610      	mov	r0, r2
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	f04f 0200 	mov.w	r2, #0
 8005a32:	f04f 0300 	mov.w	r3, #0
 8005a36:	020b      	lsls	r3, r1, #8
 8005a38:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a3c:	0202      	lsls	r2, r0, #8
 8005a3e:	6979      	ldr	r1, [r7, #20]
 8005a40:	6849      	ldr	r1, [r1, #4]
 8005a42:	0849      	lsrs	r1, r1, #1
 8005a44:	2000      	movs	r0, #0
 8005a46:	460c      	mov	r4, r1
 8005a48:	4605      	mov	r5, r0
 8005a4a:	eb12 0804 	adds.w	r8, r2, r4
 8005a4e:	eb43 0905 	adc.w	r9, r3, r5
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	469a      	mov	sl, r3
 8005a5a:	4693      	mov	fp, r2
 8005a5c:	4652      	mov	r2, sl
 8005a5e:	465b      	mov	r3, fp
 8005a60:	4640      	mov	r0, r8
 8005a62:	4649      	mov	r1, r9
 8005a64:	f7fb f8c8 	bl	8000bf8 <__aeabi_uldivmod>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a76:	d308      	bcc.n	8005a8a <UART_SetConfig+0x3d2>
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a7e:	d204      	bcs.n	8005a8a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6a3a      	ldr	r2, [r7, #32]
 8005a86:	60da      	str	r2, [r3, #12]
 8005a88:	e0c8      	b.n	8005c1c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a90:	e0c4      	b.n	8005c1c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a9a:	d167      	bne.n	8005b6c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005a9c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d828      	bhi.n	8005af6 <UART_SetConfig+0x43e>
 8005aa4:	a201      	add	r2, pc, #4	; (adr r2, 8005aac <UART_SetConfig+0x3f4>)
 8005aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aaa:	bf00      	nop
 8005aac:	08005ad1 	.word	0x08005ad1
 8005ab0:	08005ad9 	.word	0x08005ad9
 8005ab4:	08005ae1 	.word	0x08005ae1
 8005ab8:	08005af7 	.word	0x08005af7
 8005abc:	08005ae7 	.word	0x08005ae7
 8005ac0:	08005af7 	.word	0x08005af7
 8005ac4:	08005af7 	.word	0x08005af7
 8005ac8:	08005af7 	.word	0x08005af7
 8005acc:	08005aef 	.word	0x08005aef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ad0:	f7fe f8a8 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8005ad4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ad6:	e014      	b.n	8005b02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ad8:	f7fe f8ba 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8005adc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ade:	e010      	b.n	8005b02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ae0:	4b5a      	ldr	r3, [pc, #360]	; (8005c4c <UART_SetConfig+0x594>)
 8005ae2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005ae4:	e00d      	b.n	8005b02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ae6:	f7fe f82f 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8005aea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005aec:	e009      	b.n	8005b02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005af2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005af4:	e005      	b.n	8005b02 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005b00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 8089 	beq.w	8005c1c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	4a4e      	ldr	r2, [pc, #312]	; (8005c48 <UART_SetConfig+0x590>)
 8005b10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b14:	461a      	mov	r2, r3
 8005b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b18:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b1c:	005a      	lsls	r2, r3, #1
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	085b      	lsrs	r3, r3, #1
 8005b24:	441a      	add	r2, r3
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	2b0f      	cmp	r3, #15
 8005b34:	d916      	bls.n	8005b64 <UART_SetConfig+0x4ac>
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b3c:	d212      	bcs.n	8005b64 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	f023 030f 	bic.w	r3, r3, #15
 8005b46:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	085b      	lsrs	r3, r3, #1
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	8bfb      	ldrh	r3, [r7, #30]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	8bfa      	ldrh	r2, [r7, #30]
 8005b60:	60da      	str	r2, [r3, #12]
 8005b62:	e05b      	b.n	8005c1c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b6a:	e057      	b.n	8005c1c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	d828      	bhi.n	8005bc6 <UART_SetConfig+0x50e>
 8005b74:	a201      	add	r2, pc, #4	; (adr r2, 8005b7c <UART_SetConfig+0x4c4>)
 8005b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7a:	bf00      	nop
 8005b7c:	08005ba1 	.word	0x08005ba1
 8005b80:	08005ba9 	.word	0x08005ba9
 8005b84:	08005bb1 	.word	0x08005bb1
 8005b88:	08005bc7 	.word	0x08005bc7
 8005b8c:	08005bb7 	.word	0x08005bb7
 8005b90:	08005bc7 	.word	0x08005bc7
 8005b94:	08005bc7 	.word	0x08005bc7
 8005b98:	08005bc7 	.word	0x08005bc7
 8005b9c:	08005bbf 	.word	0x08005bbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba0:	f7fe f840 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8005ba4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ba6:	e014      	b.n	8005bd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ba8:	f7fe f852 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8005bac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bae:	e010      	b.n	8005bd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bb0:	4b26      	ldr	r3, [pc, #152]	; (8005c4c <UART_SetConfig+0x594>)
 8005bb2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bb4:	e00d      	b.n	8005bd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bb6:	f7fd ffc7 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8005bba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005bbc:	e009      	b.n	8005bd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bc4:	e005      	b.n	8005bd2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005bd0:	bf00      	nop
    }

    if (pclk != 0U)
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d021      	beq.n	8005c1c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	4a1a      	ldr	r2, [pc, #104]	; (8005c48 <UART_SetConfig+0x590>)
 8005bde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005be2:	461a      	mov	r2, r3
 8005be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be6:	fbb3 f2f2 	udiv	r2, r3, r2
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	085b      	lsrs	r3, r3, #1
 8005bf0:	441a      	add	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
 8005bfe:	2b0f      	cmp	r3, #15
 8005c00:	d909      	bls.n	8005c16 <UART_SetConfig+0x55e>
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c08:	d205      	bcs.n	8005c16 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c0a:	6a3b      	ldr	r3, [r7, #32]
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	60da      	str	r2, [r3, #12]
 8005c14:	e002      	b.n	8005c1c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2200      	movs	r2, #0
 8005c36:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005c38:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3730      	adds	r7, #48	; 0x30
 8005c40:	46bd      	mov	sp, r7
 8005c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c46:	bf00      	nop
 8005c48:	08008c90 	.word	0x08008c90
 8005c4c:	00f42400 	.word	0x00f42400

08005c50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5c:	f003 0308 	and.w	r3, r3, #8
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00a      	beq.n	8005c7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	430a      	orrs	r2, r1
 8005c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00a      	beq.n	8005cbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc2:	f003 0304 	and.w	r3, r3, #4
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce4:	f003 0310 	and.w	r3, r3, #16
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00a      	beq.n	8005d02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d06:	f003 0320 	and.w	r3, r3, #32
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d01a      	beq.n	8005d66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	430a      	orrs	r2, r1
 8005d44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d4e:	d10a      	bne.n	8005d66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	605a      	str	r2, [r3, #4]
  }
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b098      	sub	sp, #96	; 0x60
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005da4:	f7fb ffbe 	bl	8001d24 <HAL_GetTick>
 8005da8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d12f      	bne.n	8005e18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005db8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f88e 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d022      	beq.n	8005e18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005de2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005de6:	653b      	str	r3, [r7, #80]	; 0x50
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df0:	647b      	str	r3, [r7, #68]	; 0x44
 8005df2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005df6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e6      	bne.n	8005dd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e063      	b.n	8005ee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0304 	and.w	r3, r3, #4
 8005e22:	2b04      	cmp	r3, #4
 8005e24:	d149      	bne.n	8005eba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f857 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d03c      	beq.n	8005eba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e5e:	633b      	str	r3, [r7, #48]	; 0x30
 8005e60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e66:	e841 2300 	strex	r3, r2, [r1]
 8005e6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1e6      	bne.n	8005e40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3308      	adds	r3, #8
 8005e78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	e853 3f00 	ldrex	r3, [r3]
 8005e80:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f023 0301 	bic.w	r3, r3, #1
 8005e88:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	3308      	adds	r3, #8
 8005e90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e92:	61fa      	str	r2, [r7, #28]
 8005e94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e96:	69b9      	ldr	r1, [r7, #24]
 8005e98:	69fa      	ldr	r2, [r7, #28]
 8005e9a:	e841 2300 	strex	r3, r2, [r1]
 8005e9e:	617b      	str	r3, [r7, #20]
   return(result);
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1e5      	bne.n	8005e72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2220      	movs	r2, #32
 8005eaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e012      	b.n	8005ee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3758      	adds	r7, #88	; 0x58
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ef8:	e04f      	b.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f00:	d04b      	beq.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f02:	f7fb ff0f 	bl	8001d24 <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d302      	bcc.n	8005f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f18:	2303      	movs	r3, #3
 8005f1a:	e04e      	b.n	8005fba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 0304 	and.w	r3, r3, #4
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d037      	beq.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b80      	cmp	r3, #128	; 0x80
 8005f2e:	d034      	beq.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b40      	cmp	r3, #64	; 0x40
 8005f34:	d031      	beq.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	69db      	ldr	r3, [r3, #28]
 8005f3c:	f003 0308 	and.w	r3, r3, #8
 8005f40:	2b08      	cmp	r3, #8
 8005f42:	d110      	bne.n	8005f66 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2208      	movs	r2, #8
 8005f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 f838 	bl	8005fc2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2208      	movs	r2, #8
 8005f56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e029      	b.n	8005fba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	69db      	ldr	r3, [r3, #28]
 8005f6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f74:	d111      	bne.n	8005f9a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f000 f81e 	bl	8005fc2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2220      	movs	r2, #32
 8005f8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e00f      	b.n	8005fba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69da      	ldr	r2, [r3, #28]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	bf0c      	ite	eq
 8005faa:	2301      	moveq	r3, #1
 8005fac:	2300      	movne	r3, #0
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	79fb      	ldrb	r3, [r7, #7]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d0a0      	beq.n	8005efa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b095      	sub	sp, #84	; 0x54
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd2:	e853 3f00 	ldrex	r3, [r3]
 8005fd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8005fea:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005fee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e6      	bne.n	8005fca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3308      	adds	r3, #8
 8006002:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006004:	6a3b      	ldr	r3, [r7, #32]
 8006006:	e853 3f00 	ldrex	r3, [r3]
 800600a:	61fb      	str	r3, [r7, #28]
   return(result);
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006012:	f023 0301 	bic.w	r3, r3, #1
 8006016:	64bb      	str	r3, [r7, #72]	; 0x48
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3308      	adds	r3, #8
 800601e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006020:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006022:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006026:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e3      	bne.n	8005ffc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006038:	2b01      	cmp	r3, #1
 800603a:	d118      	bne.n	800606e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	e853 3f00 	ldrex	r3, [r3]
 8006048:	60bb      	str	r3, [r7, #8]
   return(result);
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f023 0310 	bic.w	r3, r3, #16
 8006050:	647b      	str	r3, [r7, #68]	; 0x44
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800605a:	61bb      	str	r3, [r7, #24]
 800605c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	6979      	ldr	r1, [r7, #20]
 8006060:	69ba      	ldr	r2, [r7, #24]
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	613b      	str	r3, [r7, #16]
   return(result);
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e6      	bne.n	800603c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2220      	movs	r2, #32
 8006072:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006082:	bf00      	nop
 8006084:	3754      	adds	r7, #84	; 0x54
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800608e:	b480      	push	{r7}
 8006090:	b085      	sub	sp, #20
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e027      	b.n	80060f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2224      	movs	r2, #36	; 0x24
 80060b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80060d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006110:	2b01      	cmp	r3, #1
 8006112:	d101      	bne.n	8006118 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006114:	2302      	movs	r3, #2
 8006116:	e02d      	b.n	8006174 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2224      	movs	r2, #36	; 0x24
 8006124:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f022 0201 	bic.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 f84f 	bl	80061f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2220      	movs	r2, #32
 8006166:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800618c:	2b01      	cmp	r3, #1
 800618e:	d101      	bne.n	8006194 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006190:	2302      	movs	r3, #2
 8006192:	e02d      	b.n	80061f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2224      	movs	r2, #36	; 0x24
 80061a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f811 	bl	80061f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006204:	2b00      	cmp	r3, #0
 8006206:	d108      	bne.n	800621a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006218:	e031      	b.n	800627e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800621a:	2308      	movs	r3, #8
 800621c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800621e:	2308      	movs	r3, #8
 8006220:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	0e5b      	lsrs	r3, r3, #25
 800622a:	b2db      	uxtb	r3, r3
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	0f5b      	lsrs	r3, r3, #29
 800623a:	b2db      	uxtb	r3, r3
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006242:	7bbb      	ldrb	r3, [r7, #14]
 8006244:	7b3a      	ldrb	r2, [r7, #12]
 8006246:	4911      	ldr	r1, [pc, #68]	; (800628c <UARTEx_SetNbDataToProcess+0x94>)
 8006248:	5c8a      	ldrb	r2, [r1, r2]
 800624a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800624e:	7b3a      	ldrb	r2, [r7, #12]
 8006250:	490f      	ldr	r1, [pc, #60]	; (8006290 <UARTEx_SetNbDataToProcess+0x98>)
 8006252:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006254:	fb93 f3f2 	sdiv	r3, r3, r2
 8006258:	b29a      	uxth	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	7b7a      	ldrb	r2, [r7, #13]
 8006264:	4909      	ldr	r1, [pc, #36]	; (800628c <UARTEx_SetNbDataToProcess+0x94>)
 8006266:	5c8a      	ldrb	r2, [r1, r2]
 8006268:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800626c:	7b7a      	ldrb	r2, [r7, #13]
 800626e:	4908      	ldr	r1, [pc, #32]	; (8006290 <UARTEx_SetNbDataToProcess+0x98>)
 8006270:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006272:	fb93 f3f2 	sdiv	r3, r3, r2
 8006276:	b29a      	uxth	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800627e:	bf00      	nop
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	08008ca8 	.word	0x08008ca8
 8006290:	08008cb0 	.word	0x08008cb0

08006294 <__cvt>:
 8006294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006298:	ec55 4b10 	vmov	r4, r5, d0
 800629c:	2d00      	cmp	r5, #0
 800629e:	460e      	mov	r6, r1
 80062a0:	4619      	mov	r1, r3
 80062a2:	462b      	mov	r3, r5
 80062a4:	bfbb      	ittet	lt
 80062a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80062aa:	461d      	movlt	r5, r3
 80062ac:	2300      	movge	r3, #0
 80062ae:	232d      	movlt	r3, #45	; 0x2d
 80062b0:	700b      	strb	r3, [r1, #0]
 80062b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80062b8:	4691      	mov	r9, r2
 80062ba:	f023 0820 	bic.w	r8, r3, #32
 80062be:	bfbc      	itt	lt
 80062c0:	4622      	movlt	r2, r4
 80062c2:	4614      	movlt	r4, r2
 80062c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062c8:	d005      	beq.n	80062d6 <__cvt+0x42>
 80062ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062ce:	d100      	bne.n	80062d2 <__cvt+0x3e>
 80062d0:	3601      	adds	r6, #1
 80062d2:	2102      	movs	r1, #2
 80062d4:	e000      	b.n	80062d8 <__cvt+0x44>
 80062d6:	2103      	movs	r1, #3
 80062d8:	ab03      	add	r3, sp, #12
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	ab02      	add	r3, sp, #8
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	ec45 4b10 	vmov	d0, r4, r5
 80062e4:	4653      	mov	r3, sl
 80062e6:	4632      	mov	r2, r6
 80062e8:	f000 fe56 	bl	8006f98 <_dtoa_r>
 80062ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062f0:	4607      	mov	r7, r0
 80062f2:	d102      	bne.n	80062fa <__cvt+0x66>
 80062f4:	f019 0f01 	tst.w	r9, #1
 80062f8:	d022      	beq.n	8006340 <__cvt+0xac>
 80062fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062fe:	eb07 0906 	add.w	r9, r7, r6
 8006302:	d110      	bne.n	8006326 <__cvt+0x92>
 8006304:	783b      	ldrb	r3, [r7, #0]
 8006306:	2b30      	cmp	r3, #48	; 0x30
 8006308:	d10a      	bne.n	8006320 <__cvt+0x8c>
 800630a:	2200      	movs	r2, #0
 800630c:	2300      	movs	r3, #0
 800630e:	4620      	mov	r0, r4
 8006310:	4629      	mov	r1, r5
 8006312:	f7fa fc01 	bl	8000b18 <__aeabi_dcmpeq>
 8006316:	b918      	cbnz	r0, 8006320 <__cvt+0x8c>
 8006318:	f1c6 0601 	rsb	r6, r6, #1
 800631c:	f8ca 6000 	str.w	r6, [sl]
 8006320:	f8da 3000 	ldr.w	r3, [sl]
 8006324:	4499      	add	r9, r3
 8006326:	2200      	movs	r2, #0
 8006328:	2300      	movs	r3, #0
 800632a:	4620      	mov	r0, r4
 800632c:	4629      	mov	r1, r5
 800632e:	f7fa fbf3 	bl	8000b18 <__aeabi_dcmpeq>
 8006332:	b108      	cbz	r0, 8006338 <__cvt+0xa4>
 8006334:	f8cd 900c 	str.w	r9, [sp, #12]
 8006338:	2230      	movs	r2, #48	; 0x30
 800633a:	9b03      	ldr	r3, [sp, #12]
 800633c:	454b      	cmp	r3, r9
 800633e:	d307      	bcc.n	8006350 <__cvt+0xbc>
 8006340:	9b03      	ldr	r3, [sp, #12]
 8006342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006344:	1bdb      	subs	r3, r3, r7
 8006346:	4638      	mov	r0, r7
 8006348:	6013      	str	r3, [r2, #0]
 800634a:	b004      	add	sp, #16
 800634c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006350:	1c59      	adds	r1, r3, #1
 8006352:	9103      	str	r1, [sp, #12]
 8006354:	701a      	strb	r2, [r3, #0]
 8006356:	e7f0      	b.n	800633a <__cvt+0xa6>

08006358 <__exponent>:
 8006358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800635a:	4603      	mov	r3, r0
 800635c:	2900      	cmp	r1, #0
 800635e:	bfb8      	it	lt
 8006360:	4249      	neglt	r1, r1
 8006362:	f803 2b02 	strb.w	r2, [r3], #2
 8006366:	bfb4      	ite	lt
 8006368:	222d      	movlt	r2, #45	; 0x2d
 800636a:	222b      	movge	r2, #43	; 0x2b
 800636c:	2909      	cmp	r1, #9
 800636e:	7042      	strb	r2, [r0, #1]
 8006370:	dd2a      	ble.n	80063c8 <__exponent+0x70>
 8006372:	f10d 0207 	add.w	r2, sp, #7
 8006376:	4617      	mov	r7, r2
 8006378:	260a      	movs	r6, #10
 800637a:	4694      	mov	ip, r2
 800637c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006380:	fb06 1415 	mls	r4, r6, r5, r1
 8006384:	3430      	adds	r4, #48	; 0x30
 8006386:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800638a:	460c      	mov	r4, r1
 800638c:	2c63      	cmp	r4, #99	; 0x63
 800638e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006392:	4629      	mov	r1, r5
 8006394:	dcf1      	bgt.n	800637a <__exponent+0x22>
 8006396:	3130      	adds	r1, #48	; 0x30
 8006398:	f1ac 0402 	sub.w	r4, ip, #2
 800639c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80063a0:	1c41      	adds	r1, r0, #1
 80063a2:	4622      	mov	r2, r4
 80063a4:	42ba      	cmp	r2, r7
 80063a6:	d30a      	bcc.n	80063be <__exponent+0x66>
 80063a8:	f10d 0209 	add.w	r2, sp, #9
 80063ac:	eba2 020c 	sub.w	r2, r2, ip
 80063b0:	42bc      	cmp	r4, r7
 80063b2:	bf88      	it	hi
 80063b4:	2200      	movhi	r2, #0
 80063b6:	4413      	add	r3, r2
 80063b8:	1a18      	subs	r0, r3, r0
 80063ba:	b003      	add	sp, #12
 80063bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063be:	f812 5b01 	ldrb.w	r5, [r2], #1
 80063c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80063c6:	e7ed      	b.n	80063a4 <__exponent+0x4c>
 80063c8:	2330      	movs	r3, #48	; 0x30
 80063ca:	3130      	adds	r1, #48	; 0x30
 80063cc:	7083      	strb	r3, [r0, #2]
 80063ce:	70c1      	strb	r1, [r0, #3]
 80063d0:	1d03      	adds	r3, r0, #4
 80063d2:	e7f1      	b.n	80063b8 <__exponent+0x60>

080063d4 <_printf_float>:
 80063d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d8:	ed2d 8b02 	vpush	{d8}
 80063dc:	b08d      	sub	sp, #52	; 0x34
 80063de:	460c      	mov	r4, r1
 80063e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063e4:	4616      	mov	r6, r2
 80063e6:	461f      	mov	r7, r3
 80063e8:	4605      	mov	r5, r0
 80063ea:	f000 fcc7 	bl	8006d7c <_localeconv_r>
 80063ee:	f8d0 a000 	ldr.w	sl, [r0]
 80063f2:	4650      	mov	r0, sl
 80063f4:	f7f9 ff64 	bl	80002c0 <strlen>
 80063f8:	2300      	movs	r3, #0
 80063fa:	930a      	str	r3, [sp, #40]	; 0x28
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	9305      	str	r3, [sp, #20]
 8006400:	f8d8 3000 	ldr.w	r3, [r8]
 8006404:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006408:	3307      	adds	r3, #7
 800640a:	f023 0307 	bic.w	r3, r3, #7
 800640e:	f103 0208 	add.w	r2, r3, #8
 8006412:	f8c8 2000 	str.w	r2, [r8]
 8006416:	e9d3 8900 	ldrd	r8, r9, [r3]
 800641a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800641e:	9307      	str	r3, [sp, #28]
 8006420:	f8cd 8018 	str.w	r8, [sp, #24]
 8006424:	ee08 0a10 	vmov	s16, r0
 8006428:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800642c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006430:	4b9e      	ldr	r3, [pc, #632]	; (80066ac <_printf_float+0x2d8>)
 8006432:	f04f 32ff 	mov.w	r2, #4294967295
 8006436:	f7fa fba1 	bl	8000b7c <__aeabi_dcmpun>
 800643a:	bb88      	cbnz	r0, 80064a0 <_printf_float+0xcc>
 800643c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006440:	4b9a      	ldr	r3, [pc, #616]	; (80066ac <_printf_float+0x2d8>)
 8006442:	f04f 32ff 	mov.w	r2, #4294967295
 8006446:	f7fa fb7b 	bl	8000b40 <__aeabi_dcmple>
 800644a:	bb48      	cbnz	r0, 80064a0 <_printf_float+0xcc>
 800644c:	2200      	movs	r2, #0
 800644e:	2300      	movs	r3, #0
 8006450:	4640      	mov	r0, r8
 8006452:	4649      	mov	r1, r9
 8006454:	f7fa fb6a 	bl	8000b2c <__aeabi_dcmplt>
 8006458:	b110      	cbz	r0, 8006460 <_printf_float+0x8c>
 800645a:	232d      	movs	r3, #45	; 0x2d
 800645c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006460:	4a93      	ldr	r2, [pc, #588]	; (80066b0 <_printf_float+0x2dc>)
 8006462:	4b94      	ldr	r3, [pc, #592]	; (80066b4 <_printf_float+0x2e0>)
 8006464:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006468:	bf94      	ite	ls
 800646a:	4690      	movls	r8, r2
 800646c:	4698      	movhi	r8, r3
 800646e:	2303      	movs	r3, #3
 8006470:	6123      	str	r3, [r4, #16]
 8006472:	9b05      	ldr	r3, [sp, #20]
 8006474:	f023 0304 	bic.w	r3, r3, #4
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	f04f 0900 	mov.w	r9, #0
 800647e:	9700      	str	r7, [sp, #0]
 8006480:	4633      	mov	r3, r6
 8006482:	aa0b      	add	r2, sp, #44	; 0x2c
 8006484:	4621      	mov	r1, r4
 8006486:	4628      	mov	r0, r5
 8006488:	f000 f9da 	bl	8006840 <_printf_common>
 800648c:	3001      	adds	r0, #1
 800648e:	f040 8090 	bne.w	80065b2 <_printf_float+0x1de>
 8006492:	f04f 30ff 	mov.w	r0, #4294967295
 8006496:	b00d      	add	sp, #52	; 0x34
 8006498:	ecbd 8b02 	vpop	{d8}
 800649c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a0:	4642      	mov	r2, r8
 80064a2:	464b      	mov	r3, r9
 80064a4:	4640      	mov	r0, r8
 80064a6:	4649      	mov	r1, r9
 80064a8:	f7fa fb68 	bl	8000b7c <__aeabi_dcmpun>
 80064ac:	b140      	cbz	r0, 80064c0 <_printf_float+0xec>
 80064ae:	464b      	mov	r3, r9
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	bfbc      	itt	lt
 80064b4:	232d      	movlt	r3, #45	; 0x2d
 80064b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80064ba:	4a7f      	ldr	r2, [pc, #508]	; (80066b8 <_printf_float+0x2e4>)
 80064bc:	4b7f      	ldr	r3, [pc, #508]	; (80066bc <_printf_float+0x2e8>)
 80064be:	e7d1      	b.n	8006464 <_printf_float+0x90>
 80064c0:	6863      	ldr	r3, [r4, #4]
 80064c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80064c6:	9206      	str	r2, [sp, #24]
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	d13f      	bne.n	800654c <_printf_float+0x178>
 80064cc:	2306      	movs	r3, #6
 80064ce:	6063      	str	r3, [r4, #4]
 80064d0:	9b05      	ldr	r3, [sp, #20]
 80064d2:	6861      	ldr	r1, [r4, #4]
 80064d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80064d8:	2300      	movs	r3, #0
 80064da:	9303      	str	r3, [sp, #12]
 80064dc:	ab0a      	add	r3, sp, #40	; 0x28
 80064de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064e2:	ab09      	add	r3, sp, #36	; 0x24
 80064e4:	ec49 8b10 	vmov	d0, r8, r9
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	6022      	str	r2, [r4, #0]
 80064ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80064f0:	4628      	mov	r0, r5
 80064f2:	f7ff fecf 	bl	8006294 <__cvt>
 80064f6:	9b06      	ldr	r3, [sp, #24]
 80064f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064fa:	2b47      	cmp	r3, #71	; 0x47
 80064fc:	4680      	mov	r8, r0
 80064fe:	d108      	bne.n	8006512 <_printf_float+0x13e>
 8006500:	1cc8      	adds	r0, r1, #3
 8006502:	db02      	blt.n	800650a <_printf_float+0x136>
 8006504:	6863      	ldr	r3, [r4, #4]
 8006506:	4299      	cmp	r1, r3
 8006508:	dd41      	ble.n	800658e <_printf_float+0x1ba>
 800650a:	f1ab 0302 	sub.w	r3, fp, #2
 800650e:	fa5f fb83 	uxtb.w	fp, r3
 8006512:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006516:	d820      	bhi.n	800655a <_printf_float+0x186>
 8006518:	3901      	subs	r1, #1
 800651a:	465a      	mov	r2, fp
 800651c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006520:	9109      	str	r1, [sp, #36]	; 0x24
 8006522:	f7ff ff19 	bl	8006358 <__exponent>
 8006526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006528:	1813      	adds	r3, r2, r0
 800652a:	2a01      	cmp	r2, #1
 800652c:	4681      	mov	r9, r0
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	dc02      	bgt.n	8006538 <_printf_float+0x164>
 8006532:	6822      	ldr	r2, [r4, #0]
 8006534:	07d2      	lsls	r2, r2, #31
 8006536:	d501      	bpl.n	800653c <_printf_float+0x168>
 8006538:	3301      	adds	r3, #1
 800653a:	6123      	str	r3, [r4, #16]
 800653c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006540:	2b00      	cmp	r3, #0
 8006542:	d09c      	beq.n	800647e <_printf_float+0xaa>
 8006544:	232d      	movs	r3, #45	; 0x2d
 8006546:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800654a:	e798      	b.n	800647e <_printf_float+0xaa>
 800654c:	9a06      	ldr	r2, [sp, #24]
 800654e:	2a47      	cmp	r2, #71	; 0x47
 8006550:	d1be      	bne.n	80064d0 <_printf_float+0xfc>
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1bc      	bne.n	80064d0 <_printf_float+0xfc>
 8006556:	2301      	movs	r3, #1
 8006558:	e7b9      	b.n	80064ce <_printf_float+0xfa>
 800655a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800655e:	d118      	bne.n	8006592 <_printf_float+0x1be>
 8006560:	2900      	cmp	r1, #0
 8006562:	6863      	ldr	r3, [r4, #4]
 8006564:	dd0b      	ble.n	800657e <_printf_float+0x1aa>
 8006566:	6121      	str	r1, [r4, #16]
 8006568:	b913      	cbnz	r3, 8006570 <_printf_float+0x19c>
 800656a:	6822      	ldr	r2, [r4, #0]
 800656c:	07d0      	lsls	r0, r2, #31
 800656e:	d502      	bpl.n	8006576 <_printf_float+0x1a2>
 8006570:	3301      	adds	r3, #1
 8006572:	440b      	add	r3, r1
 8006574:	6123      	str	r3, [r4, #16]
 8006576:	65a1      	str	r1, [r4, #88]	; 0x58
 8006578:	f04f 0900 	mov.w	r9, #0
 800657c:	e7de      	b.n	800653c <_printf_float+0x168>
 800657e:	b913      	cbnz	r3, 8006586 <_printf_float+0x1b2>
 8006580:	6822      	ldr	r2, [r4, #0]
 8006582:	07d2      	lsls	r2, r2, #31
 8006584:	d501      	bpl.n	800658a <_printf_float+0x1b6>
 8006586:	3302      	adds	r3, #2
 8006588:	e7f4      	b.n	8006574 <_printf_float+0x1a0>
 800658a:	2301      	movs	r3, #1
 800658c:	e7f2      	b.n	8006574 <_printf_float+0x1a0>
 800658e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006594:	4299      	cmp	r1, r3
 8006596:	db05      	blt.n	80065a4 <_printf_float+0x1d0>
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	6121      	str	r1, [r4, #16]
 800659c:	07d8      	lsls	r0, r3, #31
 800659e:	d5ea      	bpl.n	8006576 <_printf_float+0x1a2>
 80065a0:	1c4b      	adds	r3, r1, #1
 80065a2:	e7e7      	b.n	8006574 <_printf_float+0x1a0>
 80065a4:	2900      	cmp	r1, #0
 80065a6:	bfd4      	ite	le
 80065a8:	f1c1 0202 	rsble	r2, r1, #2
 80065ac:	2201      	movgt	r2, #1
 80065ae:	4413      	add	r3, r2
 80065b0:	e7e0      	b.n	8006574 <_printf_float+0x1a0>
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	055a      	lsls	r2, r3, #21
 80065b6:	d407      	bmi.n	80065c8 <_printf_float+0x1f4>
 80065b8:	6923      	ldr	r3, [r4, #16]
 80065ba:	4642      	mov	r2, r8
 80065bc:	4631      	mov	r1, r6
 80065be:	4628      	mov	r0, r5
 80065c0:	47b8      	blx	r7
 80065c2:	3001      	adds	r0, #1
 80065c4:	d12c      	bne.n	8006620 <_printf_float+0x24c>
 80065c6:	e764      	b.n	8006492 <_printf_float+0xbe>
 80065c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065cc:	f240 80e0 	bls.w	8006790 <_printf_float+0x3bc>
 80065d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065d4:	2200      	movs	r2, #0
 80065d6:	2300      	movs	r3, #0
 80065d8:	f7fa fa9e 	bl	8000b18 <__aeabi_dcmpeq>
 80065dc:	2800      	cmp	r0, #0
 80065de:	d034      	beq.n	800664a <_printf_float+0x276>
 80065e0:	4a37      	ldr	r2, [pc, #220]	; (80066c0 <_printf_float+0x2ec>)
 80065e2:	2301      	movs	r3, #1
 80065e4:	4631      	mov	r1, r6
 80065e6:	4628      	mov	r0, r5
 80065e8:	47b8      	blx	r7
 80065ea:	3001      	adds	r0, #1
 80065ec:	f43f af51 	beq.w	8006492 <_printf_float+0xbe>
 80065f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065f4:	429a      	cmp	r2, r3
 80065f6:	db02      	blt.n	80065fe <_printf_float+0x22a>
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	07d8      	lsls	r0, r3, #31
 80065fc:	d510      	bpl.n	8006620 <_printf_float+0x24c>
 80065fe:	ee18 3a10 	vmov	r3, s16
 8006602:	4652      	mov	r2, sl
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f af41 	beq.w	8006492 <_printf_float+0xbe>
 8006610:	f04f 0800 	mov.w	r8, #0
 8006614:	f104 091a 	add.w	r9, r4, #26
 8006618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800661a:	3b01      	subs	r3, #1
 800661c:	4543      	cmp	r3, r8
 800661e:	dc09      	bgt.n	8006634 <_printf_float+0x260>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	079b      	lsls	r3, r3, #30
 8006624:	f100 8107 	bmi.w	8006836 <_printf_float+0x462>
 8006628:	68e0      	ldr	r0, [r4, #12]
 800662a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800662c:	4298      	cmp	r0, r3
 800662e:	bfb8      	it	lt
 8006630:	4618      	movlt	r0, r3
 8006632:	e730      	b.n	8006496 <_printf_float+0xc2>
 8006634:	2301      	movs	r3, #1
 8006636:	464a      	mov	r2, r9
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f af27 	beq.w	8006492 <_printf_float+0xbe>
 8006644:	f108 0801 	add.w	r8, r8, #1
 8006648:	e7e6      	b.n	8006618 <_printf_float+0x244>
 800664a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800664c:	2b00      	cmp	r3, #0
 800664e:	dc39      	bgt.n	80066c4 <_printf_float+0x2f0>
 8006650:	4a1b      	ldr	r2, [pc, #108]	; (80066c0 <_printf_float+0x2ec>)
 8006652:	2301      	movs	r3, #1
 8006654:	4631      	mov	r1, r6
 8006656:	4628      	mov	r0, r5
 8006658:	47b8      	blx	r7
 800665a:	3001      	adds	r0, #1
 800665c:	f43f af19 	beq.w	8006492 <_printf_float+0xbe>
 8006660:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006664:	4313      	orrs	r3, r2
 8006666:	d102      	bne.n	800666e <_printf_float+0x29a>
 8006668:	6823      	ldr	r3, [r4, #0]
 800666a:	07d9      	lsls	r1, r3, #31
 800666c:	d5d8      	bpl.n	8006620 <_printf_float+0x24c>
 800666e:	ee18 3a10 	vmov	r3, s16
 8006672:	4652      	mov	r2, sl
 8006674:	4631      	mov	r1, r6
 8006676:	4628      	mov	r0, r5
 8006678:	47b8      	blx	r7
 800667a:	3001      	adds	r0, #1
 800667c:	f43f af09 	beq.w	8006492 <_printf_float+0xbe>
 8006680:	f04f 0900 	mov.w	r9, #0
 8006684:	f104 0a1a 	add.w	sl, r4, #26
 8006688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800668a:	425b      	negs	r3, r3
 800668c:	454b      	cmp	r3, r9
 800668e:	dc01      	bgt.n	8006694 <_printf_float+0x2c0>
 8006690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006692:	e792      	b.n	80065ba <_printf_float+0x1e6>
 8006694:	2301      	movs	r3, #1
 8006696:	4652      	mov	r2, sl
 8006698:	4631      	mov	r1, r6
 800669a:	4628      	mov	r0, r5
 800669c:	47b8      	blx	r7
 800669e:	3001      	adds	r0, #1
 80066a0:	f43f aef7 	beq.w	8006492 <_printf_float+0xbe>
 80066a4:	f109 0901 	add.w	r9, r9, #1
 80066a8:	e7ee      	b.n	8006688 <_printf_float+0x2b4>
 80066aa:	bf00      	nop
 80066ac:	7fefffff 	.word	0x7fefffff
 80066b0:	08008cb8 	.word	0x08008cb8
 80066b4:	08008cbc 	.word	0x08008cbc
 80066b8:	08008cc0 	.word	0x08008cc0
 80066bc:	08008cc4 	.word	0x08008cc4
 80066c0:	08008cc8 	.word	0x08008cc8
 80066c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066c8:	429a      	cmp	r2, r3
 80066ca:	bfa8      	it	ge
 80066cc:	461a      	movge	r2, r3
 80066ce:	2a00      	cmp	r2, #0
 80066d0:	4691      	mov	r9, r2
 80066d2:	dc37      	bgt.n	8006744 <_printf_float+0x370>
 80066d4:	f04f 0b00 	mov.w	fp, #0
 80066d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066dc:	f104 021a 	add.w	r2, r4, #26
 80066e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066e2:	9305      	str	r3, [sp, #20]
 80066e4:	eba3 0309 	sub.w	r3, r3, r9
 80066e8:	455b      	cmp	r3, fp
 80066ea:	dc33      	bgt.n	8006754 <_printf_float+0x380>
 80066ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066f0:	429a      	cmp	r2, r3
 80066f2:	db3b      	blt.n	800676c <_printf_float+0x398>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	07da      	lsls	r2, r3, #31
 80066f8:	d438      	bmi.n	800676c <_printf_float+0x398>
 80066fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80066fe:	eba2 0903 	sub.w	r9, r2, r3
 8006702:	9b05      	ldr	r3, [sp, #20]
 8006704:	1ad2      	subs	r2, r2, r3
 8006706:	4591      	cmp	r9, r2
 8006708:	bfa8      	it	ge
 800670a:	4691      	movge	r9, r2
 800670c:	f1b9 0f00 	cmp.w	r9, #0
 8006710:	dc35      	bgt.n	800677e <_printf_float+0x3aa>
 8006712:	f04f 0800 	mov.w	r8, #0
 8006716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800671a:	f104 0a1a 	add.w	sl, r4, #26
 800671e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006722:	1a9b      	subs	r3, r3, r2
 8006724:	eba3 0309 	sub.w	r3, r3, r9
 8006728:	4543      	cmp	r3, r8
 800672a:	f77f af79 	ble.w	8006620 <_printf_float+0x24c>
 800672e:	2301      	movs	r3, #1
 8006730:	4652      	mov	r2, sl
 8006732:	4631      	mov	r1, r6
 8006734:	4628      	mov	r0, r5
 8006736:	47b8      	blx	r7
 8006738:	3001      	adds	r0, #1
 800673a:	f43f aeaa 	beq.w	8006492 <_printf_float+0xbe>
 800673e:	f108 0801 	add.w	r8, r8, #1
 8006742:	e7ec      	b.n	800671e <_printf_float+0x34a>
 8006744:	4613      	mov	r3, r2
 8006746:	4631      	mov	r1, r6
 8006748:	4642      	mov	r2, r8
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	d1c0      	bne.n	80066d4 <_printf_float+0x300>
 8006752:	e69e      	b.n	8006492 <_printf_float+0xbe>
 8006754:	2301      	movs	r3, #1
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	9205      	str	r2, [sp, #20]
 800675c:	47b8      	blx	r7
 800675e:	3001      	adds	r0, #1
 8006760:	f43f ae97 	beq.w	8006492 <_printf_float+0xbe>
 8006764:	9a05      	ldr	r2, [sp, #20]
 8006766:	f10b 0b01 	add.w	fp, fp, #1
 800676a:	e7b9      	b.n	80066e0 <_printf_float+0x30c>
 800676c:	ee18 3a10 	vmov	r3, s16
 8006770:	4652      	mov	r2, sl
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	d1be      	bne.n	80066fa <_printf_float+0x326>
 800677c:	e689      	b.n	8006492 <_printf_float+0xbe>
 800677e:	9a05      	ldr	r2, [sp, #20]
 8006780:	464b      	mov	r3, r9
 8006782:	4442      	add	r2, r8
 8006784:	4631      	mov	r1, r6
 8006786:	4628      	mov	r0, r5
 8006788:	47b8      	blx	r7
 800678a:	3001      	adds	r0, #1
 800678c:	d1c1      	bne.n	8006712 <_printf_float+0x33e>
 800678e:	e680      	b.n	8006492 <_printf_float+0xbe>
 8006790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006792:	2a01      	cmp	r2, #1
 8006794:	dc01      	bgt.n	800679a <_printf_float+0x3c6>
 8006796:	07db      	lsls	r3, r3, #31
 8006798:	d53a      	bpl.n	8006810 <_printf_float+0x43c>
 800679a:	2301      	movs	r3, #1
 800679c:	4642      	mov	r2, r8
 800679e:	4631      	mov	r1, r6
 80067a0:	4628      	mov	r0, r5
 80067a2:	47b8      	blx	r7
 80067a4:	3001      	adds	r0, #1
 80067a6:	f43f ae74 	beq.w	8006492 <_printf_float+0xbe>
 80067aa:	ee18 3a10 	vmov	r3, s16
 80067ae:	4652      	mov	r2, sl
 80067b0:	4631      	mov	r1, r6
 80067b2:	4628      	mov	r0, r5
 80067b4:	47b8      	blx	r7
 80067b6:	3001      	adds	r0, #1
 80067b8:	f43f ae6b 	beq.w	8006492 <_printf_float+0xbe>
 80067bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067c0:	2200      	movs	r2, #0
 80067c2:	2300      	movs	r3, #0
 80067c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80067c8:	f7fa f9a6 	bl	8000b18 <__aeabi_dcmpeq>
 80067cc:	b9d8      	cbnz	r0, 8006806 <_printf_float+0x432>
 80067ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80067d2:	f108 0201 	add.w	r2, r8, #1
 80067d6:	4631      	mov	r1, r6
 80067d8:	4628      	mov	r0, r5
 80067da:	47b8      	blx	r7
 80067dc:	3001      	adds	r0, #1
 80067de:	d10e      	bne.n	80067fe <_printf_float+0x42a>
 80067e0:	e657      	b.n	8006492 <_printf_float+0xbe>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4652      	mov	r2, sl
 80067e6:	4631      	mov	r1, r6
 80067e8:	4628      	mov	r0, r5
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	f43f ae50 	beq.w	8006492 <_printf_float+0xbe>
 80067f2:	f108 0801 	add.w	r8, r8, #1
 80067f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f8:	3b01      	subs	r3, #1
 80067fa:	4543      	cmp	r3, r8
 80067fc:	dcf1      	bgt.n	80067e2 <_printf_float+0x40e>
 80067fe:	464b      	mov	r3, r9
 8006800:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006804:	e6da      	b.n	80065bc <_printf_float+0x1e8>
 8006806:	f04f 0800 	mov.w	r8, #0
 800680a:	f104 0a1a 	add.w	sl, r4, #26
 800680e:	e7f2      	b.n	80067f6 <_printf_float+0x422>
 8006810:	2301      	movs	r3, #1
 8006812:	4642      	mov	r2, r8
 8006814:	e7df      	b.n	80067d6 <_printf_float+0x402>
 8006816:	2301      	movs	r3, #1
 8006818:	464a      	mov	r2, r9
 800681a:	4631      	mov	r1, r6
 800681c:	4628      	mov	r0, r5
 800681e:	47b8      	blx	r7
 8006820:	3001      	adds	r0, #1
 8006822:	f43f ae36 	beq.w	8006492 <_printf_float+0xbe>
 8006826:	f108 0801 	add.w	r8, r8, #1
 800682a:	68e3      	ldr	r3, [r4, #12]
 800682c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800682e:	1a5b      	subs	r3, r3, r1
 8006830:	4543      	cmp	r3, r8
 8006832:	dcf0      	bgt.n	8006816 <_printf_float+0x442>
 8006834:	e6f8      	b.n	8006628 <_printf_float+0x254>
 8006836:	f04f 0800 	mov.w	r8, #0
 800683a:	f104 0919 	add.w	r9, r4, #25
 800683e:	e7f4      	b.n	800682a <_printf_float+0x456>

08006840 <_printf_common>:
 8006840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006844:	4616      	mov	r6, r2
 8006846:	4699      	mov	r9, r3
 8006848:	688a      	ldr	r2, [r1, #8]
 800684a:	690b      	ldr	r3, [r1, #16]
 800684c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006850:	4293      	cmp	r3, r2
 8006852:	bfb8      	it	lt
 8006854:	4613      	movlt	r3, r2
 8006856:	6033      	str	r3, [r6, #0]
 8006858:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800685c:	4607      	mov	r7, r0
 800685e:	460c      	mov	r4, r1
 8006860:	b10a      	cbz	r2, 8006866 <_printf_common+0x26>
 8006862:	3301      	adds	r3, #1
 8006864:	6033      	str	r3, [r6, #0]
 8006866:	6823      	ldr	r3, [r4, #0]
 8006868:	0699      	lsls	r1, r3, #26
 800686a:	bf42      	ittt	mi
 800686c:	6833      	ldrmi	r3, [r6, #0]
 800686e:	3302      	addmi	r3, #2
 8006870:	6033      	strmi	r3, [r6, #0]
 8006872:	6825      	ldr	r5, [r4, #0]
 8006874:	f015 0506 	ands.w	r5, r5, #6
 8006878:	d106      	bne.n	8006888 <_printf_common+0x48>
 800687a:	f104 0a19 	add.w	sl, r4, #25
 800687e:	68e3      	ldr	r3, [r4, #12]
 8006880:	6832      	ldr	r2, [r6, #0]
 8006882:	1a9b      	subs	r3, r3, r2
 8006884:	42ab      	cmp	r3, r5
 8006886:	dc26      	bgt.n	80068d6 <_printf_common+0x96>
 8006888:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800688c:	1e13      	subs	r3, r2, #0
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	bf18      	it	ne
 8006892:	2301      	movne	r3, #1
 8006894:	0692      	lsls	r2, r2, #26
 8006896:	d42b      	bmi.n	80068f0 <_printf_common+0xb0>
 8006898:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800689c:	4649      	mov	r1, r9
 800689e:	4638      	mov	r0, r7
 80068a0:	47c0      	blx	r8
 80068a2:	3001      	adds	r0, #1
 80068a4:	d01e      	beq.n	80068e4 <_printf_common+0xa4>
 80068a6:	6823      	ldr	r3, [r4, #0]
 80068a8:	6922      	ldr	r2, [r4, #16]
 80068aa:	f003 0306 	and.w	r3, r3, #6
 80068ae:	2b04      	cmp	r3, #4
 80068b0:	bf02      	ittt	eq
 80068b2:	68e5      	ldreq	r5, [r4, #12]
 80068b4:	6833      	ldreq	r3, [r6, #0]
 80068b6:	1aed      	subeq	r5, r5, r3
 80068b8:	68a3      	ldr	r3, [r4, #8]
 80068ba:	bf0c      	ite	eq
 80068bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068c0:	2500      	movne	r5, #0
 80068c2:	4293      	cmp	r3, r2
 80068c4:	bfc4      	itt	gt
 80068c6:	1a9b      	subgt	r3, r3, r2
 80068c8:	18ed      	addgt	r5, r5, r3
 80068ca:	2600      	movs	r6, #0
 80068cc:	341a      	adds	r4, #26
 80068ce:	42b5      	cmp	r5, r6
 80068d0:	d11a      	bne.n	8006908 <_printf_common+0xc8>
 80068d2:	2000      	movs	r0, #0
 80068d4:	e008      	b.n	80068e8 <_printf_common+0xa8>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4652      	mov	r2, sl
 80068da:	4649      	mov	r1, r9
 80068dc:	4638      	mov	r0, r7
 80068de:	47c0      	blx	r8
 80068e0:	3001      	adds	r0, #1
 80068e2:	d103      	bne.n	80068ec <_printf_common+0xac>
 80068e4:	f04f 30ff 	mov.w	r0, #4294967295
 80068e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ec:	3501      	adds	r5, #1
 80068ee:	e7c6      	b.n	800687e <_printf_common+0x3e>
 80068f0:	18e1      	adds	r1, r4, r3
 80068f2:	1c5a      	adds	r2, r3, #1
 80068f4:	2030      	movs	r0, #48	; 0x30
 80068f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068fa:	4422      	add	r2, r4
 80068fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006900:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006904:	3302      	adds	r3, #2
 8006906:	e7c7      	b.n	8006898 <_printf_common+0x58>
 8006908:	2301      	movs	r3, #1
 800690a:	4622      	mov	r2, r4
 800690c:	4649      	mov	r1, r9
 800690e:	4638      	mov	r0, r7
 8006910:	47c0      	blx	r8
 8006912:	3001      	adds	r0, #1
 8006914:	d0e6      	beq.n	80068e4 <_printf_common+0xa4>
 8006916:	3601      	adds	r6, #1
 8006918:	e7d9      	b.n	80068ce <_printf_common+0x8e>
	...

0800691c <_printf_i>:
 800691c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006920:	7e0f      	ldrb	r7, [r1, #24]
 8006922:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006924:	2f78      	cmp	r7, #120	; 0x78
 8006926:	4691      	mov	r9, r2
 8006928:	4680      	mov	r8, r0
 800692a:	460c      	mov	r4, r1
 800692c:	469a      	mov	sl, r3
 800692e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006932:	d807      	bhi.n	8006944 <_printf_i+0x28>
 8006934:	2f62      	cmp	r7, #98	; 0x62
 8006936:	d80a      	bhi.n	800694e <_printf_i+0x32>
 8006938:	2f00      	cmp	r7, #0
 800693a:	f000 80d4 	beq.w	8006ae6 <_printf_i+0x1ca>
 800693e:	2f58      	cmp	r7, #88	; 0x58
 8006940:	f000 80c0 	beq.w	8006ac4 <_printf_i+0x1a8>
 8006944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006948:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800694c:	e03a      	b.n	80069c4 <_printf_i+0xa8>
 800694e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006952:	2b15      	cmp	r3, #21
 8006954:	d8f6      	bhi.n	8006944 <_printf_i+0x28>
 8006956:	a101      	add	r1, pc, #4	; (adr r1, 800695c <_printf_i+0x40>)
 8006958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800695c:	080069b5 	.word	0x080069b5
 8006960:	080069c9 	.word	0x080069c9
 8006964:	08006945 	.word	0x08006945
 8006968:	08006945 	.word	0x08006945
 800696c:	08006945 	.word	0x08006945
 8006970:	08006945 	.word	0x08006945
 8006974:	080069c9 	.word	0x080069c9
 8006978:	08006945 	.word	0x08006945
 800697c:	08006945 	.word	0x08006945
 8006980:	08006945 	.word	0x08006945
 8006984:	08006945 	.word	0x08006945
 8006988:	08006acd 	.word	0x08006acd
 800698c:	080069f5 	.word	0x080069f5
 8006990:	08006a87 	.word	0x08006a87
 8006994:	08006945 	.word	0x08006945
 8006998:	08006945 	.word	0x08006945
 800699c:	08006aef 	.word	0x08006aef
 80069a0:	08006945 	.word	0x08006945
 80069a4:	080069f5 	.word	0x080069f5
 80069a8:	08006945 	.word	0x08006945
 80069ac:	08006945 	.word	0x08006945
 80069b0:	08006a8f 	.word	0x08006a8f
 80069b4:	682b      	ldr	r3, [r5, #0]
 80069b6:	1d1a      	adds	r2, r3, #4
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	602a      	str	r2, [r5, #0]
 80069bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069c4:	2301      	movs	r3, #1
 80069c6:	e09f      	b.n	8006b08 <_printf_i+0x1ec>
 80069c8:	6820      	ldr	r0, [r4, #0]
 80069ca:	682b      	ldr	r3, [r5, #0]
 80069cc:	0607      	lsls	r7, r0, #24
 80069ce:	f103 0104 	add.w	r1, r3, #4
 80069d2:	6029      	str	r1, [r5, #0]
 80069d4:	d501      	bpl.n	80069da <_printf_i+0xbe>
 80069d6:	681e      	ldr	r6, [r3, #0]
 80069d8:	e003      	b.n	80069e2 <_printf_i+0xc6>
 80069da:	0646      	lsls	r6, r0, #25
 80069dc:	d5fb      	bpl.n	80069d6 <_printf_i+0xba>
 80069de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80069e2:	2e00      	cmp	r6, #0
 80069e4:	da03      	bge.n	80069ee <_printf_i+0xd2>
 80069e6:	232d      	movs	r3, #45	; 0x2d
 80069e8:	4276      	negs	r6, r6
 80069ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069ee:	485a      	ldr	r0, [pc, #360]	; (8006b58 <_printf_i+0x23c>)
 80069f0:	230a      	movs	r3, #10
 80069f2:	e012      	b.n	8006a1a <_printf_i+0xfe>
 80069f4:	682b      	ldr	r3, [r5, #0]
 80069f6:	6820      	ldr	r0, [r4, #0]
 80069f8:	1d19      	adds	r1, r3, #4
 80069fa:	6029      	str	r1, [r5, #0]
 80069fc:	0605      	lsls	r5, r0, #24
 80069fe:	d501      	bpl.n	8006a04 <_printf_i+0xe8>
 8006a00:	681e      	ldr	r6, [r3, #0]
 8006a02:	e002      	b.n	8006a0a <_printf_i+0xee>
 8006a04:	0641      	lsls	r1, r0, #25
 8006a06:	d5fb      	bpl.n	8006a00 <_printf_i+0xe4>
 8006a08:	881e      	ldrh	r6, [r3, #0]
 8006a0a:	4853      	ldr	r0, [pc, #332]	; (8006b58 <_printf_i+0x23c>)
 8006a0c:	2f6f      	cmp	r7, #111	; 0x6f
 8006a0e:	bf0c      	ite	eq
 8006a10:	2308      	moveq	r3, #8
 8006a12:	230a      	movne	r3, #10
 8006a14:	2100      	movs	r1, #0
 8006a16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a1a:	6865      	ldr	r5, [r4, #4]
 8006a1c:	60a5      	str	r5, [r4, #8]
 8006a1e:	2d00      	cmp	r5, #0
 8006a20:	bfa2      	ittt	ge
 8006a22:	6821      	ldrge	r1, [r4, #0]
 8006a24:	f021 0104 	bicge.w	r1, r1, #4
 8006a28:	6021      	strge	r1, [r4, #0]
 8006a2a:	b90e      	cbnz	r6, 8006a30 <_printf_i+0x114>
 8006a2c:	2d00      	cmp	r5, #0
 8006a2e:	d04b      	beq.n	8006ac8 <_printf_i+0x1ac>
 8006a30:	4615      	mov	r5, r2
 8006a32:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a36:	fb03 6711 	mls	r7, r3, r1, r6
 8006a3a:	5dc7      	ldrb	r7, [r0, r7]
 8006a3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a40:	4637      	mov	r7, r6
 8006a42:	42bb      	cmp	r3, r7
 8006a44:	460e      	mov	r6, r1
 8006a46:	d9f4      	bls.n	8006a32 <_printf_i+0x116>
 8006a48:	2b08      	cmp	r3, #8
 8006a4a:	d10b      	bne.n	8006a64 <_printf_i+0x148>
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	07de      	lsls	r6, r3, #31
 8006a50:	d508      	bpl.n	8006a64 <_printf_i+0x148>
 8006a52:	6923      	ldr	r3, [r4, #16]
 8006a54:	6861      	ldr	r1, [r4, #4]
 8006a56:	4299      	cmp	r1, r3
 8006a58:	bfde      	ittt	le
 8006a5a:	2330      	movle	r3, #48	; 0x30
 8006a5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a64:	1b52      	subs	r2, r2, r5
 8006a66:	6122      	str	r2, [r4, #16]
 8006a68:	f8cd a000 	str.w	sl, [sp]
 8006a6c:	464b      	mov	r3, r9
 8006a6e:	aa03      	add	r2, sp, #12
 8006a70:	4621      	mov	r1, r4
 8006a72:	4640      	mov	r0, r8
 8006a74:	f7ff fee4 	bl	8006840 <_printf_common>
 8006a78:	3001      	adds	r0, #1
 8006a7a:	d14a      	bne.n	8006b12 <_printf_i+0x1f6>
 8006a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a80:	b004      	add	sp, #16
 8006a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	f043 0320 	orr.w	r3, r3, #32
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	4833      	ldr	r0, [pc, #204]	; (8006b5c <_printf_i+0x240>)
 8006a90:	2778      	movs	r7, #120	; 0x78
 8006a92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	6829      	ldr	r1, [r5, #0]
 8006a9a:	061f      	lsls	r7, r3, #24
 8006a9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006aa0:	d402      	bmi.n	8006aa8 <_printf_i+0x18c>
 8006aa2:	065f      	lsls	r7, r3, #25
 8006aa4:	bf48      	it	mi
 8006aa6:	b2b6      	uxthmi	r6, r6
 8006aa8:	07df      	lsls	r7, r3, #31
 8006aaa:	bf48      	it	mi
 8006aac:	f043 0320 	orrmi.w	r3, r3, #32
 8006ab0:	6029      	str	r1, [r5, #0]
 8006ab2:	bf48      	it	mi
 8006ab4:	6023      	strmi	r3, [r4, #0]
 8006ab6:	b91e      	cbnz	r6, 8006ac0 <_printf_i+0x1a4>
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	f023 0320 	bic.w	r3, r3, #32
 8006abe:	6023      	str	r3, [r4, #0]
 8006ac0:	2310      	movs	r3, #16
 8006ac2:	e7a7      	b.n	8006a14 <_printf_i+0xf8>
 8006ac4:	4824      	ldr	r0, [pc, #144]	; (8006b58 <_printf_i+0x23c>)
 8006ac6:	e7e4      	b.n	8006a92 <_printf_i+0x176>
 8006ac8:	4615      	mov	r5, r2
 8006aca:	e7bd      	b.n	8006a48 <_printf_i+0x12c>
 8006acc:	682b      	ldr	r3, [r5, #0]
 8006ace:	6826      	ldr	r6, [r4, #0]
 8006ad0:	6961      	ldr	r1, [r4, #20]
 8006ad2:	1d18      	adds	r0, r3, #4
 8006ad4:	6028      	str	r0, [r5, #0]
 8006ad6:	0635      	lsls	r5, r6, #24
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	d501      	bpl.n	8006ae0 <_printf_i+0x1c4>
 8006adc:	6019      	str	r1, [r3, #0]
 8006ade:	e002      	b.n	8006ae6 <_printf_i+0x1ca>
 8006ae0:	0670      	lsls	r0, r6, #25
 8006ae2:	d5fb      	bpl.n	8006adc <_printf_i+0x1c0>
 8006ae4:	8019      	strh	r1, [r3, #0]
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	6123      	str	r3, [r4, #16]
 8006aea:	4615      	mov	r5, r2
 8006aec:	e7bc      	b.n	8006a68 <_printf_i+0x14c>
 8006aee:	682b      	ldr	r3, [r5, #0]
 8006af0:	1d1a      	adds	r2, r3, #4
 8006af2:	602a      	str	r2, [r5, #0]
 8006af4:	681d      	ldr	r5, [r3, #0]
 8006af6:	6862      	ldr	r2, [r4, #4]
 8006af8:	2100      	movs	r1, #0
 8006afa:	4628      	mov	r0, r5
 8006afc:	f7f9 fb90 	bl	8000220 <memchr>
 8006b00:	b108      	cbz	r0, 8006b06 <_printf_i+0x1ea>
 8006b02:	1b40      	subs	r0, r0, r5
 8006b04:	6060      	str	r0, [r4, #4]
 8006b06:	6863      	ldr	r3, [r4, #4]
 8006b08:	6123      	str	r3, [r4, #16]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b10:	e7aa      	b.n	8006a68 <_printf_i+0x14c>
 8006b12:	6923      	ldr	r3, [r4, #16]
 8006b14:	462a      	mov	r2, r5
 8006b16:	4649      	mov	r1, r9
 8006b18:	4640      	mov	r0, r8
 8006b1a:	47d0      	blx	sl
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d0ad      	beq.n	8006a7c <_printf_i+0x160>
 8006b20:	6823      	ldr	r3, [r4, #0]
 8006b22:	079b      	lsls	r3, r3, #30
 8006b24:	d413      	bmi.n	8006b4e <_printf_i+0x232>
 8006b26:	68e0      	ldr	r0, [r4, #12]
 8006b28:	9b03      	ldr	r3, [sp, #12]
 8006b2a:	4298      	cmp	r0, r3
 8006b2c:	bfb8      	it	lt
 8006b2e:	4618      	movlt	r0, r3
 8006b30:	e7a6      	b.n	8006a80 <_printf_i+0x164>
 8006b32:	2301      	movs	r3, #1
 8006b34:	4632      	mov	r2, r6
 8006b36:	4649      	mov	r1, r9
 8006b38:	4640      	mov	r0, r8
 8006b3a:	47d0      	blx	sl
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	d09d      	beq.n	8006a7c <_printf_i+0x160>
 8006b40:	3501      	adds	r5, #1
 8006b42:	68e3      	ldr	r3, [r4, #12]
 8006b44:	9903      	ldr	r1, [sp, #12]
 8006b46:	1a5b      	subs	r3, r3, r1
 8006b48:	42ab      	cmp	r3, r5
 8006b4a:	dcf2      	bgt.n	8006b32 <_printf_i+0x216>
 8006b4c:	e7eb      	b.n	8006b26 <_printf_i+0x20a>
 8006b4e:	2500      	movs	r5, #0
 8006b50:	f104 0619 	add.w	r6, r4, #25
 8006b54:	e7f5      	b.n	8006b42 <_printf_i+0x226>
 8006b56:	bf00      	nop
 8006b58:	08008cca 	.word	0x08008cca
 8006b5c:	08008cdb 	.word	0x08008cdb

08006b60 <std>:
 8006b60:	2300      	movs	r3, #0
 8006b62:	b510      	push	{r4, lr}
 8006b64:	4604      	mov	r4, r0
 8006b66:	e9c0 3300 	strd	r3, r3, [r0]
 8006b6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b6e:	6083      	str	r3, [r0, #8]
 8006b70:	8181      	strh	r1, [r0, #12]
 8006b72:	6643      	str	r3, [r0, #100]	; 0x64
 8006b74:	81c2      	strh	r2, [r0, #14]
 8006b76:	6183      	str	r3, [r0, #24]
 8006b78:	4619      	mov	r1, r3
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	305c      	adds	r0, #92	; 0x5c
 8006b7e:	f000 f8f4 	bl	8006d6a <memset>
 8006b82:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <std+0x58>)
 8006b84:	6263      	str	r3, [r4, #36]	; 0x24
 8006b86:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <std+0x5c>)
 8006b88:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b8a:	4b0d      	ldr	r3, [pc, #52]	; (8006bc0 <std+0x60>)
 8006b8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b8e:	4b0d      	ldr	r3, [pc, #52]	; (8006bc4 <std+0x64>)
 8006b90:	6323      	str	r3, [r4, #48]	; 0x30
 8006b92:	4b0d      	ldr	r3, [pc, #52]	; (8006bc8 <std+0x68>)
 8006b94:	6224      	str	r4, [r4, #32]
 8006b96:	429c      	cmp	r4, r3
 8006b98:	d006      	beq.n	8006ba8 <std+0x48>
 8006b9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b9e:	4294      	cmp	r4, r2
 8006ba0:	d002      	beq.n	8006ba8 <std+0x48>
 8006ba2:	33d0      	adds	r3, #208	; 0xd0
 8006ba4:	429c      	cmp	r4, r3
 8006ba6:	d105      	bne.n	8006bb4 <std+0x54>
 8006ba8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb0:	f000 b958 	b.w	8006e64 <__retarget_lock_init_recursive>
 8006bb4:	bd10      	pop	{r4, pc}
 8006bb6:	bf00      	nop
 8006bb8:	08006ce5 	.word	0x08006ce5
 8006bbc:	08006d07 	.word	0x08006d07
 8006bc0:	08006d3f 	.word	0x08006d3f
 8006bc4:	08006d63 	.word	0x08006d63
 8006bc8:	200003dc 	.word	0x200003dc

08006bcc <stdio_exit_handler>:
 8006bcc:	4a02      	ldr	r2, [pc, #8]	; (8006bd8 <stdio_exit_handler+0xc>)
 8006bce:	4903      	ldr	r1, [pc, #12]	; (8006bdc <stdio_exit_handler+0x10>)
 8006bd0:	4803      	ldr	r0, [pc, #12]	; (8006be0 <stdio_exit_handler+0x14>)
 8006bd2:	f000 b869 	b.w	8006ca8 <_fwalk_sglue>
 8006bd6:	bf00      	nop
 8006bd8:	2000000c 	.word	0x2000000c
 8006bdc:	08008581 	.word	0x08008581
 8006be0:	20000018 	.word	0x20000018

08006be4 <cleanup_stdio>:
 8006be4:	6841      	ldr	r1, [r0, #4]
 8006be6:	4b0c      	ldr	r3, [pc, #48]	; (8006c18 <cleanup_stdio+0x34>)
 8006be8:	4299      	cmp	r1, r3
 8006bea:	b510      	push	{r4, lr}
 8006bec:	4604      	mov	r4, r0
 8006bee:	d001      	beq.n	8006bf4 <cleanup_stdio+0x10>
 8006bf0:	f001 fcc6 	bl	8008580 <_fflush_r>
 8006bf4:	68a1      	ldr	r1, [r4, #8]
 8006bf6:	4b09      	ldr	r3, [pc, #36]	; (8006c1c <cleanup_stdio+0x38>)
 8006bf8:	4299      	cmp	r1, r3
 8006bfa:	d002      	beq.n	8006c02 <cleanup_stdio+0x1e>
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f001 fcbf 	bl	8008580 <_fflush_r>
 8006c02:	68e1      	ldr	r1, [r4, #12]
 8006c04:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <cleanup_stdio+0x3c>)
 8006c06:	4299      	cmp	r1, r3
 8006c08:	d004      	beq.n	8006c14 <cleanup_stdio+0x30>
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c10:	f001 bcb6 	b.w	8008580 <_fflush_r>
 8006c14:	bd10      	pop	{r4, pc}
 8006c16:	bf00      	nop
 8006c18:	200003dc 	.word	0x200003dc
 8006c1c:	20000444 	.word	0x20000444
 8006c20:	200004ac 	.word	0x200004ac

08006c24 <global_stdio_init.part.0>:
 8006c24:	b510      	push	{r4, lr}
 8006c26:	4b0b      	ldr	r3, [pc, #44]	; (8006c54 <global_stdio_init.part.0+0x30>)
 8006c28:	4c0b      	ldr	r4, [pc, #44]	; (8006c58 <global_stdio_init.part.0+0x34>)
 8006c2a:	4a0c      	ldr	r2, [pc, #48]	; (8006c5c <global_stdio_init.part.0+0x38>)
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	4620      	mov	r0, r4
 8006c30:	2200      	movs	r2, #0
 8006c32:	2104      	movs	r1, #4
 8006c34:	f7ff ff94 	bl	8006b60 <std>
 8006c38:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	2109      	movs	r1, #9
 8006c40:	f7ff ff8e 	bl	8006b60 <std>
 8006c44:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006c48:	2202      	movs	r2, #2
 8006c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c4e:	2112      	movs	r1, #18
 8006c50:	f7ff bf86 	b.w	8006b60 <std>
 8006c54:	20000514 	.word	0x20000514
 8006c58:	200003dc 	.word	0x200003dc
 8006c5c:	08006bcd 	.word	0x08006bcd

08006c60 <__sfp_lock_acquire>:
 8006c60:	4801      	ldr	r0, [pc, #4]	; (8006c68 <__sfp_lock_acquire+0x8>)
 8006c62:	f000 b900 	b.w	8006e66 <__retarget_lock_acquire_recursive>
 8006c66:	bf00      	nop
 8006c68:	2000051d 	.word	0x2000051d

08006c6c <__sfp_lock_release>:
 8006c6c:	4801      	ldr	r0, [pc, #4]	; (8006c74 <__sfp_lock_release+0x8>)
 8006c6e:	f000 b8fb 	b.w	8006e68 <__retarget_lock_release_recursive>
 8006c72:	bf00      	nop
 8006c74:	2000051d 	.word	0x2000051d

08006c78 <__sinit>:
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	4604      	mov	r4, r0
 8006c7c:	f7ff fff0 	bl	8006c60 <__sfp_lock_acquire>
 8006c80:	6a23      	ldr	r3, [r4, #32]
 8006c82:	b11b      	cbz	r3, 8006c8c <__sinit+0x14>
 8006c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c88:	f7ff bff0 	b.w	8006c6c <__sfp_lock_release>
 8006c8c:	4b04      	ldr	r3, [pc, #16]	; (8006ca0 <__sinit+0x28>)
 8006c8e:	6223      	str	r3, [r4, #32]
 8006c90:	4b04      	ldr	r3, [pc, #16]	; (8006ca4 <__sinit+0x2c>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d1f5      	bne.n	8006c84 <__sinit+0xc>
 8006c98:	f7ff ffc4 	bl	8006c24 <global_stdio_init.part.0>
 8006c9c:	e7f2      	b.n	8006c84 <__sinit+0xc>
 8006c9e:	bf00      	nop
 8006ca0:	08006be5 	.word	0x08006be5
 8006ca4:	20000514 	.word	0x20000514

08006ca8 <_fwalk_sglue>:
 8006ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cac:	4607      	mov	r7, r0
 8006cae:	4688      	mov	r8, r1
 8006cb0:	4614      	mov	r4, r2
 8006cb2:	2600      	movs	r6, #0
 8006cb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cb8:	f1b9 0901 	subs.w	r9, r9, #1
 8006cbc:	d505      	bpl.n	8006cca <_fwalk_sglue+0x22>
 8006cbe:	6824      	ldr	r4, [r4, #0]
 8006cc0:	2c00      	cmp	r4, #0
 8006cc2:	d1f7      	bne.n	8006cb4 <_fwalk_sglue+0xc>
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cca:	89ab      	ldrh	r3, [r5, #12]
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d907      	bls.n	8006ce0 <_fwalk_sglue+0x38>
 8006cd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	d003      	beq.n	8006ce0 <_fwalk_sglue+0x38>
 8006cd8:	4629      	mov	r1, r5
 8006cda:	4638      	mov	r0, r7
 8006cdc:	47c0      	blx	r8
 8006cde:	4306      	orrs	r6, r0
 8006ce0:	3568      	adds	r5, #104	; 0x68
 8006ce2:	e7e9      	b.n	8006cb8 <_fwalk_sglue+0x10>

08006ce4 <__sread>:
 8006ce4:	b510      	push	{r4, lr}
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cec:	f000 f86c 	bl	8006dc8 <_read_r>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	bfab      	itete	ge
 8006cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8006cf8:	181b      	addge	r3, r3, r0
 8006cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cfe:	bfac      	ite	ge
 8006d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d02:	81a3      	strhlt	r3, [r4, #12]
 8006d04:	bd10      	pop	{r4, pc}

08006d06 <__swrite>:
 8006d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0a:	461f      	mov	r7, r3
 8006d0c:	898b      	ldrh	r3, [r1, #12]
 8006d0e:	05db      	lsls	r3, r3, #23
 8006d10:	4605      	mov	r5, r0
 8006d12:	460c      	mov	r4, r1
 8006d14:	4616      	mov	r6, r2
 8006d16:	d505      	bpl.n	8006d24 <__swrite+0x1e>
 8006d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f000 f840 	bl	8006da4 <_lseek_r>
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d2e:	81a3      	strh	r3, [r4, #12]
 8006d30:	4632      	mov	r2, r6
 8006d32:	463b      	mov	r3, r7
 8006d34:	4628      	mov	r0, r5
 8006d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d3a:	f000 b857 	b.w	8006dec <_write_r>

08006d3e <__sseek>:
 8006d3e:	b510      	push	{r4, lr}
 8006d40:	460c      	mov	r4, r1
 8006d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d46:	f000 f82d 	bl	8006da4 <_lseek_r>
 8006d4a:	1c43      	adds	r3, r0, #1
 8006d4c:	89a3      	ldrh	r3, [r4, #12]
 8006d4e:	bf15      	itete	ne
 8006d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d5a:	81a3      	strheq	r3, [r4, #12]
 8006d5c:	bf18      	it	ne
 8006d5e:	81a3      	strhne	r3, [r4, #12]
 8006d60:	bd10      	pop	{r4, pc}

08006d62 <__sclose>:
 8006d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d66:	f000 b80d 	b.w	8006d84 <_close_r>

08006d6a <memset>:
 8006d6a:	4402      	add	r2, r0
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d100      	bne.n	8006d74 <memset+0xa>
 8006d72:	4770      	bx	lr
 8006d74:	f803 1b01 	strb.w	r1, [r3], #1
 8006d78:	e7f9      	b.n	8006d6e <memset+0x4>
	...

08006d7c <_localeconv_r>:
 8006d7c:	4800      	ldr	r0, [pc, #0]	; (8006d80 <_localeconv_r+0x4>)
 8006d7e:	4770      	bx	lr
 8006d80:	20000158 	.word	0x20000158

08006d84 <_close_r>:
 8006d84:	b538      	push	{r3, r4, r5, lr}
 8006d86:	4d06      	ldr	r5, [pc, #24]	; (8006da0 <_close_r+0x1c>)
 8006d88:	2300      	movs	r3, #0
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	4608      	mov	r0, r1
 8006d8e:	602b      	str	r3, [r5, #0]
 8006d90:	f7fa febd 	bl	8001b0e <_close>
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	d102      	bne.n	8006d9e <_close_r+0x1a>
 8006d98:	682b      	ldr	r3, [r5, #0]
 8006d9a:	b103      	cbz	r3, 8006d9e <_close_r+0x1a>
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	20000518 	.word	0x20000518

08006da4 <_lseek_r>:
 8006da4:	b538      	push	{r3, r4, r5, lr}
 8006da6:	4d07      	ldr	r5, [pc, #28]	; (8006dc4 <_lseek_r+0x20>)
 8006da8:	4604      	mov	r4, r0
 8006daa:	4608      	mov	r0, r1
 8006dac:	4611      	mov	r1, r2
 8006dae:	2200      	movs	r2, #0
 8006db0:	602a      	str	r2, [r5, #0]
 8006db2:	461a      	mov	r2, r3
 8006db4:	f7fa fed2 	bl	8001b5c <_lseek>
 8006db8:	1c43      	adds	r3, r0, #1
 8006dba:	d102      	bne.n	8006dc2 <_lseek_r+0x1e>
 8006dbc:	682b      	ldr	r3, [r5, #0]
 8006dbe:	b103      	cbz	r3, 8006dc2 <_lseek_r+0x1e>
 8006dc0:	6023      	str	r3, [r4, #0]
 8006dc2:	bd38      	pop	{r3, r4, r5, pc}
 8006dc4:	20000518 	.word	0x20000518

08006dc8 <_read_r>:
 8006dc8:	b538      	push	{r3, r4, r5, lr}
 8006dca:	4d07      	ldr	r5, [pc, #28]	; (8006de8 <_read_r+0x20>)
 8006dcc:	4604      	mov	r4, r0
 8006dce:	4608      	mov	r0, r1
 8006dd0:	4611      	mov	r1, r2
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	602a      	str	r2, [r5, #0]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f7fa fe60 	bl	8001a9c <_read>
 8006ddc:	1c43      	adds	r3, r0, #1
 8006dde:	d102      	bne.n	8006de6 <_read_r+0x1e>
 8006de0:	682b      	ldr	r3, [r5, #0]
 8006de2:	b103      	cbz	r3, 8006de6 <_read_r+0x1e>
 8006de4:	6023      	str	r3, [r4, #0]
 8006de6:	bd38      	pop	{r3, r4, r5, pc}
 8006de8:	20000518 	.word	0x20000518

08006dec <_write_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	4d07      	ldr	r5, [pc, #28]	; (8006e0c <_write_r+0x20>)
 8006df0:	4604      	mov	r4, r0
 8006df2:	4608      	mov	r0, r1
 8006df4:	4611      	mov	r1, r2
 8006df6:	2200      	movs	r2, #0
 8006df8:	602a      	str	r2, [r5, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f7fa fe6b 	bl	8001ad6 <_write>
 8006e00:	1c43      	adds	r3, r0, #1
 8006e02:	d102      	bne.n	8006e0a <_write_r+0x1e>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	b103      	cbz	r3, 8006e0a <_write_r+0x1e>
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	bd38      	pop	{r3, r4, r5, pc}
 8006e0c:	20000518 	.word	0x20000518

08006e10 <__errno>:
 8006e10:	4b01      	ldr	r3, [pc, #4]	; (8006e18 <__errno+0x8>)
 8006e12:	6818      	ldr	r0, [r3, #0]
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000064 	.word	0x20000064

08006e1c <__libc_init_array>:
 8006e1c:	b570      	push	{r4, r5, r6, lr}
 8006e1e:	4d0d      	ldr	r5, [pc, #52]	; (8006e54 <__libc_init_array+0x38>)
 8006e20:	4c0d      	ldr	r4, [pc, #52]	; (8006e58 <__libc_init_array+0x3c>)
 8006e22:	1b64      	subs	r4, r4, r5
 8006e24:	10a4      	asrs	r4, r4, #2
 8006e26:	2600      	movs	r6, #0
 8006e28:	42a6      	cmp	r6, r4
 8006e2a:	d109      	bne.n	8006e40 <__libc_init_array+0x24>
 8006e2c:	4d0b      	ldr	r5, [pc, #44]	; (8006e5c <__libc_init_array+0x40>)
 8006e2e:	4c0c      	ldr	r4, [pc, #48]	; (8006e60 <__libc_init_array+0x44>)
 8006e30:	f001 feec 	bl	8008c0c <_init>
 8006e34:	1b64      	subs	r4, r4, r5
 8006e36:	10a4      	asrs	r4, r4, #2
 8006e38:	2600      	movs	r6, #0
 8006e3a:	42a6      	cmp	r6, r4
 8006e3c:	d105      	bne.n	8006e4a <__libc_init_array+0x2e>
 8006e3e:	bd70      	pop	{r4, r5, r6, pc}
 8006e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e44:	4798      	blx	r3
 8006e46:	3601      	adds	r6, #1
 8006e48:	e7ee      	b.n	8006e28 <__libc_init_array+0xc>
 8006e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e4e:	4798      	blx	r3
 8006e50:	3601      	adds	r6, #1
 8006e52:	e7f2      	b.n	8006e3a <__libc_init_array+0x1e>
 8006e54:	08009034 	.word	0x08009034
 8006e58:	08009034 	.word	0x08009034
 8006e5c:	08009034 	.word	0x08009034
 8006e60:	08009038 	.word	0x08009038

08006e64 <__retarget_lock_init_recursive>:
 8006e64:	4770      	bx	lr

08006e66 <__retarget_lock_acquire_recursive>:
 8006e66:	4770      	bx	lr

08006e68 <__retarget_lock_release_recursive>:
 8006e68:	4770      	bx	lr

08006e6a <memcpy>:
 8006e6a:	440a      	add	r2, r1
 8006e6c:	4291      	cmp	r1, r2
 8006e6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e72:	d100      	bne.n	8006e76 <memcpy+0xc>
 8006e74:	4770      	bx	lr
 8006e76:	b510      	push	{r4, lr}
 8006e78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e80:	4291      	cmp	r1, r2
 8006e82:	d1f9      	bne.n	8006e78 <memcpy+0xe>
 8006e84:	bd10      	pop	{r4, pc}

08006e86 <quorem>:
 8006e86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8a:	6903      	ldr	r3, [r0, #16]
 8006e8c:	690c      	ldr	r4, [r1, #16]
 8006e8e:	42a3      	cmp	r3, r4
 8006e90:	4607      	mov	r7, r0
 8006e92:	db7e      	blt.n	8006f92 <quorem+0x10c>
 8006e94:	3c01      	subs	r4, #1
 8006e96:	f101 0814 	add.w	r8, r1, #20
 8006e9a:	f100 0514 	add.w	r5, r0, #20
 8006e9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ea2:	9301      	str	r3, [sp, #4]
 8006ea4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ea8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eac:	3301      	adds	r3, #1
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006eb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006eb8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ebc:	d331      	bcc.n	8006f22 <quorem+0x9c>
 8006ebe:	f04f 0e00 	mov.w	lr, #0
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	46ac      	mov	ip, r5
 8006ec6:	46f2      	mov	sl, lr
 8006ec8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ecc:	b293      	uxth	r3, r2
 8006ece:	fb06 e303 	mla	r3, r6, r3, lr
 8006ed2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ed6:	0c1a      	lsrs	r2, r3, #16
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	ebaa 0303 	sub.w	r3, sl, r3
 8006ede:	f8dc a000 	ldr.w	sl, [ip]
 8006ee2:	fa13 f38a 	uxtah	r3, r3, sl
 8006ee6:	fb06 220e 	mla	r2, r6, lr, r2
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	9b00      	ldr	r3, [sp, #0]
 8006eee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ef2:	b292      	uxth	r2, r2
 8006ef4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ef8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006efc:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f00:	4581      	cmp	r9, r0
 8006f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f06:	f84c 3b04 	str.w	r3, [ip], #4
 8006f0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f0e:	d2db      	bcs.n	8006ec8 <quorem+0x42>
 8006f10:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f14:	b92b      	cbnz	r3, 8006f22 <quorem+0x9c>
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	3b04      	subs	r3, #4
 8006f1a:	429d      	cmp	r5, r3
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	d32c      	bcc.n	8006f7a <quorem+0xf4>
 8006f20:	613c      	str	r4, [r7, #16]
 8006f22:	4638      	mov	r0, r7
 8006f24:	f001 f9a6 	bl	8008274 <__mcmp>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	db22      	blt.n	8006f72 <quorem+0xec>
 8006f2c:	3601      	adds	r6, #1
 8006f2e:	4629      	mov	r1, r5
 8006f30:	2000      	movs	r0, #0
 8006f32:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f36:	f8d1 c000 	ldr.w	ip, [r1]
 8006f3a:	b293      	uxth	r3, r2
 8006f3c:	1ac3      	subs	r3, r0, r3
 8006f3e:	0c12      	lsrs	r2, r2, #16
 8006f40:	fa13 f38c 	uxtah	r3, r3, ip
 8006f44:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006f48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f52:	45c1      	cmp	r9, r8
 8006f54:	f841 3b04 	str.w	r3, [r1], #4
 8006f58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f5c:	d2e9      	bcs.n	8006f32 <quorem+0xac>
 8006f5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f66:	b922      	cbnz	r2, 8006f72 <quorem+0xec>
 8006f68:	3b04      	subs	r3, #4
 8006f6a:	429d      	cmp	r5, r3
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	d30a      	bcc.n	8006f86 <quorem+0x100>
 8006f70:	613c      	str	r4, [r7, #16]
 8006f72:	4630      	mov	r0, r6
 8006f74:	b003      	add	sp, #12
 8006f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f7a:	6812      	ldr	r2, [r2, #0]
 8006f7c:	3b04      	subs	r3, #4
 8006f7e:	2a00      	cmp	r2, #0
 8006f80:	d1ce      	bne.n	8006f20 <quorem+0x9a>
 8006f82:	3c01      	subs	r4, #1
 8006f84:	e7c9      	b.n	8006f1a <quorem+0x94>
 8006f86:	6812      	ldr	r2, [r2, #0]
 8006f88:	3b04      	subs	r3, #4
 8006f8a:	2a00      	cmp	r2, #0
 8006f8c:	d1f0      	bne.n	8006f70 <quorem+0xea>
 8006f8e:	3c01      	subs	r4, #1
 8006f90:	e7eb      	b.n	8006f6a <quorem+0xe4>
 8006f92:	2000      	movs	r0, #0
 8006f94:	e7ee      	b.n	8006f74 <quorem+0xee>
	...

08006f98 <_dtoa_r>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	ed2d 8b04 	vpush	{d8-d9}
 8006fa0:	69c5      	ldr	r5, [r0, #28]
 8006fa2:	b093      	sub	sp, #76	; 0x4c
 8006fa4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006fa8:	ec57 6b10 	vmov	r6, r7, d0
 8006fac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006fb0:	9107      	str	r1, [sp, #28]
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	920a      	str	r2, [sp, #40]	; 0x28
 8006fb6:	930d      	str	r3, [sp, #52]	; 0x34
 8006fb8:	b975      	cbnz	r5, 8006fd8 <_dtoa_r+0x40>
 8006fba:	2010      	movs	r0, #16
 8006fbc:	f000 fe2a 	bl	8007c14 <malloc>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	61e0      	str	r0, [r4, #28]
 8006fc4:	b920      	cbnz	r0, 8006fd0 <_dtoa_r+0x38>
 8006fc6:	4bae      	ldr	r3, [pc, #696]	; (8007280 <_dtoa_r+0x2e8>)
 8006fc8:	21ef      	movs	r1, #239	; 0xef
 8006fca:	48ae      	ldr	r0, [pc, #696]	; (8007284 <_dtoa_r+0x2ec>)
 8006fcc:	f001 fb10 	bl	80085f0 <__assert_func>
 8006fd0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006fd4:	6005      	str	r5, [r0, #0]
 8006fd6:	60c5      	str	r5, [r0, #12]
 8006fd8:	69e3      	ldr	r3, [r4, #28]
 8006fda:	6819      	ldr	r1, [r3, #0]
 8006fdc:	b151      	cbz	r1, 8006ff4 <_dtoa_r+0x5c>
 8006fde:	685a      	ldr	r2, [r3, #4]
 8006fe0:	604a      	str	r2, [r1, #4]
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	4093      	lsls	r3, r2
 8006fe6:	608b      	str	r3, [r1, #8]
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f000 ff07 	bl	8007dfc <_Bfree>
 8006fee:	69e3      	ldr	r3, [r4, #28]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	1e3b      	subs	r3, r7, #0
 8006ff6:	bfbb      	ittet	lt
 8006ff8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006ffc:	9303      	strlt	r3, [sp, #12]
 8006ffe:	2300      	movge	r3, #0
 8007000:	2201      	movlt	r2, #1
 8007002:	bfac      	ite	ge
 8007004:	f8c8 3000 	strge.w	r3, [r8]
 8007008:	f8c8 2000 	strlt.w	r2, [r8]
 800700c:	4b9e      	ldr	r3, [pc, #632]	; (8007288 <_dtoa_r+0x2f0>)
 800700e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007012:	ea33 0308 	bics.w	r3, r3, r8
 8007016:	d11b      	bne.n	8007050 <_dtoa_r+0xb8>
 8007018:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800701a:	f242 730f 	movw	r3, #9999	; 0x270f
 800701e:	6013      	str	r3, [r2, #0]
 8007020:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007024:	4333      	orrs	r3, r6
 8007026:	f000 8593 	beq.w	8007b50 <_dtoa_r+0xbb8>
 800702a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800702c:	b963      	cbnz	r3, 8007048 <_dtoa_r+0xb0>
 800702e:	4b97      	ldr	r3, [pc, #604]	; (800728c <_dtoa_r+0x2f4>)
 8007030:	e027      	b.n	8007082 <_dtoa_r+0xea>
 8007032:	4b97      	ldr	r3, [pc, #604]	; (8007290 <_dtoa_r+0x2f8>)
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	3308      	adds	r3, #8
 8007038:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	9800      	ldr	r0, [sp, #0]
 800703e:	b013      	add	sp, #76	; 0x4c
 8007040:	ecbd 8b04 	vpop	{d8-d9}
 8007044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007048:	4b90      	ldr	r3, [pc, #576]	; (800728c <_dtoa_r+0x2f4>)
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	3303      	adds	r3, #3
 800704e:	e7f3      	b.n	8007038 <_dtoa_r+0xa0>
 8007050:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007054:	2200      	movs	r2, #0
 8007056:	ec51 0b17 	vmov	r0, r1, d7
 800705a:	eeb0 8a47 	vmov.f32	s16, s14
 800705e:	eef0 8a67 	vmov.f32	s17, s15
 8007062:	2300      	movs	r3, #0
 8007064:	f7f9 fd58 	bl	8000b18 <__aeabi_dcmpeq>
 8007068:	4681      	mov	r9, r0
 800706a:	b160      	cbz	r0, 8007086 <_dtoa_r+0xee>
 800706c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800706e:	2301      	movs	r3, #1
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 8568 	beq.w	8007b4a <_dtoa_r+0xbb2>
 800707a:	4b86      	ldr	r3, [pc, #536]	; (8007294 <_dtoa_r+0x2fc>)
 800707c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800707e:	6013      	str	r3, [r2, #0]
 8007080:	3b01      	subs	r3, #1
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	e7da      	b.n	800703c <_dtoa_r+0xa4>
 8007086:	aa10      	add	r2, sp, #64	; 0x40
 8007088:	a911      	add	r1, sp, #68	; 0x44
 800708a:	4620      	mov	r0, r4
 800708c:	eeb0 0a48 	vmov.f32	s0, s16
 8007090:	eef0 0a68 	vmov.f32	s1, s17
 8007094:	f001 f994 	bl	80083c0 <__d2b>
 8007098:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800709c:	4682      	mov	sl, r0
 800709e:	2d00      	cmp	r5, #0
 80070a0:	d07f      	beq.n	80071a2 <_dtoa_r+0x20a>
 80070a2:	ee18 3a90 	vmov	r3, s17
 80070a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070aa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80070ae:	ec51 0b18 	vmov	r0, r1, d8
 80070b2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80070b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070ba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80070be:	4619      	mov	r1, r3
 80070c0:	2200      	movs	r2, #0
 80070c2:	4b75      	ldr	r3, [pc, #468]	; (8007298 <_dtoa_r+0x300>)
 80070c4:	f7f9 f908 	bl	80002d8 <__aeabi_dsub>
 80070c8:	a367      	add	r3, pc, #412	; (adr r3, 8007268 <_dtoa_r+0x2d0>)
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	f7f9 fabb 	bl	8000648 <__aeabi_dmul>
 80070d2:	a367      	add	r3, pc, #412	; (adr r3, 8007270 <_dtoa_r+0x2d8>)
 80070d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d8:	f7f9 f900 	bl	80002dc <__adddf3>
 80070dc:	4606      	mov	r6, r0
 80070de:	4628      	mov	r0, r5
 80070e0:	460f      	mov	r7, r1
 80070e2:	f7f9 fa47 	bl	8000574 <__aeabi_i2d>
 80070e6:	a364      	add	r3, pc, #400	; (adr r3, 8007278 <_dtoa_r+0x2e0>)
 80070e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ec:	f7f9 faac 	bl	8000648 <__aeabi_dmul>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4630      	mov	r0, r6
 80070f6:	4639      	mov	r1, r7
 80070f8:	f7f9 f8f0 	bl	80002dc <__adddf3>
 80070fc:	4606      	mov	r6, r0
 80070fe:	460f      	mov	r7, r1
 8007100:	f7f9 fd52 	bl	8000ba8 <__aeabi_d2iz>
 8007104:	2200      	movs	r2, #0
 8007106:	4683      	mov	fp, r0
 8007108:	2300      	movs	r3, #0
 800710a:	4630      	mov	r0, r6
 800710c:	4639      	mov	r1, r7
 800710e:	f7f9 fd0d 	bl	8000b2c <__aeabi_dcmplt>
 8007112:	b148      	cbz	r0, 8007128 <_dtoa_r+0x190>
 8007114:	4658      	mov	r0, fp
 8007116:	f7f9 fa2d 	bl	8000574 <__aeabi_i2d>
 800711a:	4632      	mov	r2, r6
 800711c:	463b      	mov	r3, r7
 800711e:	f7f9 fcfb 	bl	8000b18 <__aeabi_dcmpeq>
 8007122:	b908      	cbnz	r0, 8007128 <_dtoa_r+0x190>
 8007124:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007128:	f1bb 0f16 	cmp.w	fp, #22
 800712c:	d857      	bhi.n	80071de <_dtoa_r+0x246>
 800712e:	4b5b      	ldr	r3, [pc, #364]	; (800729c <_dtoa_r+0x304>)
 8007130:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007138:	ec51 0b18 	vmov	r0, r1, d8
 800713c:	f7f9 fcf6 	bl	8000b2c <__aeabi_dcmplt>
 8007140:	2800      	cmp	r0, #0
 8007142:	d04e      	beq.n	80071e2 <_dtoa_r+0x24a>
 8007144:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007148:	2300      	movs	r3, #0
 800714a:	930c      	str	r3, [sp, #48]	; 0x30
 800714c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800714e:	1b5b      	subs	r3, r3, r5
 8007150:	1e5a      	subs	r2, r3, #1
 8007152:	bf45      	ittet	mi
 8007154:	f1c3 0301 	rsbmi	r3, r3, #1
 8007158:	9305      	strmi	r3, [sp, #20]
 800715a:	2300      	movpl	r3, #0
 800715c:	2300      	movmi	r3, #0
 800715e:	9206      	str	r2, [sp, #24]
 8007160:	bf54      	ite	pl
 8007162:	9305      	strpl	r3, [sp, #20]
 8007164:	9306      	strmi	r3, [sp, #24]
 8007166:	f1bb 0f00 	cmp.w	fp, #0
 800716a:	db3c      	blt.n	80071e6 <_dtoa_r+0x24e>
 800716c:	9b06      	ldr	r3, [sp, #24]
 800716e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007172:	445b      	add	r3, fp
 8007174:	9306      	str	r3, [sp, #24]
 8007176:	2300      	movs	r3, #0
 8007178:	9308      	str	r3, [sp, #32]
 800717a:	9b07      	ldr	r3, [sp, #28]
 800717c:	2b09      	cmp	r3, #9
 800717e:	d868      	bhi.n	8007252 <_dtoa_r+0x2ba>
 8007180:	2b05      	cmp	r3, #5
 8007182:	bfc4      	itt	gt
 8007184:	3b04      	subgt	r3, #4
 8007186:	9307      	strgt	r3, [sp, #28]
 8007188:	9b07      	ldr	r3, [sp, #28]
 800718a:	f1a3 0302 	sub.w	r3, r3, #2
 800718e:	bfcc      	ite	gt
 8007190:	2500      	movgt	r5, #0
 8007192:	2501      	movle	r5, #1
 8007194:	2b03      	cmp	r3, #3
 8007196:	f200 8085 	bhi.w	80072a4 <_dtoa_r+0x30c>
 800719a:	e8df f003 	tbb	[pc, r3]
 800719e:	3b2e      	.short	0x3b2e
 80071a0:	5839      	.short	0x5839
 80071a2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071a6:	441d      	add	r5, r3
 80071a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071ac:	2b20      	cmp	r3, #32
 80071ae:	bfc1      	itttt	gt
 80071b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071b4:	fa08 f803 	lslgt.w	r8, r8, r3
 80071b8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80071bc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80071c0:	bfd6      	itet	le
 80071c2:	f1c3 0320 	rsble	r3, r3, #32
 80071c6:	ea48 0003 	orrgt.w	r0, r8, r3
 80071ca:	fa06 f003 	lslle.w	r0, r6, r3
 80071ce:	f7f9 f9c1 	bl	8000554 <__aeabi_ui2d>
 80071d2:	2201      	movs	r2, #1
 80071d4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80071d8:	3d01      	subs	r5, #1
 80071da:	920e      	str	r2, [sp, #56]	; 0x38
 80071dc:	e76f      	b.n	80070be <_dtoa_r+0x126>
 80071de:	2301      	movs	r3, #1
 80071e0:	e7b3      	b.n	800714a <_dtoa_r+0x1b2>
 80071e2:	900c      	str	r0, [sp, #48]	; 0x30
 80071e4:	e7b2      	b.n	800714c <_dtoa_r+0x1b4>
 80071e6:	9b05      	ldr	r3, [sp, #20]
 80071e8:	eba3 030b 	sub.w	r3, r3, fp
 80071ec:	9305      	str	r3, [sp, #20]
 80071ee:	f1cb 0300 	rsb	r3, fp, #0
 80071f2:	9308      	str	r3, [sp, #32]
 80071f4:	2300      	movs	r3, #0
 80071f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80071f8:	e7bf      	b.n	800717a <_dtoa_r+0x1e2>
 80071fa:	2300      	movs	r3, #0
 80071fc:	9309      	str	r3, [sp, #36]	; 0x24
 80071fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007200:	2b00      	cmp	r3, #0
 8007202:	dc52      	bgt.n	80072aa <_dtoa_r+0x312>
 8007204:	2301      	movs	r3, #1
 8007206:	9301      	str	r3, [sp, #4]
 8007208:	9304      	str	r3, [sp, #16]
 800720a:	461a      	mov	r2, r3
 800720c:	920a      	str	r2, [sp, #40]	; 0x28
 800720e:	e00b      	b.n	8007228 <_dtoa_r+0x290>
 8007210:	2301      	movs	r3, #1
 8007212:	e7f3      	b.n	80071fc <_dtoa_r+0x264>
 8007214:	2300      	movs	r3, #0
 8007216:	9309      	str	r3, [sp, #36]	; 0x24
 8007218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800721a:	445b      	add	r3, fp
 800721c:	9301      	str	r3, [sp, #4]
 800721e:	3301      	adds	r3, #1
 8007220:	2b01      	cmp	r3, #1
 8007222:	9304      	str	r3, [sp, #16]
 8007224:	bfb8      	it	lt
 8007226:	2301      	movlt	r3, #1
 8007228:	69e0      	ldr	r0, [r4, #28]
 800722a:	2100      	movs	r1, #0
 800722c:	2204      	movs	r2, #4
 800722e:	f102 0614 	add.w	r6, r2, #20
 8007232:	429e      	cmp	r6, r3
 8007234:	d93d      	bls.n	80072b2 <_dtoa_r+0x31a>
 8007236:	6041      	str	r1, [r0, #4]
 8007238:	4620      	mov	r0, r4
 800723a:	f000 fd9f 	bl	8007d7c <_Balloc>
 800723e:	9000      	str	r0, [sp, #0]
 8007240:	2800      	cmp	r0, #0
 8007242:	d139      	bne.n	80072b8 <_dtoa_r+0x320>
 8007244:	4b16      	ldr	r3, [pc, #88]	; (80072a0 <_dtoa_r+0x308>)
 8007246:	4602      	mov	r2, r0
 8007248:	f240 11af 	movw	r1, #431	; 0x1af
 800724c:	e6bd      	b.n	8006fca <_dtoa_r+0x32>
 800724e:	2301      	movs	r3, #1
 8007250:	e7e1      	b.n	8007216 <_dtoa_r+0x27e>
 8007252:	2501      	movs	r5, #1
 8007254:	2300      	movs	r3, #0
 8007256:	9307      	str	r3, [sp, #28]
 8007258:	9509      	str	r5, [sp, #36]	; 0x24
 800725a:	f04f 33ff 	mov.w	r3, #4294967295
 800725e:	9301      	str	r3, [sp, #4]
 8007260:	9304      	str	r3, [sp, #16]
 8007262:	2200      	movs	r2, #0
 8007264:	2312      	movs	r3, #18
 8007266:	e7d1      	b.n	800720c <_dtoa_r+0x274>
 8007268:	636f4361 	.word	0x636f4361
 800726c:	3fd287a7 	.word	0x3fd287a7
 8007270:	8b60c8b3 	.word	0x8b60c8b3
 8007274:	3fc68a28 	.word	0x3fc68a28
 8007278:	509f79fb 	.word	0x509f79fb
 800727c:	3fd34413 	.word	0x3fd34413
 8007280:	08008cf9 	.word	0x08008cf9
 8007284:	08008d10 	.word	0x08008d10
 8007288:	7ff00000 	.word	0x7ff00000
 800728c:	08008cf5 	.word	0x08008cf5
 8007290:	08008cec 	.word	0x08008cec
 8007294:	08008cc9 	.word	0x08008cc9
 8007298:	3ff80000 	.word	0x3ff80000
 800729c:	08008e00 	.word	0x08008e00
 80072a0:	08008d68 	.word	0x08008d68
 80072a4:	2301      	movs	r3, #1
 80072a6:	9309      	str	r3, [sp, #36]	; 0x24
 80072a8:	e7d7      	b.n	800725a <_dtoa_r+0x2c2>
 80072aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	9304      	str	r3, [sp, #16]
 80072b0:	e7ba      	b.n	8007228 <_dtoa_r+0x290>
 80072b2:	3101      	adds	r1, #1
 80072b4:	0052      	lsls	r2, r2, #1
 80072b6:	e7ba      	b.n	800722e <_dtoa_r+0x296>
 80072b8:	69e3      	ldr	r3, [r4, #28]
 80072ba:	9a00      	ldr	r2, [sp, #0]
 80072bc:	601a      	str	r2, [r3, #0]
 80072be:	9b04      	ldr	r3, [sp, #16]
 80072c0:	2b0e      	cmp	r3, #14
 80072c2:	f200 80a8 	bhi.w	8007416 <_dtoa_r+0x47e>
 80072c6:	2d00      	cmp	r5, #0
 80072c8:	f000 80a5 	beq.w	8007416 <_dtoa_r+0x47e>
 80072cc:	f1bb 0f00 	cmp.w	fp, #0
 80072d0:	dd38      	ble.n	8007344 <_dtoa_r+0x3ac>
 80072d2:	4bc0      	ldr	r3, [pc, #768]	; (80075d4 <_dtoa_r+0x63c>)
 80072d4:	f00b 020f 	and.w	r2, fp, #15
 80072d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072dc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80072e0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80072e4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80072e8:	d019      	beq.n	800731e <_dtoa_r+0x386>
 80072ea:	4bbb      	ldr	r3, [pc, #748]	; (80075d8 <_dtoa_r+0x640>)
 80072ec:	ec51 0b18 	vmov	r0, r1, d8
 80072f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072f4:	f7f9 fad2 	bl	800089c <__aeabi_ddiv>
 80072f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072fc:	f008 080f 	and.w	r8, r8, #15
 8007300:	2503      	movs	r5, #3
 8007302:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80075d8 <_dtoa_r+0x640>
 8007306:	f1b8 0f00 	cmp.w	r8, #0
 800730a:	d10a      	bne.n	8007322 <_dtoa_r+0x38a>
 800730c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007310:	4632      	mov	r2, r6
 8007312:	463b      	mov	r3, r7
 8007314:	f7f9 fac2 	bl	800089c <__aeabi_ddiv>
 8007318:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800731c:	e02b      	b.n	8007376 <_dtoa_r+0x3de>
 800731e:	2502      	movs	r5, #2
 8007320:	e7ef      	b.n	8007302 <_dtoa_r+0x36a>
 8007322:	f018 0f01 	tst.w	r8, #1
 8007326:	d008      	beq.n	800733a <_dtoa_r+0x3a2>
 8007328:	4630      	mov	r0, r6
 800732a:	4639      	mov	r1, r7
 800732c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007330:	f7f9 f98a 	bl	8000648 <__aeabi_dmul>
 8007334:	3501      	adds	r5, #1
 8007336:	4606      	mov	r6, r0
 8007338:	460f      	mov	r7, r1
 800733a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800733e:	f109 0908 	add.w	r9, r9, #8
 8007342:	e7e0      	b.n	8007306 <_dtoa_r+0x36e>
 8007344:	f000 809f 	beq.w	8007486 <_dtoa_r+0x4ee>
 8007348:	f1cb 0600 	rsb	r6, fp, #0
 800734c:	4ba1      	ldr	r3, [pc, #644]	; (80075d4 <_dtoa_r+0x63c>)
 800734e:	4fa2      	ldr	r7, [pc, #648]	; (80075d8 <_dtoa_r+0x640>)
 8007350:	f006 020f 	and.w	r2, r6, #15
 8007354:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735c:	ec51 0b18 	vmov	r0, r1, d8
 8007360:	f7f9 f972 	bl	8000648 <__aeabi_dmul>
 8007364:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007368:	1136      	asrs	r6, r6, #4
 800736a:	2300      	movs	r3, #0
 800736c:	2502      	movs	r5, #2
 800736e:	2e00      	cmp	r6, #0
 8007370:	d17e      	bne.n	8007470 <_dtoa_r+0x4d8>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1d0      	bne.n	8007318 <_dtoa_r+0x380>
 8007376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007378:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 8084 	beq.w	800748a <_dtoa_r+0x4f2>
 8007382:	4b96      	ldr	r3, [pc, #600]	; (80075dc <_dtoa_r+0x644>)
 8007384:	2200      	movs	r2, #0
 8007386:	4640      	mov	r0, r8
 8007388:	4649      	mov	r1, r9
 800738a:	f7f9 fbcf 	bl	8000b2c <__aeabi_dcmplt>
 800738e:	2800      	cmp	r0, #0
 8007390:	d07b      	beq.n	800748a <_dtoa_r+0x4f2>
 8007392:	9b04      	ldr	r3, [sp, #16]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d078      	beq.n	800748a <_dtoa_r+0x4f2>
 8007398:	9b01      	ldr	r3, [sp, #4]
 800739a:	2b00      	cmp	r3, #0
 800739c:	dd39      	ble.n	8007412 <_dtoa_r+0x47a>
 800739e:	4b90      	ldr	r3, [pc, #576]	; (80075e0 <_dtoa_r+0x648>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	4640      	mov	r0, r8
 80073a4:	4649      	mov	r1, r9
 80073a6:	f7f9 f94f 	bl	8000648 <__aeabi_dmul>
 80073aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ae:	9e01      	ldr	r6, [sp, #4]
 80073b0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80073b4:	3501      	adds	r5, #1
 80073b6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80073ba:	4628      	mov	r0, r5
 80073bc:	f7f9 f8da 	bl	8000574 <__aeabi_i2d>
 80073c0:	4642      	mov	r2, r8
 80073c2:	464b      	mov	r3, r9
 80073c4:	f7f9 f940 	bl	8000648 <__aeabi_dmul>
 80073c8:	4b86      	ldr	r3, [pc, #536]	; (80075e4 <_dtoa_r+0x64c>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	f7f8 ff86 	bl	80002dc <__adddf3>
 80073d0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80073d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073d8:	9303      	str	r3, [sp, #12]
 80073da:	2e00      	cmp	r6, #0
 80073dc:	d158      	bne.n	8007490 <_dtoa_r+0x4f8>
 80073de:	4b82      	ldr	r3, [pc, #520]	; (80075e8 <_dtoa_r+0x650>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	4640      	mov	r0, r8
 80073e4:	4649      	mov	r1, r9
 80073e6:	f7f8 ff77 	bl	80002d8 <__aeabi_dsub>
 80073ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073ee:	4680      	mov	r8, r0
 80073f0:	4689      	mov	r9, r1
 80073f2:	f7f9 fbb9 	bl	8000b68 <__aeabi_dcmpgt>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	f040 8296 	bne.w	8007928 <_dtoa_r+0x990>
 80073fc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007400:	4640      	mov	r0, r8
 8007402:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007406:	4649      	mov	r1, r9
 8007408:	f7f9 fb90 	bl	8000b2c <__aeabi_dcmplt>
 800740c:	2800      	cmp	r0, #0
 800740e:	f040 8289 	bne.w	8007924 <_dtoa_r+0x98c>
 8007412:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007416:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007418:	2b00      	cmp	r3, #0
 800741a:	f2c0 814e 	blt.w	80076ba <_dtoa_r+0x722>
 800741e:	f1bb 0f0e 	cmp.w	fp, #14
 8007422:	f300 814a 	bgt.w	80076ba <_dtoa_r+0x722>
 8007426:	4b6b      	ldr	r3, [pc, #428]	; (80075d4 <_dtoa_r+0x63c>)
 8007428:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800742c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007432:	2b00      	cmp	r3, #0
 8007434:	f280 80dc 	bge.w	80075f0 <_dtoa_r+0x658>
 8007438:	9b04      	ldr	r3, [sp, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	f300 80d8 	bgt.w	80075f0 <_dtoa_r+0x658>
 8007440:	f040 826f 	bne.w	8007922 <_dtoa_r+0x98a>
 8007444:	4b68      	ldr	r3, [pc, #416]	; (80075e8 <_dtoa_r+0x650>)
 8007446:	2200      	movs	r2, #0
 8007448:	4640      	mov	r0, r8
 800744a:	4649      	mov	r1, r9
 800744c:	f7f9 f8fc 	bl	8000648 <__aeabi_dmul>
 8007450:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007454:	f7f9 fb7e 	bl	8000b54 <__aeabi_dcmpge>
 8007458:	9e04      	ldr	r6, [sp, #16]
 800745a:	4637      	mov	r7, r6
 800745c:	2800      	cmp	r0, #0
 800745e:	f040 8245 	bne.w	80078ec <_dtoa_r+0x954>
 8007462:	9d00      	ldr	r5, [sp, #0]
 8007464:	2331      	movs	r3, #49	; 0x31
 8007466:	f805 3b01 	strb.w	r3, [r5], #1
 800746a:	f10b 0b01 	add.w	fp, fp, #1
 800746e:	e241      	b.n	80078f4 <_dtoa_r+0x95c>
 8007470:	07f2      	lsls	r2, r6, #31
 8007472:	d505      	bpl.n	8007480 <_dtoa_r+0x4e8>
 8007474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007478:	f7f9 f8e6 	bl	8000648 <__aeabi_dmul>
 800747c:	3501      	adds	r5, #1
 800747e:	2301      	movs	r3, #1
 8007480:	1076      	asrs	r6, r6, #1
 8007482:	3708      	adds	r7, #8
 8007484:	e773      	b.n	800736e <_dtoa_r+0x3d6>
 8007486:	2502      	movs	r5, #2
 8007488:	e775      	b.n	8007376 <_dtoa_r+0x3de>
 800748a:	9e04      	ldr	r6, [sp, #16]
 800748c:	465f      	mov	r7, fp
 800748e:	e792      	b.n	80073b6 <_dtoa_r+0x41e>
 8007490:	9900      	ldr	r1, [sp, #0]
 8007492:	4b50      	ldr	r3, [pc, #320]	; (80075d4 <_dtoa_r+0x63c>)
 8007494:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007498:	4431      	add	r1, r6
 800749a:	9102      	str	r1, [sp, #8]
 800749c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800749e:	eeb0 9a47 	vmov.f32	s18, s14
 80074a2:	eef0 9a67 	vmov.f32	s19, s15
 80074a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074ae:	2900      	cmp	r1, #0
 80074b0:	d044      	beq.n	800753c <_dtoa_r+0x5a4>
 80074b2:	494e      	ldr	r1, [pc, #312]	; (80075ec <_dtoa_r+0x654>)
 80074b4:	2000      	movs	r0, #0
 80074b6:	f7f9 f9f1 	bl	800089c <__aeabi_ddiv>
 80074ba:	ec53 2b19 	vmov	r2, r3, d9
 80074be:	f7f8 ff0b 	bl	80002d8 <__aeabi_dsub>
 80074c2:	9d00      	ldr	r5, [sp, #0]
 80074c4:	ec41 0b19 	vmov	d9, r0, r1
 80074c8:	4649      	mov	r1, r9
 80074ca:	4640      	mov	r0, r8
 80074cc:	f7f9 fb6c 	bl	8000ba8 <__aeabi_d2iz>
 80074d0:	4606      	mov	r6, r0
 80074d2:	f7f9 f84f 	bl	8000574 <__aeabi_i2d>
 80074d6:	4602      	mov	r2, r0
 80074d8:	460b      	mov	r3, r1
 80074da:	4640      	mov	r0, r8
 80074dc:	4649      	mov	r1, r9
 80074de:	f7f8 fefb 	bl	80002d8 <__aeabi_dsub>
 80074e2:	3630      	adds	r6, #48	; 0x30
 80074e4:	f805 6b01 	strb.w	r6, [r5], #1
 80074e8:	ec53 2b19 	vmov	r2, r3, d9
 80074ec:	4680      	mov	r8, r0
 80074ee:	4689      	mov	r9, r1
 80074f0:	f7f9 fb1c 	bl	8000b2c <__aeabi_dcmplt>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d164      	bne.n	80075c2 <_dtoa_r+0x62a>
 80074f8:	4642      	mov	r2, r8
 80074fa:	464b      	mov	r3, r9
 80074fc:	4937      	ldr	r1, [pc, #220]	; (80075dc <_dtoa_r+0x644>)
 80074fe:	2000      	movs	r0, #0
 8007500:	f7f8 feea 	bl	80002d8 <__aeabi_dsub>
 8007504:	ec53 2b19 	vmov	r2, r3, d9
 8007508:	f7f9 fb10 	bl	8000b2c <__aeabi_dcmplt>
 800750c:	2800      	cmp	r0, #0
 800750e:	f040 80b6 	bne.w	800767e <_dtoa_r+0x6e6>
 8007512:	9b02      	ldr	r3, [sp, #8]
 8007514:	429d      	cmp	r5, r3
 8007516:	f43f af7c 	beq.w	8007412 <_dtoa_r+0x47a>
 800751a:	4b31      	ldr	r3, [pc, #196]	; (80075e0 <_dtoa_r+0x648>)
 800751c:	ec51 0b19 	vmov	r0, r1, d9
 8007520:	2200      	movs	r2, #0
 8007522:	f7f9 f891 	bl	8000648 <__aeabi_dmul>
 8007526:	4b2e      	ldr	r3, [pc, #184]	; (80075e0 <_dtoa_r+0x648>)
 8007528:	ec41 0b19 	vmov	d9, r0, r1
 800752c:	2200      	movs	r2, #0
 800752e:	4640      	mov	r0, r8
 8007530:	4649      	mov	r1, r9
 8007532:	f7f9 f889 	bl	8000648 <__aeabi_dmul>
 8007536:	4680      	mov	r8, r0
 8007538:	4689      	mov	r9, r1
 800753a:	e7c5      	b.n	80074c8 <_dtoa_r+0x530>
 800753c:	ec51 0b17 	vmov	r0, r1, d7
 8007540:	f7f9 f882 	bl	8000648 <__aeabi_dmul>
 8007544:	9b02      	ldr	r3, [sp, #8]
 8007546:	9d00      	ldr	r5, [sp, #0]
 8007548:	930f      	str	r3, [sp, #60]	; 0x3c
 800754a:	ec41 0b19 	vmov	d9, r0, r1
 800754e:	4649      	mov	r1, r9
 8007550:	4640      	mov	r0, r8
 8007552:	f7f9 fb29 	bl	8000ba8 <__aeabi_d2iz>
 8007556:	4606      	mov	r6, r0
 8007558:	f7f9 f80c 	bl	8000574 <__aeabi_i2d>
 800755c:	3630      	adds	r6, #48	; 0x30
 800755e:	4602      	mov	r2, r0
 8007560:	460b      	mov	r3, r1
 8007562:	4640      	mov	r0, r8
 8007564:	4649      	mov	r1, r9
 8007566:	f7f8 feb7 	bl	80002d8 <__aeabi_dsub>
 800756a:	f805 6b01 	strb.w	r6, [r5], #1
 800756e:	9b02      	ldr	r3, [sp, #8]
 8007570:	429d      	cmp	r5, r3
 8007572:	4680      	mov	r8, r0
 8007574:	4689      	mov	r9, r1
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	d124      	bne.n	80075c6 <_dtoa_r+0x62e>
 800757c:	4b1b      	ldr	r3, [pc, #108]	; (80075ec <_dtoa_r+0x654>)
 800757e:	ec51 0b19 	vmov	r0, r1, d9
 8007582:	f7f8 feab 	bl	80002dc <__adddf3>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4640      	mov	r0, r8
 800758c:	4649      	mov	r1, r9
 800758e:	f7f9 faeb 	bl	8000b68 <__aeabi_dcmpgt>
 8007592:	2800      	cmp	r0, #0
 8007594:	d173      	bne.n	800767e <_dtoa_r+0x6e6>
 8007596:	ec53 2b19 	vmov	r2, r3, d9
 800759a:	4914      	ldr	r1, [pc, #80]	; (80075ec <_dtoa_r+0x654>)
 800759c:	2000      	movs	r0, #0
 800759e:	f7f8 fe9b 	bl	80002d8 <__aeabi_dsub>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4640      	mov	r0, r8
 80075a8:	4649      	mov	r1, r9
 80075aa:	f7f9 fabf 	bl	8000b2c <__aeabi_dcmplt>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f43f af2f 	beq.w	8007412 <_dtoa_r+0x47a>
 80075b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075b6:	1e6b      	subs	r3, r5, #1
 80075b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80075ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075be:	2b30      	cmp	r3, #48	; 0x30
 80075c0:	d0f8      	beq.n	80075b4 <_dtoa_r+0x61c>
 80075c2:	46bb      	mov	fp, r7
 80075c4:	e04a      	b.n	800765c <_dtoa_r+0x6c4>
 80075c6:	4b06      	ldr	r3, [pc, #24]	; (80075e0 <_dtoa_r+0x648>)
 80075c8:	f7f9 f83e 	bl	8000648 <__aeabi_dmul>
 80075cc:	4680      	mov	r8, r0
 80075ce:	4689      	mov	r9, r1
 80075d0:	e7bd      	b.n	800754e <_dtoa_r+0x5b6>
 80075d2:	bf00      	nop
 80075d4:	08008e00 	.word	0x08008e00
 80075d8:	08008dd8 	.word	0x08008dd8
 80075dc:	3ff00000 	.word	0x3ff00000
 80075e0:	40240000 	.word	0x40240000
 80075e4:	401c0000 	.word	0x401c0000
 80075e8:	40140000 	.word	0x40140000
 80075ec:	3fe00000 	.word	0x3fe00000
 80075f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075f4:	9d00      	ldr	r5, [sp, #0]
 80075f6:	4642      	mov	r2, r8
 80075f8:	464b      	mov	r3, r9
 80075fa:	4630      	mov	r0, r6
 80075fc:	4639      	mov	r1, r7
 80075fe:	f7f9 f94d 	bl	800089c <__aeabi_ddiv>
 8007602:	f7f9 fad1 	bl	8000ba8 <__aeabi_d2iz>
 8007606:	9001      	str	r0, [sp, #4]
 8007608:	f7f8 ffb4 	bl	8000574 <__aeabi_i2d>
 800760c:	4642      	mov	r2, r8
 800760e:	464b      	mov	r3, r9
 8007610:	f7f9 f81a 	bl	8000648 <__aeabi_dmul>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4630      	mov	r0, r6
 800761a:	4639      	mov	r1, r7
 800761c:	f7f8 fe5c 	bl	80002d8 <__aeabi_dsub>
 8007620:	9e01      	ldr	r6, [sp, #4]
 8007622:	9f04      	ldr	r7, [sp, #16]
 8007624:	3630      	adds	r6, #48	; 0x30
 8007626:	f805 6b01 	strb.w	r6, [r5], #1
 800762a:	9e00      	ldr	r6, [sp, #0]
 800762c:	1bae      	subs	r6, r5, r6
 800762e:	42b7      	cmp	r7, r6
 8007630:	4602      	mov	r2, r0
 8007632:	460b      	mov	r3, r1
 8007634:	d134      	bne.n	80076a0 <_dtoa_r+0x708>
 8007636:	f7f8 fe51 	bl	80002dc <__adddf3>
 800763a:	4642      	mov	r2, r8
 800763c:	464b      	mov	r3, r9
 800763e:	4606      	mov	r6, r0
 8007640:	460f      	mov	r7, r1
 8007642:	f7f9 fa91 	bl	8000b68 <__aeabi_dcmpgt>
 8007646:	b9c8      	cbnz	r0, 800767c <_dtoa_r+0x6e4>
 8007648:	4642      	mov	r2, r8
 800764a:	464b      	mov	r3, r9
 800764c:	4630      	mov	r0, r6
 800764e:	4639      	mov	r1, r7
 8007650:	f7f9 fa62 	bl	8000b18 <__aeabi_dcmpeq>
 8007654:	b110      	cbz	r0, 800765c <_dtoa_r+0x6c4>
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	07db      	lsls	r3, r3, #31
 800765a:	d40f      	bmi.n	800767c <_dtoa_r+0x6e4>
 800765c:	4651      	mov	r1, sl
 800765e:	4620      	mov	r0, r4
 8007660:	f000 fbcc 	bl	8007dfc <_Bfree>
 8007664:	2300      	movs	r3, #0
 8007666:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007668:	702b      	strb	r3, [r5, #0]
 800766a:	f10b 0301 	add.w	r3, fp, #1
 800766e:	6013      	str	r3, [r2, #0]
 8007670:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007672:	2b00      	cmp	r3, #0
 8007674:	f43f ace2 	beq.w	800703c <_dtoa_r+0xa4>
 8007678:	601d      	str	r5, [r3, #0]
 800767a:	e4df      	b.n	800703c <_dtoa_r+0xa4>
 800767c:	465f      	mov	r7, fp
 800767e:	462b      	mov	r3, r5
 8007680:	461d      	mov	r5, r3
 8007682:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007686:	2a39      	cmp	r2, #57	; 0x39
 8007688:	d106      	bne.n	8007698 <_dtoa_r+0x700>
 800768a:	9a00      	ldr	r2, [sp, #0]
 800768c:	429a      	cmp	r2, r3
 800768e:	d1f7      	bne.n	8007680 <_dtoa_r+0x6e8>
 8007690:	9900      	ldr	r1, [sp, #0]
 8007692:	2230      	movs	r2, #48	; 0x30
 8007694:	3701      	adds	r7, #1
 8007696:	700a      	strb	r2, [r1, #0]
 8007698:	781a      	ldrb	r2, [r3, #0]
 800769a:	3201      	adds	r2, #1
 800769c:	701a      	strb	r2, [r3, #0]
 800769e:	e790      	b.n	80075c2 <_dtoa_r+0x62a>
 80076a0:	4ba3      	ldr	r3, [pc, #652]	; (8007930 <_dtoa_r+0x998>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	f7f8 ffd0 	bl	8000648 <__aeabi_dmul>
 80076a8:	2200      	movs	r2, #0
 80076aa:	2300      	movs	r3, #0
 80076ac:	4606      	mov	r6, r0
 80076ae:	460f      	mov	r7, r1
 80076b0:	f7f9 fa32 	bl	8000b18 <__aeabi_dcmpeq>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	d09e      	beq.n	80075f6 <_dtoa_r+0x65e>
 80076b8:	e7d0      	b.n	800765c <_dtoa_r+0x6c4>
 80076ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076bc:	2a00      	cmp	r2, #0
 80076be:	f000 80ca 	beq.w	8007856 <_dtoa_r+0x8be>
 80076c2:	9a07      	ldr	r2, [sp, #28]
 80076c4:	2a01      	cmp	r2, #1
 80076c6:	f300 80ad 	bgt.w	8007824 <_dtoa_r+0x88c>
 80076ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076cc:	2a00      	cmp	r2, #0
 80076ce:	f000 80a5 	beq.w	800781c <_dtoa_r+0x884>
 80076d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076d6:	9e08      	ldr	r6, [sp, #32]
 80076d8:	9d05      	ldr	r5, [sp, #20]
 80076da:	9a05      	ldr	r2, [sp, #20]
 80076dc:	441a      	add	r2, r3
 80076de:	9205      	str	r2, [sp, #20]
 80076e0:	9a06      	ldr	r2, [sp, #24]
 80076e2:	2101      	movs	r1, #1
 80076e4:	441a      	add	r2, r3
 80076e6:	4620      	mov	r0, r4
 80076e8:	9206      	str	r2, [sp, #24]
 80076ea:	f000 fc3d 	bl	8007f68 <__i2b>
 80076ee:	4607      	mov	r7, r0
 80076f0:	b165      	cbz	r5, 800770c <_dtoa_r+0x774>
 80076f2:	9b06      	ldr	r3, [sp, #24]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	dd09      	ble.n	800770c <_dtoa_r+0x774>
 80076f8:	42ab      	cmp	r3, r5
 80076fa:	9a05      	ldr	r2, [sp, #20]
 80076fc:	bfa8      	it	ge
 80076fe:	462b      	movge	r3, r5
 8007700:	1ad2      	subs	r2, r2, r3
 8007702:	9205      	str	r2, [sp, #20]
 8007704:	9a06      	ldr	r2, [sp, #24]
 8007706:	1aed      	subs	r5, r5, r3
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	9306      	str	r3, [sp, #24]
 800770c:	9b08      	ldr	r3, [sp, #32]
 800770e:	b1f3      	cbz	r3, 800774e <_dtoa_r+0x7b6>
 8007710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007712:	2b00      	cmp	r3, #0
 8007714:	f000 80a3 	beq.w	800785e <_dtoa_r+0x8c6>
 8007718:	2e00      	cmp	r6, #0
 800771a:	dd10      	ble.n	800773e <_dtoa_r+0x7a6>
 800771c:	4639      	mov	r1, r7
 800771e:	4632      	mov	r2, r6
 8007720:	4620      	mov	r0, r4
 8007722:	f000 fce1 	bl	80080e8 <__pow5mult>
 8007726:	4652      	mov	r2, sl
 8007728:	4601      	mov	r1, r0
 800772a:	4607      	mov	r7, r0
 800772c:	4620      	mov	r0, r4
 800772e:	f000 fc31 	bl	8007f94 <__multiply>
 8007732:	4651      	mov	r1, sl
 8007734:	4680      	mov	r8, r0
 8007736:	4620      	mov	r0, r4
 8007738:	f000 fb60 	bl	8007dfc <_Bfree>
 800773c:	46c2      	mov	sl, r8
 800773e:	9b08      	ldr	r3, [sp, #32]
 8007740:	1b9a      	subs	r2, r3, r6
 8007742:	d004      	beq.n	800774e <_dtoa_r+0x7b6>
 8007744:	4651      	mov	r1, sl
 8007746:	4620      	mov	r0, r4
 8007748:	f000 fcce 	bl	80080e8 <__pow5mult>
 800774c:	4682      	mov	sl, r0
 800774e:	2101      	movs	r1, #1
 8007750:	4620      	mov	r0, r4
 8007752:	f000 fc09 	bl	8007f68 <__i2b>
 8007756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007758:	2b00      	cmp	r3, #0
 800775a:	4606      	mov	r6, r0
 800775c:	f340 8081 	ble.w	8007862 <_dtoa_r+0x8ca>
 8007760:	461a      	mov	r2, r3
 8007762:	4601      	mov	r1, r0
 8007764:	4620      	mov	r0, r4
 8007766:	f000 fcbf 	bl	80080e8 <__pow5mult>
 800776a:	9b07      	ldr	r3, [sp, #28]
 800776c:	2b01      	cmp	r3, #1
 800776e:	4606      	mov	r6, r0
 8007770:	dd7a      	ble.n	8007868 <_dtoa_r+0x8d0>
 8007772:	f04f 0800 	mov.w	r8, #0
 8007776:	6933      	ldr	r3, [r6, #16]
 8007778:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800777c:	6918      	ldr	r0, [r3, #16]
 800777e:	f000 fba5 	bl	8007ecc <__hi0bits>
 8007782:	f1c0 0020 	rsb	r0, r0, #32
 8007786:	9b06      	ldr	r3, [sp, #24]
 8007788:	4418      	add	r0, r3
 800778a:	f010 001f 	ands.w	r0, r0, #31
 800778e:	f000 8094 	beq.w	80078ba <_dtoa_r+0x922>
 8007792:	f1c0 0320 	rsb	r3, r0, #32
 8007796:	2b04      	cmp	r3, #4
 8007798:	f340 8085 	ble.w	80078a6 <_dtoa_r+0x90e>
 800779c:	9b05      	ldr	r3, [sp, #20]
 800779e:	f1c0 001c 	rsb	r0, r0, #28
 80077a2:	4403      	add	r3, r0
 80077a4:	9305      	str	r3, [sp, #20]
 80077a6:	9b06      	ldr	r3, [sp, #24]
 80077a8:	4403      	add	r3, r0
 80077aa:	4405      	add	r5, r0
 80077ac:	9306      	str	r3, [sp, #24]
 80077ae:	9b05      	ldr	r3, [sp, #20]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	dd05      	ble.n	80077c0 <_dtoa_r+0x828>
 80077b4:	4651      	mov	r1, sl
 80077b6:	461a      	mov	r2, r3
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 fcef 	bl	800819c <__lshift>
 80077be:	4682      	mov	sl, r0
 80077c0:	9b06      	ldr	r3, [sp, #24]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	dd05      	ble.n	80077d2 <_dtoa_r+0x83a>
 80077c6:	4631      	mov	r1, r6
 80077c8:	461a      	mov	r2, r3
 80077ca:	4620      	mov	r0, r4
 80077cc:	f000 fce6 	bl	800819c <__lshift>
 80077d0:	4606      	mov	r6, r0
 80077d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d072      	beq.n	80078be <_dtoa_r+0x926>
 80077d8:	4631      	mov	r1, r6
 80077da:	4650      	mov	r0, sl
 80077dc:	f000 fd4a 	bl	8008274 <__mcmp>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	da6c      	bge.n	80078be <_dtoa_r+0x926>
 80077e4:	2300      	movs	r3, #0
 80077e6:	4651      	mov	r1, sl
 80077e8:	220a      	movs	r2, #10
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 fb28 	bl	8007e40 <__multadd>
 80077f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077f6:	4682      	mov	sl, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 81b0 	beq.w	8007b5e <_dtoa_r+0xbc6>
 80077fe:	2300      	movs	r3, #0
 8007800:	4639      	mov	r1, r7
 8007802:	220a      	movs	r2, #10
 8007804:	4620      	mov	r0, r4
 8007806:	f000 fb1b 	bl	8007e40 <__multadd>
 800780a:	9b01      	ldr	r3, [sp, #4]
 800780c:	2b00      	cmp	r3, #0
 800780e:	4607      	mov	r7, r0
 8007810:	f300 8096 	bgt.w	8007940 <_dtoa_r+0x9a8>
 8007814:	9b07      	ldr	r3, [sp, #28]
 8007816:	2b02      	cmp	r3, #2
 8007818:	dc59      	bgt.n	80078ce <_dtoa_r+0x936>
 800781a:	e091      	b.n	8007940 <_dtoa_r+0x9a8>
 800781c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800781e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007822:	e758      	b.n	80076d6 <_dtoa_r+0x73e>
 8007824:	9b04      	ldr	r3, [sp, #16]
 8007826:	1e5e      	subs	r6, r3, #1
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	42b3      	cmp	r3, r6
 800782c:	bfbf      	itttt	lt
 800782e:	9b08      	ldrlt	r3, [sp, #32]
 8007830:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007832:	9608      	strlt	r6, [sp, #32]
 8007834:	1af3      	sublt	r3, r6, r3
 8007836:	bfb4      	ite	lt
 8007838:	18d2      	addlt	r2, r2, r3
 800783a:	1b9e      	subge	r6, r3, r6
 800783c:	9b04      	ldr	r3, [sp, #16]
 800783e:	bfbc      	itt	lt
 8007840:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007842:	2600      	movlt	r6, #0
 8007844:	2b00      	cmp	r3, #0
 8007846:	bfb7      	itett	lt
 8007848:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800784c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007850:	1a9d      	sublt	r5, r3, r2
 8007852:	2300      	movlt	r3, #0
 8007854:	e741      	b.n	80076da <_dtoa_r+0x742>
 8007856:	9e08      	ldr	r6, [sp, #32]
 8007858:	9d05      	ldr	r5, [sp, #20]
 800785a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800785c:	e748      	b.n	80076f0 <_dtoa_r+0x758>
 800785e:	9a08      	ldr	r2, [sp, #32]
 8007860:	e770      	b.n	8007744 <_dtoa_r+0x7ac>
 8007862:	9b07      	ldr	r3, [sp, #28]
 8007864:	2b01      	cmp	r3, #1
 8007866:	dc19      	bgt.n	800789c <_dtoa_r+0x904>
 8007868:	9b02      	ldr	r3, [sp, #8]
 800786a:	b9bb      	cbnz	r3, 800789c <_dtoa_r+0x904>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007872:	b99b      	cbnz	r3, 800789c <_dtoa_r+0x904>
 8007874:	9b03      	ldr	r3, [sp, #12]
 8007876:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800787a:	0d1b      	lsrs	r3, r3, #20
 800787c:	051b      	lsls	r3, r3, #20
 800787e:	b183      	cbz	r3, 80078a2 <_dtoa_r+0x90a>
 8007880:	9b05      	ldr	r3, [sp, #20]
 8007882:	3301      	adds	r3, #1
 8007884:	9305      	str	r3, [sp, #20]
 8007886:	9b06      	ldr	r3, [sp, #24]
 8007888:	3301      	adds	r3, #1
 800788a:	9306      	str	r3, [sp, #24]
 800788c:	f04f 0801 	mov.w	r8, #1
 8007890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007892:	2b00      	cmp	r3, #0
 8007894:	f47f af6f 	bne.w	8007776 <_dtoa_r+0x7de>
 8007898:	2001      	movs	r0, #1
 800789a:	e774      	b.n	8007786 <_dtoa_r+0x7ee>
 800789c:	f04f 0800 	mov.w	r8, #0
 80078a0:	e7f6      	b.n	8007890 <_dtoa_r+0x8f8>
 80078a2:	4698      	mov	r8, r3
 80078a4:	e7f4      	b.n	8007890 <_dtoa_r+0x8f8>
 80078a6:	d082      	beq.n	80077ae <_dtoa_r+0x816>
 80078a8:	9a05      	ldr	r2, [sp, #20]
 80078aa:	331c      	adds	r3, #28
 80078ac:	441a      	add	r2, r3
 80078ae:	9205      	str	r2, [sp, #20]
 80078b0:	9a06      	ldr	r2, [sp, #24]
 80078b2:	441a      	add	r2, r3
 80078b4:	441d      	add	r5, r3
 80078b6:	9206      	str	r2, [sp, #24]
 80078b8:	e779      	b.n	80077ae <_dtoa_r+0x816>
 80078ba:	4603      	mov	r3, r0
 80078bc:	e7f4      	b.n	80078a8 <_dtoa_r+0x910>
 80078be:	9b04      	ldr	r3, [sp, #16]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dc37      	bgt.n	8007934 <_dtoa_r+0x99c>
 80078c4:	9b07      	ldr	r3, [sp, #28]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	dd34      	ble.n	8007934 <_dtoa_r+0x99c>
 80078ca:	9b04      	ldr	r3, [sp, #16]
 80078cc:	9301      	str	r3, [sp, #4]
 80078ce:	9b01      	ldr	r3, [sp, #4]
 80078d0:	b963      	cbnz	r3, 80078ec <_dtoa_r+0x954>
 80078d2:	4631      	mov	r1, r6
 80078d4:	2205      	movs	r2, #5
 80078d6:	4620      	mov	r0, r4
 80078d8:	f000 fab2 	bl	8007e40 <__multadd>
 80078dc:	4601      	mov	r1, r0
 80078de:	4606      	mov	r6, r0
 80078e0:	4650      	mov	r0, sl
 80078e2:	f000 fcc7 	bl	8008274 <__mcmp>
 80078e6:	2800      	cmp	r0, #0
 80078e8:	f73f adbb 	bgt.w	8007462 <_dtoa_r+0x4ca>
 80078ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ee:	9d00      	ldr	r5, [sp, #0]
 80078f0:	ea6f 0b03 	mvn.w	fp, r3
 80078f4:	f04f 0800 	mov.w	r8, #0
 80078f8:	4631      	mov	r1, r6
 80078fa:	4620      	mov	r0, r4
 80078fc:	f000 fa7e 	bl	8007dfc <_Bfree>
 8007900:	2f00      	cmp	r7, #0
 8007902:	f43f aeab 	beq.w	800765c <_dtoa_r+0x6c4>
 8007906:	f1b8 0f00 	cmp.w	r8, #0
 800790a:	d005      	beq.n	8007918 <_dtoa_r+0x980>
 800790c:	45b8      	cmp	r8, r7
 800790e:	d003      	beq.n	8007918 <_dtoa_r+0x980>
 8007910:	4641      	mov	r1, r8
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fa72 	bl	8007dfc <_Bfree>
 8007918:	4639      	mov	r1, r7
 800791a:	4620      	mov	r0, r4
 800791c:	f000 fa6e 	bl	8007dfc <_Bfree>
 8007920:	e69c      	b.n	800765c <_dtoa_r+0x6c4>
 8007922:	2600      	movs	r6, #0
 8007924:	4637      	mov	r7, r6
 8007926:	e7e1      	b.n	80078ec <_dtoa_r+0x954>
 8007928:	46bb      	mov	fp, r7
 800792a:	4637      	mov	r7, r6
 800792c:	e599      	b.n	8007462 <_dtoa_r+0x4ca>
 800792e:	bf00      	nop
 8007930:	40240000 	.word	0x40240000
 8007934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 80c8 	beq.w	8007acc <_dtoa_r+0xb34>
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	9301      	str	r3, [sp, #4]
 8007940:	2d00      	cmp	r5, #0
 8007942:	dd05      	ble.n	8007950 <_dtoa_r+0x9b8>
 8007944:	4639      	mov	r1, r7
 8007946:	462a      	mov	r2, r5
 8007948:	4620      	mov	r0, r4
 800794a:	f000 fc27 	bl	800819c <__lshift>
 800794e:	4607      	mov	r7, r0
 8007950:	f1b8 0f00 	cmp.w	r8, #0
 8007954:	d05b      	beq.n	8007a0e <_dtoa_r+0xa76>
 8007956:	6879      	ldr	r1, [r7, #4]
 8007958:	4620      	mov	r0, r4
 800795a:	f000 fa0f 	bl	8007d7c <_Balloc>
 800795e:	4605      	mov	r5, r0
 8007960:	b928      	cbnz	r0, 800796e <_dtoa_r+0x9d6>
 8007962:	4b83      	ldr	r3, [pc, #524]	; (8007b70 <_dtoa_r+0xbd8>)
 8007964:	4602      	mov	r2, r0
 8007966:	f240 21ef 	movw	r1, #751	; 0x2ef
 800796a:	f7ff bb2e 	b.w	8006fca <_dtoa_r+0x32>
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	3202      	adds	r2, #2
 8007972:	0092      	lsls	r2, r2, #2
 8007974:	f107 010c 	add.w	r1, r7, #12
 8007978:	300c      	adds	r0, #12
 800797a:	f7ff fa76 	bl	8006e6a <memcpy>
 800797e:	2201      	movs	r2, #1
 8007980:	4629      	mov	r1, r5
 8007982:	4620      	mov	r0, r4
 8007984:	f000 fc0a 	bl	800819c <__lshift>
 8007988:	9b00      	ldr	r3, [sp, #0]
 800798a:	3301      	adds	r3, #1
 800798c:	9304      	str	r3, [sp, #16]
 800798e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007992:	4413      	add	r3, r2
 8007994:	9308      	str	r3, [sp, #32]
 8007996:	9b02      	ldr	r3, [sp, #8]
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	46b8      	mov	r8, r7
 800799e:	9306      	str	r3, [sp, #24]
 80079a0:	4607      	mov	r7, r0
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	4631      	mov	r1, r6
 80079a6:	3b01      	subs	r3, #1
 80079a8:	4650      	mov	r0, sl
 80079aa:	9301      	str	r3, [sp, #4]
 80079ac:	f7ff fa6b 	bl	8006e86 <quorem>
 80079b0:	4641      	mov	r1, r8
 80079b2:	9002      	str	r0, [sp, #8]
 80079b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079b8:	4650      	mov	r0, sl
 80079ba:	f000 fc5b 	bl	8008274 <__mcmp>
 80079be:	463a      	mov	r2, r7
 80079c0:	9005      	str	r0, [sp, #20]
 80079c2:	4631      	mov	r1, r6
 80079c4:	4620      	mov	r0, r4
 80079c6:	f000 fc71 	bl	80082ac <__mdiff>
 80079ca:	68c2      	ldr	r2, [r0, #12]
 80079cc:	4605      	mov	r5, r0
 80079ce:	bb02      	cbnz	r2, 8007a12 <_dtoa_r+0xa7a>
 80079d0:	4601      	mov	r1, r0
 80079d2:	4650      	mov	r0, sl
 80079d4:	f000 fc4e 	bl	8008274 <__mcmp>
 80079d8:	4602      	mov	r2, r0
 80079da:	4629      	mov	r1, r5
 80079dc:	4620      	mov	r0, r4
 80079de:	9209      	str	r2, [sp, #36]	; 0x24
 80079e0:	f000 fa0c 	bl	8007dfc <_Bfree>
 80079e4:	9b07      	ldr	r3, [sp, #28]
 80079e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079e8:	9d04      	ldr	r5, [sp, #16]
 80079ea:	ea43 0102 	orr.w	r1, r3, r2
 80079ee:	9b06      	ldr	r3, [sp, #24]
 80079f0:	4319      	orrs	r1, r3
 80079f2:	d110      	bne.n	8007a16 <_dtoa_r+0xa7e>
 80079f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80079f8:	d029      	beq.n	8007a4e <_dtoa_r+0xab6>
 80079fa:	9b05      	ldr	r3, [sp, #20]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	dd02      	ble.n	8007a06 <_dtoa_r+0xa6e>
 8007a00:	9b02      	ldr	r3, [sp, #8]
 8007a02:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007a06:	9b01      	ldr	r3, [sp, #4]
 8007a08:	f883 9000 	strb.w	r9, [r3]
 8007a0c:	e774      	b.n	80078f8 <_dtoa_r+0x960>
 8007a0e:	4638      	mov	r0, r7
 8007a10:	e7ba      	b.n	8007988 <_dtoa_r+0x9f0>
 8007a12:	2201      	movs	r2, #1
 8007a14:	e7e1      	b.n	80079da <_dtoa_r+0xa42>
 8007a16:	9b05      	ldr	r3, [sp, #20]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	db04      	blt.n	8007a26 <_dtoa_r+0xa8e>
 8007a1c:	9907      	ldr	r1, [sp, #28]
 8007a1e:	430b      	orrs	r3, r1
 8007a20:	9906      	ldr	r1, [sp, #24]
 8007a22:	430b      	orrs	r3, r1
 8007a24:	d120      	bne.n	8007a68 <_dtoa_r+0xad0>
 8007a26:	2a00      	cmp	r2, #0
 8007a28:	dded      	ble.n	8007a06 <_dtoa_r+0xa6e>
 8007a2a:	4651      	mov	r1, sl
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	4620      	mov	r0, r4
 8007a30:	f000 fbb4 	bl	800819c <__lshift>
 8007a34:	4631      	mov	r1, r6
 8007a36:	4682      	mov	sl, r0
 8007a38:	f000 fc1c 	bl	8008274 <__mcmp>
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	dc03      	bgt.n	8007a48 <_dtoa_r+0xab0>
 8007a40:	d1e1      	bne.n	8007a06 <_dtoa_r+0xa6e>
 8007a42:	f019 0f01 	tst.w	r9, #1
 8007a46:	d0de      	beq.n	8007a06 <_dtoa_r+0xa6e>
 8007a48:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a4c:	d1d8      	bne.n	8007a00 <_dtoa_r+0xa68>
 8007a4e:	9a01      	ldr	r2, [sp, #4]
 8007a50:	2339      	movs	r3, #57	; 0x39
 8007a52:	7013      	strb	r3, [r2, #0]
 8007a54:	462b      	mov	r3, r5
 8007a56:	461d      	mov	r5, r3
 8007a58:	3b01      	subs	r3, #1
 8007a5a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a5e:	2a39      	cmp	r2, #57	; 0x39
 8007a60:	d06c      	beq.n	8007b3c <_dtoa_r+0xba4>
 8007a62:	3201      	adds	r2, #1
 8007a64:	701a      	strb	r2, [r3, #0]
 8007a66:	e747      	b.n	80078f8 <_dtoa_r+0x960>
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	dd07      	ble.n	8007a7c <_dtoa_r+0xae4>
 8007a6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a70:	d0ed      	beq.n	8007a4e <_dtoa_r+0xab6>
 8007a72:	9a01      	ldr	r2, [sp, #4]
 8007a74:	f109 0301 	add.w	r3, r9, #1
 8007a78:	7013      	strb	r3, [r2, #0]
 8007a7a:	e73d      	b.n	80078f8 <_dtoa_r+0x960>
 8007a7c:	9b04      	ldr	r3, [sp, #16]
 8007a7e:	9a08      	ldr	r2, [sp, #32]
 8007a80:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d043      	beq.n	8007b10 <_dtoa_r+0xb78>
 8007a88:	4651      	mov	r1, sl
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	220a      	movs	r2, #10
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 f9d6 	bl	8007e40 <__multadd>
 8007a94:	45b8      	cmp	r8, r7
 8007a96:	4682      	mov	sl, r0
 8007a98:	f04f 0300 	mov.w	r3, #0
 8007a9c:	f04f 020a 	mov.w	r2, #10
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	d107      	bne.n	8007ab6 <_dtoa_r+0xb1e>
 8007aa6:	f000 f9cb 	bl	8007e40 <__multadd>
 8007aaa:	4680      	mov	r8, r0
 8007aac:	4607      	mov	r7, r0
 8007aae:	9b04      	ldr	r3, [sp, #16]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	9304      	str	r3, [sp, #16]
 8007ab4:	e775      	b.n	80079a2 <_dtoa_r+0xa0a>
 8007ab6:	f000 f9c3 	bl	8007e40 <__multadd>
 8007aba:	4639      	mov	r1, r7
 8007abc:	4680      	mov	r8, r0
 8007abe:	2300      	movs	r3, #0
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 f9bc 	bl	8007e40 <__multadd>
 8007ac8:	4607      	mov	r7, r0
 8007aca:	e7f0      	b.n	8007aae <_dtoa_r+0xb16>
 8007acc:	9b04      	ldr	r3, [sp, #16]
 8007ace:	9301      	str	r3, [sp, #4]
 8007ad0:	9d00      	ldr	r5, [sp, #0]
 8007ad2:	4631      	mov	r1, r6
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	f7ff f9d6 	bl	8006e86 <quorem>
 8007ada:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ade:	9b00      	ldr	r3, [sp, #0]
 8007ae0:	f805 9b01 	strb.w	r9, [r5], #1
 8007ae4:	1aea      	subs	r2, r5, r3
 8007ae6:	9b01      	ldr	r3, [sp, #4]
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	dd07      	ble.n	8007afc <_dtoa_r+0xb64>
 8007aec:	4651      	mov	r1, sl
 8007aee:	2300      	movs	r3, #0
 8007af0:	220a      	movs	r2, #10
 8007af2:	4620      	mov	r0, r4
 8007af4:	f000 f9a4 	bl	8007e40 <__multadd>
 8007af8:	4682      	mov	sl, r0
 8007afa:	e7ea      	b.n	8007ad2 <_dtoa_r+0xb3a>
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	bfc8      	it	gt
 8007b02:	461d      	movgt	r5, r3
 8007b04:	9b00      	ldr	r3, [sp, #0]
 8007b06:	bfd8      	it	le
 8007b08:	2501      	movle	r5, #1
 8007b0a:	441d      	add	r5, r3
 8007b0c:	f04f 0800 	mov.w	r8, #0
 8007b10:	4651      	mov	r1, sl
 8007b12:	2201      	movs	r2, #1
 8007b14:	4620      	mov	r0, r4
 8007b16:	f000 fb41 	bl	800819c <__lshift>
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4682      	mov	sl, r0
 8007b1e:	f000 fba9 	bl	8008274 <__mcmp>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	dc96      	bgt.n	8007a54 <_dtoa_r+0xabc>
 8007b26:	d102      	bne.n	8007b2e <_dtoa_r+0xb96>
 8007b28:	f019 0f01 	tst.w	r9, #1
 8007b2c:	d192      	bne.n	8007a54 <_dtoa_r+0xabc>
 8007b2e:	462b      	mov	r3, r5
 8007b30:	461d      	mov	r5, r3
 8007b32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b36:	2a30      	cmp	r2, #48	; 0x30
 8007b38:	d0fa      	beq.n	8007b30 <_dtoa_r+0xb98>
 8007b3a:	e6dd      	b.n	80078f8 <_dtoa_r+0x960>
 8007b3c:	9a00      	ldr	r2, [sp, #0]
 8007b3e:	429a      	cmp	r2, r3
 8007b40:	d189      	bne.n	8007a56 <_dtoa_r+0xabe>
 8007b42:	f10b 0b01 	add.w	fp, fp, #1
 8007b46:	2331      	movs	r3, #49	; 0x31
 8007b48:	e796      	b.n	8007a78 <_dtoa_r+0xae0>
 8007b4a:	4b0a      	ldr	r3, [pc, #40]	; (8007b74 <_dtoa_r+0xbdc>)
 8007b4c:	f7ff ba99 	b.w	8007082 <_dtoa_r+0xea>
 8007b50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f47f aa6d 	bne.w	8007032 <_dtoa_r+0x9a>
 8007b58:	4b07      	ldr	r3, [pc, #28]	; (8007b78 <_dtoa_r+0xbe0>)
 8007b5a:	f7ff ba92 	b.w	8007082 <_dtoa_r+0xea>
 8007b5e:	9b01      	ldr	r3, [sp, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	dcb5      	bgt.n	8007ad0 <_dtoa_r+0xb38>
 8007b64:	9b07      	ldr	r3, [sp, #28]
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	f73f aeb1 	bgt.w	80078ce <_dtoa_r+0x936>
 8007b6c:	e7b0      	b.n	8007ad0 <_dtoa_r+0xb38>
 8007b6e:	bf00      	nop
 8007b70:	08008d68 	.word	0x08008d68
 8007b74:	08008cc8 	.word	0x08008cc8
 8007b78:	08008cec 	.word	0x08008cec

08007b7c <_free_r>:
 8007b7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b7e:	2900      	cmp	r1, #0
 8007b80:	d044      	beq.n	8007c0c <_free_r+0x90>
 8007b82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b86:	9001      	str	r0, [sp, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f1a1 0404 	sub.w	r4, r1, #4
 8007b8e:	bfb8      	it	lt
 8007b90:	18e4      	addlt	r4, r4, r3
 8007b92:	f000 f8e7 	bl	8007d64 <__malloc_lock>
 8007b96:	4a1e      	ldr	r2, [pc, #120]	; (8007c10 <_free_r+0x94>)
 8007b98:	9801      	ldr	r0, [sp, #4]
 8007b9a:	6813      	ldr	r3, [r2, #0]
 8007b9c:	b933      	cbnz	r3, 8007bac <_free_r+0x30>
 8007b9e:	6063      	str	r3, [r4, #4]
 8007ba0:	6014      	str	r4, [r2, #0]
 8007ba2:	b003      	add	sp, #12
 8007ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ba8:	f000 b8e2 	b.w	8007d70 <__malloc_unlock>
 8007bac:	42a3      	cmp	r3, r4
 8007bae:	d908      	bls.n	8007bc2 <_free_r+0x46>
 8007bb0:	6825      	ldr	r5, [r4, #0]
 8007bb2:	1961      	adds	r1, r4, r5
 8007bb4:	428b      	cmp	r3, r1
 8007bb6:	bf01      	itttt	eq
 8007bb8:	6819      	ldreq	r1, [r3, #0]
 8007bba:	685b      	ldreq	r3, [r3, #4]
 8007bbc:	1949      	addeq	r1, r1, r5
 8007bbe:	6021      	streq	r1, [r4, #0]
 8007bc0:	e7ed      	b.n	8007b9e <_free_r+0x22>
 8007bc2:	461a      	mov	r2, r3
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	b10b      	cbz	r3, 8007bcc <_free_r+0x50>
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	d9fa      	bls.n	8007bc2 <_free_r+0x46>
 8007bcc:	6811      	ldr	r1, [r2, #0]
 8007bce:	1855      	adds	r5, r2, r1
 8007bd0:	42a5      	cmp	r5, r4
 8007bd2:	d10b      	bne.n	8007bec <_free_r+0x70>
 8007bd4:	6824      	ldr	r4, [r4, #0]
 8007bd6:	4421      	add	r1, r4
 8007bd8:	1854      	adds	r4, r2, r1
 8007bda:	42a3      	cmp	r3, r4
 8007bdc:	6011      	str	r1, [r2, #0]
 8007bde:	d1e0      	bne.n	8007ba2 <_free_r+0x26>
 8007be0:	681c      	ldr	r4, [r3, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	6053      	str	r3, [r2, #4]
 8007be6:	440c      	add	r4, r1
 8007be8:	6014      	str	r4, [r2, #0]
 8007bea:	e7da      	b.n	8007ba2 <_free_r+0x26>
 8007bec:	d902      	bls.n	8007bf4 <_free_r+0x78>
 8007bee:	230c      	movs	r3, #12
 8007bf0:	6003      	str	r3, [r0, #0]
 8007bf2:	e7d6      	b.n	8007ba2 <_free_r+0x26>
 8007bf4:	6825      	ldr	r5, [r4, #0]
 8007bf6:	1961      	adds	r1, r4, r5
 8007bf8:	428b      	cmp	r3, r1
 8007bfa:	bf04      	itt	eq
 8007bfc:	6819      	ldreq	r1, [r3, #0]
 8007bfe:	685b      	ldreq	r3, [r3, #4]
 8007c00:	6063      	str	r3, [r4, #4]
 8007c02:	bf04      	itt	eq
 8007c04:	1949      	addeq	r1, r1, r5
 8007c06:	6021      	streq	r1, [r4, #0]
 8007c08:	6054      	str	r4, [r2, #4]
 8007c0a:	e7ca      	b.n	8007ba2 <_free_r+0x26>
 8007c0c:	b003      	add	sp, #12
 8007c0e:	bd30      	pop	{r4, r5, pc}
 8007c10:	20000520 	.word	0x20000520

08007c14 <malloc>:
 8007c14:	4b02      	ldr	r3, [pc, #8]	; (8007c20 <malloc+0xc>)
 8007c16:	4601      	mov	r1, r0
 8007c18:	6818      	ldr	r0, [r3, #0]
 8007c1a:	f000 b823 	b.w	8007c64 <_malloc_r>
 8007c1e:	bf00      	nop
 8007c20:	20000064 	.word	0x20000064

08007c24 <sbrk_aligned>:
 8007c24:	b570      	push	{r4, r5, r6, lr}
 8007c26:	4e0e      	ldr	r6, [pc, #56]	; (8007c60 <sbrk_aligned+0x3c>)
 8007c28:	460c      	mov	r4, r1
 8007c2a:	6831      	ldr	r1, [r6, #0]
 8007c2c:	4605      	mov	r5, r0
 8007c2e:	b911      	cbnz	r1, 8007c36 <sbrk_aligned+0x12>
 8007c30:	f000 fcce 	bl	80085d0 <_sbrk_r>
 8007c34:	6030      	str	r0, [r6, #0]
 8007c36:	4621      	mov	r1, r4
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f000 fcc9 	bl	80085d0 <_sbrk_r>
 8007c3e:	1c43      	adds	r3, r0, #1
 8007c40:	d00a      	beq.n	8007c58 <sbrk_aligned+0x34>
 8007c42:	1cc4      	adds	r4, r0, #3
 8007c44:	f024 0403 	bic.w	r4, r4, #3
 8007c48:	42a0      	cmp	r0, r4
 8007c4a:	d007      	beq.n	8007c5c <sbrk_aligned+0x38>
 8007c4c:	1a21      	subs	r1, r4, r0
 8007c4e:	4628      	mov	r0, r5
 8007c50:	f000 fcbe 	bl	80085d0 <_sbrk_r>
 8007c54:	3001      	adds	r0, #1
 8007c56:	d101      	bne.n	8007c5c <sbrk_aligned+0x38>
 8007c58:	f04f 34ff 	mov.w	r4, #4294967295
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	bd70      	pop	{r4, r5, r6, pc}
 8007c60:	20000524 	.word	0x20000524

08007c64 <_malloc_r>:
 8007c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c68:	1ccd      	adds	r5, r1, #3
 8007c6a:	f025 0503 	bic.w	r5, r5, #3
 8007c6e:	3508      	adds	r5, #8
 8007c70:	2d0c      	cmp	r5, #12
 8007c72:	bf38      	it	cc
 8007c74:	250c      	movcc	r5, #12
 8007c76:	2d00      	cmp	r5, #0
 8007c78:	4607      	mov	r7, r0
 8007c7a:	db01      	blt.n	8007c80 <_malloc_r+0x1c>
 8007c7c:	42a9      	cmp	r1, r5
 8007c7e:	d905      	bls.n	8007c8c <_malloc_r+0x28>
 8007c80:	230c      	movs	r3, #12
 8007c82:	603b      	str	r3, [r7, #0]
 8007c84:	2600      	movs	r6, #0
 8007c86:	4630      	mov	r0, r6
 8007c88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c8c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d60 <_malloc_r+0xfc>
 8007c90:	f000 f868 	bl	8007d64 <__malloc_lock>
 8007c94:	f8d8 3000 	ldr.w	r3, [r8]
 8007c98:	461c      	mov	r4, r3
 8007c9a:	bb5c      	cbnz	r4, 8007cf4 <_malloc_r+0x90>
 8007c9c:	4629      	mov	r1, r5
 8007c9e:	4638      	mov	r0, r7
 8007ca0:	f7ff ffc0 	bl	8007c24 <sbrk_aligned>
 8007ca4:	1c43      	adds	r3, r0, #1
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	d155      	bne.n	8007d56 <_malloc_r+0xf2>
 8007caa:	f8d8 4000 	ldr.w	r4, [r8]
 8007cae:	4626      	mov	r6, r4
 8007cb0:	2e00      	cmp	r6, #0
 8007cb2:	d145      	bne.n	8007d40 <_malloc_r+0xdc>
 8007cb4:	2c00      	cmp	r4, #0
 8007cb6:	d048      	beq.n	8007d4a <_malloc_r+0xe6>
 8007cb8:	6823      	ldr	r3, [r4, #0]
 8007cba:	4631      	mov	r1, r6
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	eb04 0903 	add.w	r9, r4, r3
 8007cc2:	f000 fc85 	bl	80085d0 <_sbrk_r>
 8007cc6:	4581      	cmp	r9, r0
 8007cc8:	d13f      	bne.n	8007d4a <_malloc_r+0xe6>
 8007cca:	6821      	ldr	r1, [r4, #0]
 8007ccc:	1a6d      	subs	r5, r5, r1
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7ff ffa7 	bl	8007c24 <sbrk_aligned>
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d037      	beq.n	8007d4a <_malloc_r+0xe6>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	442b      	add	r3, r5
 8007cde:	6023      	str	r3, [r4, #0]
 8007ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d038      	beq.n	8007d5a <_malloc_r+0xf6>
 8007ce8:	685a      	ldr	r2, [r3, #4]
 8007cea:	42a2      	cmp	r2, r4
 8007cec:	d12b      	bne.n	8007d46 <_malloc_r+0xe2>
 8007cee:	2200      	movs	r2, #0
 8007cf0:	605a      	str	r2, [r3, #4]
 8007cf2:	e00f      	b.n	8007d14 <_malloc_r+0xb0>
 8007cf4:	6822      	ldr	r2, [r4, #0]
 8007cf6:	1b52      	subs	r2, r2, r5
 8007cf8:	d41f      	bmi.n	8007d3a <_malloc_r+0xd6>
 8007cfa:	2a0b      	cmp	r2, #11
 8007cfc:	d917      	bls.n	8007d2e <_malloc_r+0xca>
 8007cfe:	1961      	adds	r1, r4, r5
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	6025      	str	r5, [r4, #0]
 8007d04:	bf18      	it	ne
 8007d06:	6059      	strne	r1, [r3, #4]
 8007d08:	6863      	ldr	r3, [r4, #4]
 8007d0a:	bf08      	it	eq
 8007d0c:	f8c8 1000 	streq.w	r1, [r8]
 8007d10:	5162      	str	r2, [r4, r5]
 8007d12:	604b      	str	r3, [r1, #4]
 8007d14:	4638      	mov	r0, r7
 8007d16:	f104 060b 	add.w	r6, r4, #11
 8007d1a:	f000 f829 	bl	8007d70 <__malloc_unlock>
 8007d1e:	f026 0607 	bic.w	r6, r6, #7
 8007d22:	1d23      	adds	r3, r4, #4
 8007d24:	1af2      	subs	r2, r6, r3
 8007d26:	d0ae      	beq.n	8007c86 <_malloc_r+0x22>
 8007d28:	1b9b      	subs	r3, r3, r6
 8007d2a:	50a3      	str	r3, [r4, r2]
 8007d2c:	e7ab      	b.n	8007c86 <_malloc_r+0x22>
 8007d2e:	42a3      	cmp	r3, r4
 8007d30:	6862      	ldr	r2, [r4, #4]
 8007d32:	d1dd      	bne.n	8007cf0 <_malloc_r+0x8c>
 8007d34:	f8c8 2000 	str.w	r2, [r8]
 8007d38:	e7ec      	b.n	8007d14 <_malloc_r+0xb0>
 8007d3a:	4623      	mov	r3, r4
 8007d3c:	6864      	ldr	r4, [r4, #4]
 8007d3e:	e7ac      	b.n	8007c9a <_malloc_r+0x36>
 8007d40:	4634      	mov	r4, r6
 8007d42:	6876      	ldr	r6, [r6, #4]
 8007d44:	e7b4      	b.n	8007cb0 <_malloc_r+0x4c>
 8007d46:	4613      	mov	r3, r2
 8007d48:	e7cc      	b.n	8007ce4 <_malloc_r+0x80>
 8007d4a:	230c      	movs	r3, #12
 8007d4c:	603b      	str	r3, [r7, #0]
 8007d4e:	4638      	mov	r0, r7
 8007d50:	f000 f80e 	bl	8007d70 <__malloc_unlock>
 8007d54:	e797      	b.n	8007c86 <_malloc_r+0x22>
 8007d56:	6025      	str	r5, [r4, #0]
 8007d58:	e7dc      	b.n	8007d14 <_malloc_r+0xb0>
 8007d5a:	605b      	str	r3, [r3, #4]
 8007d5c:	deff      	udf	#255	; 0xff
 8007d5e:	bf00      	nop
 8007d60:	20000520 	.word	0x20000520

08007d64 <__malloc_lock>:
 8007d64:	4801      	ldr	r0, [pc, #4]	; (8007d6c <__malloc_lock+0x8>)
 8007d66:	f7ff b87e 	b.w	8006e66 <__retarget_lock_acquire_recursive>
 8007d6a:	bf00      	nop
 8007d6c:	2000051c 	.word	0x2000051c

08007d70 <__malloc_unlock>:
 8007d70:	4801      	ldr	r0, [pc, #4]	; (8007d78 <__malloc_unlock+0x8>)
 8007d72:	f7ff b879 	b.w	8006e68 <__retarget_lock_release_recursive>
 8007d76:	bf00      	nop
 8007d78:	2000051c 	.word	0x2000051c

08007d7c <_Balloc>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	69c6      	ldr	r6, [r0, #28]
 8007d80:	4604      	mov	r4, r0
 8007d82:	460d      	mov	r5, r1
 8007d84:	b976      	cbnz	r6, 8007da4 <_Balloc+0x28>
 8007d86:	2010      	movs	r0, #16
 8007d88:	f7ff ff44 	bl	8007c14 <malloc>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	61e0      	str	r0, [r4, #28]
 8007d90:	b920      	cbnz	r0, 8007d9c <_Balloc+0x20>
 8007d92:	4b18      	ldr	r3, [pc, #96]	; (8007df4 <_Balloc+0x78>)
 8007d94:	4818      	ldr	r0, [pc, #96]	; (8007df8 <_Balloc+0x7c>)
 8007d96:	216b      	movs	r1, #107	; 0x6b
 8007d98:	f000 fc2a 	bl	80085f0 <__assert_func>
 8007d9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007da0:	6006      	str	r6, [r0, #0]
 8007da2:	60c6      	str	r6, [r0, #12]
 8007da4:	69e6      	ldr	r6, [r4, #28]
 8007da6:	68f3      	ldr	r3, [r6, #12]
 8007da8:	b183      	cbz	r3, 8007dcc <_Balloc+0x50>
 8007daa:	69e3      	ldr	r3, [r4, #28]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007db2:	b9b8      	cbnz	r0, 8007de4 <_Balloc+0x68>
 8007db4:	2101      	movs	r1, #1
 8007db6:	fa01 f605 	lsl.w	r6, r1, r5
 8007dba:	1d72      	adds	r2, r6, #5
 8007dbc:	0092      	lsls	r2, r2, #2
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f000 fc34 	bl	800862c <_calloc_r>
 8007dc4:	b160      	cbz	r0, 8007de0 <_Balloc+0x64>
 8007dc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007dca:	e00e      	b.n	8007dea <_Balloc+0x6e>
 8007dcc:	2221      	movs	r2, #33	; 0x21
 8007dce:	2104      	movs	r1, #4
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	f000 fc2b 	bl	800862c <_calloc_r>
 8007dd6:	69e3      	ldr	r3, [r4, #28]
 8007dd8:	60f0      	str	r0, [r6, #12]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1e4      	bne.n	8007daa <_Balloc+0x2e>
 8007de0:	2000      	movs	r0, #0
 8007de2:	bd70      	pop	{r4, r5, r6, pc}
 8007de4:	6802      	ldr	r2, [r0, #0]
 8007de6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007dea:	2300      	movs	r3, #0
 8007dec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007df0:	e7f7      	b.n	8007de2 <_Balloc+0x66>
 8007df2:	bf00      	nop
 8007df4:	08008cf9 	.word	0x08008cf9
 8007df8:	08008d79 	.word	0x08008d79

08007dfc <_Bfree>:
 8007dfc:	b570      	push	{r4, r5, r6, lr}
 8007dfe:	69c6      	ldr	r6, [r0, #28]
 8007e00:	4605      	mov	r5, r0
 8007e02:	460c      	mov	r4, r1
 8007e04:	b976      	cbnz	r6, 8007e24 <_Bfree+0x28>
 8007e06:	2010      	movs	r0, #16
 8007e08:	f7ff ff04 	bl	8007c14 <malloc>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	61e8      	str	r0, [r5, #28]
 8007e10:	b920      	cbnz	r0, 8007e1c <_Bfree+0x20>
 8007e12:	4b09      	ldr	r3, [pc, #36]	; (8007e38 <_Bfree+0x3c>)
 8007e14:	4809      	ldr	r0, [pc, #36]	; (8007e3c <_Bfree+0x40>)
 8007e16:	218f      	movs	r1, #143	; 0x8f
 8007e18:	f000 fbea 	bl	80085f0 <__assert_func>
 8007e1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e20:	6006      	str	r6, [r0, #0]
 8007e22:	60c6      	str	r6, [r0, #12]
 8007e24:	b13c      	cbz	r4, 8007e36 <_Bfree+0x3a>
 8007e26:	69eb      	ldr	r3, [r5, #28]
 8007e28:	6862      	ldr	r2, [r4, #4]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e30:	6021      	str	r1, [r4, #0]
 8007e32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	08008cf9 	.word	0x08008cf9
 8007e3c:	08008d79 	.word	0x08008d79

08007e40 <__multadd>:
 8007e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e44:	690d      	ldr	r5, [r1, #16]
 8007e46:	4607      	mov	r7, r0
 8007e48:	460c      	mov	r4, r1
 8007e4a:	461e      	mov	r6, r3
 8007e4c:	f101 0c14 	add.w	ip, r1, #20
 8007e50:	2000      	movs	r0, #0
 8007e52:	f8dc 3000 	ldr.w	r3, [ip]
 8007e56:	b299      	uxth	r1, r3
 8007e58:	fb02 6101 	mla	r1, r2, r1, r6
 8007e5c:	0c1e      	lsrs	r6, r3, #16
 8007e5e:	0c0b      	lsrs	r3, r1, #16
 8007e60:	fb02 3306 	mla	r3, r2, r6, r3
 8007e64:	b289      	uxth	r1, r1
 8007e66:	3001      	adds	r0, #1
 8007e68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e6c:	4285      	cmp	r5, r0
 8007e6e:	f84c 1b04 	str.w	r1, [ip], #4
 8007e72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e76:	dcec      	bgt.n	8007e52 <__multadd+0x12>
 8007e78:	b30e      	cbz	r6, 8007ebe <__multadd+0x7e>
 8007e7a:	68a3      	ldr	r3, [r4, #8]
 8007e7c:	42ab      	cmp	r3, r5
 8007e7e:	dc19      	bgt.n	8007eb4 <__multadd+0x74>
 8007e80:	6861      	ldr	r1, [r4, #4]
 8007e82:	4638      	mov	r0, r7
 8007e84:	3101      	adds	r1, #1
 8007e86:	f7ff ff79 	bl	8007d7c <_Balloc>
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	b928      	cbnz	r0, 8007e9a <__multadd+0x5a>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	4b0c      	ldr	r3, [pc, #48]	; (8007ec4 <__multadd+0x84>)
 8007e92:	480d      	ldr	r0, [pc, #52]	; (8007ec8 <__multadd+0x88>)
 8007e94:	21ba      	movs	r1, #186	; 0xba
 8007e96:	f000 fbab 	bl	80085f0 <__assert_func>
 8007e9a:	6922      	ldr	r2, [r4, #16]
 8007e9c:	3202      	adds	r2, #2
 8007e9e:	f104 010c 	add.w	r1, r4, #12
 8007ea2:	0092      	lsls	r2, r2, #2
 8007ea4:	300c      	adds	r0, #12
 8007ea6:	f7fe ffe0 	bl	8006e6a <memcpy>
 8007eaa:	4621      	mov	r1, r4
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff ffa5 	bl	8007dfc <_Bfree>
 8007eb2:	4644      	mov	r4, r8
 8007eb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007eb8:	3501      	adds	r5, #1
 8007eba:	615e      	str	r6, [r3, #20]
 8007ebc:	6125      	str	r5, [r4, #16]
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec4:	08008d68 	.word	0x08008d68
 8007ec8:	08008d79 	.word	0x08008d79

08007ecc <__hi0bits>:
 8007ecc:	0c03      	lsrs	r3, r0, #16
 8007ece:	041b      	lsls	r3, r3, #16
 8007ed0:	b9d3      	cbnz	r3, 8007f08 <__hi0bits+0x3c>
 8007ed2:	0400      	lsls	r0, r0, #16
 8007ed4:	2310      	movs	r3, #16
 8007ed6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007eda:	bf04      	itt	eq
 8007edc:	0200      	lsleq	r0, r0, #8
 8007ede:	3308      	addeq	r3, #8
 8007ee0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007ee4:	bf04      	itt	eq
 8007ee6:	0100      	lsleq	r0, r0, #4
 8007ee8:	3304      	addeq	r3, #4
 8007eea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007eee:	bf04      	itt	eq
 8007ef0:	0080      	lsleq	r0, r0, #2
 8007ef2:	3302      	addeq	r3, #2
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	db05      	blt.n	8007f04 <__hi0bits+0x38>
 8007ef8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007efc:	f103 0301 	add.w	r3, r3, #1
 8007f00:	bf08      	it	eq
 8007f02:	2320      	moveq	r3, #32
 8007f04:	4618      	mov	r0, r3
 8007f06:	4770      	bx	lr
 8007f08:	2300      	movs	r3, #0
 8007f0a:	e7e4      	b.n	8007ed6 <__hi0bits+0xa>

08007f0c <__lo0bits>:
 8007f0c:	6803      	ldr	r3, [r0, #0]
 8007f0e:	f013 0207 	ands.w	r2, r3, #7
 8007f12:	d00c      	beq.n	8007f2e <__lo0bits+0x22>
 8007f14:	07d9      	lsls	r1, r3, #31
 8007f16:	d422      	bmi.n	8007f5e <__lo0bits+0x52>
 8007f18:	079a      	lsls	r2, r3, #30
 8007f1a:	bf49      	itett	mi
 8007f1c:	085b      	lsrmi	r3, r3, #1
 8007f1e:	089b      	lsrpl	r3, r3, #2
 8007f20:	6003      	strmi	r3, [r0, #0]
 8007f22:	2201      	movmi	r2, #1
 8007f24:	bf5c      	itt	pl
 8007f26:	6003      	strpl	r3, [r0, #0]
 8007f28:	2202      	movpl	r2, #2
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4770      	bx	lr
 8007f2e:	b299      	uxth	r1, r3
 8007f30:	b909      	cbnz	r1, 8007f36 <__lo0bits+0x2a>
 8007f32:	0c1b      	lsrs	r3, r3, #16
 8007f34:	2210      	movs	r2, #16
 8007f36:	b2d9      	uxtb	r1, r3
 8007f38:	b909      	cbnz	r1, 8007f3e <__lo0bits+0x32>
 8007f3a:	3208      	adds	r2, #8
 8007f3c:	0a1b      	lsrs	r3, r3, #8
 8007f3e:	0719      	lsls	r1, r3, #28
 8007f40:	bf04      	itt	eq
 8007f42:	091b      	lsreq	r3, r3, #4
 8007f44:	3204      	addeq	r2, #4
 8007f46:	0799      	lsls	r1, r3, #30
 8007f48:	bf04      	itt	eq
 8007f4a:	089b      	lsreq	r3, r3, #2
 8007f4c:	3202      	addeq	r2, #2
 8007f4e:	07d9      	lsls	r1, r3, #31
 8007f50:	d403      	bmi.n	8007f5a <__lo0bits+0x4e>
 8007f52:	085b      	lsrs	r3, r3, #1
 8007f54:	f102 0201 	add.w	r2, r2, #1
 8007f58:	d003      	beq.n	8007f62 <__lo0bits+0x56>
 8007f5a:	6003      	str	r3, [r0, #0]
 8007f5c:	e7e5      	b.n	8007f2a <__lo0bits+0x1e>
 8007f5e:	2200      	movs	r2, #0
 8007f60:	e7e3      	b.n	8007f2a <__lo0bits+0x1e>
 8007f62:	2220      	movs	r2, #32
 8007f64:	e7e1      	b.n	8007f2a <__lo0bits+0x1e>
	...

08007f68 <__i2b>:
 8007f68:	b510      	push	{r4, lr}
 8007f6a:	460c      	mov	r4, r1
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	f7ff ff05 	bl	8007d7c <_Balloc>
 8007f72:	4602      	mov	r2, r0
 8007f74:	b928      	cbnz	r0, 8007f82 <__i2b+0x1a>
 8007f76:	4b05      	ldr	r3, [pc, #20]	; (8007f8c <__i2b+0x24>)
 8007f78:	4805      	ldr	r0, [pc, #20]	; (8007f90 <__i2b+0x28>)
 8007f7a:	f240 1145 	movw	r1, #325	; 0x145
 8007f7e:	f000 fb37 	bl	80085f0 <__assert_func>
 8007f82:	2301      	movs	r3, #1
 8007f84:	6144      	str	r4, [r0, #20]
 8007f86:	6103      	str	r3, [r0, #16]
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	bf00      	nop
 8007f8c:	08008d68 	.word	0x08008d68
 8007f90:	08008d79 	.word	0x08008d79

08007f94 <__multiply>:
 8007f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f98:	4691      	mov	r9, r2
 8007f9a:	690a      	ldr	r2, [r1, #16]
 8007f9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	bfb8      	it	lt
 8007fa4:	460b      	movlt	r3, r1
 8007fa6:	460c      	mov	r4, r1
 8007fa8:	bfbc      	itt	lt
 8007faa:	464c      	movlt	r4, r9
 8007fac:	4699      	movlt	r9, r3
 8007fae:	6927      	ldr	r7, [r4, #16]
 8007fb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007fb4:	68a3      	ldr	r3, [r4, #8]
 8007fb6:	6861      	ldr	r1, [r4, #4]
 8007fb8:	eb07 060a 	add.w	r6, r7, sl
 8007fbc:	42b3      	cmp	r3, r6
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	bfb8      	it	lt
 8007fc2:	3101      	addlt	r1, #1
 8007fc4:	f7ff feda 	bl	8007d7c <_Balloc>
 8007fc8:	b930      	cbnz	r0, 8007fd8 <__multiply+0x44>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	4b44      	ldr	r3, [pc, #272]	; (80080e0 <__multiply+0x14c>)
 8007fce:	4845      	ldr	r0, [pc, #276]	; (80080e4 <__multiply+0x150>)
 8007fd0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007fd4:	f000 fb0c 	bl	80085f0 <__assert_func>
 8007fd8:	f100 0514 	add.w	r5, r0, #20
 8007fdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007fe0:	462b      	mov	r3, r5
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4543      	cmp	r3, r8
 8007fe6:	d321      	bcc.n	800802c <__multiply+0x98>
 8007fe8:	f104 0314 	add.w	r3, r4, #20
 8007fec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ff0:	f109 0314 	add.w	r3, r9, #20
 8007ff4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007ff8:	9202      	str	r2, [sp, #8]
 8007ffa:	1b3a      	subs	r2, r7, r4
 8007ffc:	3a15      	subs	r2, #21
 8007ffe:	f022 0203 	bic.w	r2, r2, #3
 8008002:	3204      	adds	r2, #4
 8008004:	f104 0115 	add.w	r1, r4, #21
 8008008:	428f      	cmp	r7, r1
 800800a:	bf38      	it	cc
 800800c:	2204      	movcc	r2, #4
 800800e:	9201      	str	r2, [sp, #4]
 8008010:	9a02      	ldr	r2, [sp, #8]
 8008012:	9303      	str	r3, [sp, #12]
 8008014:	429a      	cmp	r2, r3
 8008016:	d80c      	bhi.n	8008032 <__multiply+0x9e>
 8008018:	2e00      	cmp	r6, #0
 800801a:	dd03      	ble.n	8008024 <__multiply+0x90>
 800801c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008020:	2b00      	cmp	r3, #0
 8008022:	d05b      	beq.n	80080dc <__multiply+0x148>
 8008024:	6106      	str	r6, [r0, #16]
 8008026:	b005      	add	sp, #20
 8008028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800802c:	f843 2b04 	str.w	r2, [r3], #4
 8008030:	e7d8      	b.n	8007fe4 <__multiply+0x50>
 8008032:	f8b3 a000 	ldrh.w	sl, [r3]
 8008036:	f1ba 0f00 	cmp.w	sl, #0
 800803a:	d024      	beq.n	8008086 <__multiply+0xf2>
 800803c:	f104 0e14 	add.w	lr, r4, #20
 8008040:	46a9      	mov	r9, r5
 8008042:	f04f 0c00 	mov.w	ip, #0
 8008046:	f85e 2b04 	ldr.w	r2, [lr], #4
 800804a:	f8d9 1000 	ldr.w	r1, [r9]
 800804e:	fa1f fb82 	uxth.w	fp, r2
 8008052:	b289      	uxth	r1, r1
 8008054:	fb0a 110b 	mla	r1, sl, fp, r1
 8008058:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800805c:	f8d9 2000 	ldr.w	r2, [r9]
 8008060:	4461      	add	r1, ip
 8008062:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008066:	fb0a c20b 	mla	r2, sl, fp, ip
 800806a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800806e:	b289      	uxth	r1, r1
 8008070:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008074:	4577      	cmp	r7, lr
 8008076:	f849 1b04 	str.w	r1, [r9], #4
 800807a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800807e:	d8e2      	bhi.n	8008046 <__multiply+0xb2>
 8008080:	9a01      	ldr	r2, [sp, #4]
 8008082:	f845 c002 	str.w	ip, [r5, r2]
 8008086:	9a03      	ldr	r2, [sp, #12]
 8008088:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800808c:	3304      	adds	r3, #4
 800808e:	f1b9 0f00 	cmp.w	r9, #0
 8008092:	d021      	beq.n	80080d8 <__multiply+0x144>
 8008094:	6829      	ldr	r1, [r5, #0]
 8008096:	f104 0c14 	add.w	ip, r4, #20
 800809a:	46ae      	mov	lr, r5
 800809c:	f04f 0a00 	mov.w	sl, #0
 80080a0:	f8bc b000 	ldrh.w	fp, [ip]
 80080a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80080a8:	fb09 220b 	mla	r2, r9, fp, r2
 80080ac:	4452      	add	r2, sl
 80080ae:	b289      	uxth	r1, r1
 80080b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80080b4:	f84e 1b04 	str.w	r1, [lr], #4
 80080b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80080bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80080c0:	f8be 1000 	ldrh.w	r1, [lr]
 80080c4:	fb09 110a 	mla	r1, r9, sl, r1
 80080c8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80080cc:	4567      	cmp	r7, ip
 80080ce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80080d2:	d8e5      	bhi.n	80080a0 <__multiply+0x10c>
 80080d4:	9a01      	ldr	r2, [sp, #4]
 80080d6:	50a9      	str	r1, [r5, r2]
 80080d8:	3504      	adds	r5, #4
 80080da:	e799      	b.n	8008010 <__multiply+0x7c>
 80080dc:	3e01      	subs	r6, #1
 80080de:	e79b      	b.n	8008018 <__multiply+0x84>
 80080e0:	08008d68 	.word	0x08008d68
 80080e4:	08008d79 	.word	0x08008d79

080080e8 <__pow5mult>:
 80080e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080ec:	4615      	mov	r5, r2
 80080ee:	f012 0203 	ands.w	r2, r2, #3
 80080f2:	4606      	mov	r6, r0
 80080f4:	460f      	mov	r7, r1
 80080f6:	d007      	beq.n	8008108 <__pow5mult+0x20>
 80080f8:	4c25      	ldr	r4, [pc, #148]	; (8008190 <__pow5mult+0xa8>)
 80080fa:	3a01      	subs	r2, #1
 80080fc:	2300      	movs	r3, #0
 80080fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008102:	f7ff fe9d 	bl	8007e40 <__multadd>
 8008106:	4607      	mov	r7, r0
 8008108:	10ad      	asrs	r5, r5, #2
 800810a:	d03d      	beq.n	8008188 <__pow5mult+0xa0>
 800810c:	69f4      	ldr	r4, [r6, #28]
 800810e:	b97c      	cbnz	r4, 8008130 <__pow5mult+0x48>
 8008110:	2010      	movs	r0, #16
 8008112:	f7ff fd7f 	bl	8007c14 <malloc>
 8008116:	4602      	mov	r2, r0
 8008118:	61f0      	str	r0, [r6, #28]
 800811a:	b928      	cbnz	r0, 8008128 <__pow5mult+0x40>
 800811c:	4b1d      	ldr	r3, [pc, #116]	; (8008194 <__pow5mult+0xac>)
 800811e:	481e      	ldr	r0, [pc, #120]	; (8008198 <__pow5mult+0xb0>)
 8008120:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008124:	f000 fa64 	bl	80085f0 <__assert_func>
 8008128:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800812c:	6004      	str	r4, [r0, #0]
 800812e:	60c4      	str	r4, [r0, #12]
 8008130:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008134:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008138:	b94c      	cbnz	r4, 800814e <__pow5mult+0x66>
 800813a:	f240 2171 	movw	r1, #625	; 0x271
 800813e:	4630      	mov	r0, r6
 8008140:	f7ff ff12 	bl	8007f68 <__i2b>
 8008144:	2300      	movs	r3, #0
 8008146:	f8c8 0008 	str.w	r0, [r8, #8]
 800814a:	4604      	mov	r4, r0
 800814c:	6003      	str	r3, [r0, #0]
 800814e:	f04f 0900 	mov.w	r9, #0
 8008152:	07eb      	lsls	r3, r5, #31
 8008154:	d50a      	bpl.n	800816c <__pow5mult+0x84>
 8008156:	4639      	mov	r1, r7
 8008158:	4622      	mov	r2, r4
 800815a:	4630      	mov	r0, r6
 800815c:	f7ff ff1a 	bl	8007f94 <__multiply>
 8008160:	4639      	mov	r1, r7
 8008162:	4680      	mov	r8, r0
 8008164:	4630      	mov	r0, r6
 8008166:	f7ff fe49 	bl	8007dfc <_Bfree>
 800816a:	4647      	mov	r7, r8
 800816c:	106d      	asrs	r5, r5, #1
 800816e:	d00b      	beq.n	8008188 <__pow5mult+0xa0>
 8008170:	6820      	ldr	r0, [r4, #0]
 8008172:	b938      	cbnz	r0, 8008184 <__pow5mult+0x9c>
 8008174:	4622      	mov	r2, r4
 8008176:	4621      	mov	r1, r4
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff ff0b 	bl	8007f94 <__multiply>
 800817e:	6020      	str	r0, [r4, #0]
 8008180:	f8c0 9000 	str.w	r9, [r0]
 8008184:	4604      	mov	r4, r0
 8008186:	e7e4      	b.n	8008152 <__pow5mult+0x6a>
 8008188:	4638      	mov	r0, r7
 800818a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800818e:	bf00      	nop
 8008190:	08008ec8 	.word	0x08008ec8
 8008194:	08008cf9 	.word	0x08008cf9
 8008198:	08008d79 	.word	0x08008d79

0800819c <__lshift>:
 800819c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081a0:	460c      	mov	r4, r1
 80081a2:	6849      	ldr	r1, [r1, #4]
 80081a4:	6923      	ldr	r3, [r4, #16]
 80081a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081aa:	68a3      	ldr	r3, [r4, #8]
 80081ac:	4607      	mov	r7, r0
 80081ae:	4691      	mov	r9, r2
 80081b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081b4:	f108 0601 	add.w	r6, r8, #1
 80081b8:	42b3      	cmp	r3, r6
 80081ba:	db0b      	blt.n	80081d4 <__lshift+0x38>
 80081bc:	4638      	mov	r0, r7
 80081be:	f7ff fddd 	bl	8007d7c <_Balloc>
 80081c2:	4605      	mov	r5, r0
 80081c4:	b948      	cbnz	r0, 80081da <__lshift+0x3e>
 80081c6:	4602      	mov	r2, r0
 80081c8:	4b28      	ldr	r3, [pc, #160]	; (800826c <__lshift+0xd0>)
 80081ca:	4829      	ldr	r0, [pc, #164]	; (8008270 <__lshift+0xd4>)
 80081cc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80081d0:	f000 fa0e 	bl	80085f0 <__assert_func>
 80081d4:	3101      	adds	r1, #1
 80081d6:	005b      	lsls	r3, r3, #1
 80081d8:	e7ee      	b.n	80081b8 <__lshift+0x1c>
 80081da:	2300      	movs	r3, #0
 80081dc:	f100 0114 	add.w	r1, r0, #20
 80081e0:	f100 0210 	add.w	r2, r0, #16
 80081e4:	4618      	mov	r0, r3
 80081e6:	4553      	cmp	r3, sl
 80081e8:	db33      	blt.n	8008252 <__lshift+0xb6>
 80081ea:	6920      	ldr	r0, [r4, #16]
 80081ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081f0:	f104 0314 	add.w	r3, r4, #20
 80081f4:	f019 091f 	ands.w	r9, r9, #31
 80081f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80081fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008200:	d02b      	beq.n	800825a <__lshift+0xbe>
 8008202:	f1c9 0e20 	rsb	lr, r9, #32
 8008206:	468a      	mov	sl, r1
 8008208:	2200      	movs	r2, #0
 800820a:	6818      	ldr	r0, [r3, #0]
 800820c:	fa00 f009 	lsl.w	r0, r0, r9
 8008210:	4310      	orrs	r0, r2
 8008212:	f84a 0b04 	str.w	r0, [sl], #4
 8008216:	f853 2b04 	ldr.w	r2, [r3], #4
 800821a:	459c      	cmp	ip, r3
 800821c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008220:	d8f3      	bhi.n	800820a <__lshift+0x6e>
 8008222:	ebac 0304 	sub.w	r3, ip, r4
 8008226:	3b15      	subs	r3, #21
 8008228:	f023 0303 	bic.w	r3, r3, #3
 800822c:	3304      	adds	r3, #4
 800822e:	f104 0015 	add.w	r0, r4, #21
 8008232:	4584      	cmp	ip, r0
 8008234:	bf38      	it	cc
 8008236:	2304      	movcc	r3, #4
 8008238:	50ca      	str	r2, [r1, r3]
 800823a:	b10a      	cbz	r2, 8008240 <__lshift+0xa4>
 800823c:	f108 0602 	add.w	r6, r8, #2
 8008240:	3e01      	subs	r6, #1
 8008242:	4638      	mov	r0, r7
 8008244:	612e      	str	r6, [r5, #16]
 8008246:	4621      	mov	r1, r4
 8008248:	f7ff fdd8 	bl	8007dfc <_Bfree>
 800824c:	4628      	mov	r0, r5
 800824e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008252:	f842 0f04 	str.w	r0, [r2, #4]!
 8008256:	3301      	adds	r3, #1
 8008258:	e7c5      	b.n	80081e6 <__lshift+0x4a>
 800825a:	3904      	subs	r1, #4
 800825c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008260:	f841 2f04 	str.w	r2, [r1, #4]!
 8008264:	459c      	cmp	ip, r3
 8008266:	d8f9      	bhi.n	800825c <__lshift+0xc0>
 8008268:	e7ea      	b.n	8008240 <__lshift+0xa4>
 800826a:	bf00      	nop
 800826c:	08008d68 	.word	0x08008d68
 8008270:	08008d79 	.word	0x08008d79

08008274 <__mcmp>:
 8008274:	b530      	push	{r4, r5, lr}
 8008276:	6902      	ldr	r2, [r0, #16]
 8008278:	690c      	ldr	r4, [r1, #16]
 800827a:	1b12      	subs	r2, r2, r4
 800827c:	d10e      	bne.n	800829c <__mcmp+0x28>
 800827e:	f100 0314 	add.w	r3, r0, #20
 8008282:	3114      	adds	r1, #20
 8008284:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008288:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800828c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008290:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008294:	42a5      	cmp	r5, r4
 8008296:	d003      	beq.n	80082a0 <__mcmp+0x2c>
 8008298:	d305      	bcc.n	80082a6 <__mcmp+0x32>
 800829a:	2201      	movs	r2, #1
 800829c:	4610      	mov	r0, r2
 800829e:	bd30      	pop	{r4, r5, pc}
 80082a0:	4283      	cmp	r3, r0
 80082a2:	d3f3      	bcc.n	800828c <__mcmp+0x18>
 80082a4:	e7fa      	b.n	800829c <__mcmp+0x28>
 80082a6:	f04f 32ff 	mov.w	r2, #4294967295
 80082aa:	e7f7      	b.n	800829c <__mcmp+0x28>

080082ac <__mdiff>:
 80082ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b0:	460c      	mov	r4, r1
 80082b2:	4606      	mov	r6, r0
 80082b4:	4611      	mov	r1, r2
 80082b6:	4620      	mov	r0, r4
 80082b8:	4690      	mov	r8, r2
 80082ba:	f7ff ffdb 	bl	8008274 <__mcmp>
 80082be:	1e05      	subs	r5, r0, #0
 80082c0:	d110      	bne.n	80082e4 <__mdiff+0x38>
 80082c2:	4629      	mov	r1, r5
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7ff fd59 	bl	8007d7c <_Balloc>
 80082ca:	b930      	cbnz	r0, 80082da <__mdiff+0x2e>
 80082cc:	4b3a      	ldr	r3, [pc, #232]	; (80083b8 <__mdiff+0x10c>)
 80082ce:	4602      	mov	r2, r0
 80082d0:	f240 2137 	movw	r1, #567	; 0x237
 80082d4:	4839      	ldr	r0, [pc, #228]	; (80083bc <__mdiff+0x110>)
 80082d6:	f000 f98b 	bl	80085f0 <__assert_func>
 80082da:	2301      	movs	r3, #1
 80082dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80082e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e4:	bfa4      	itt	ge
 80082e6:	4643      	movge	r3, r8
 80082e8:	46a0      	movge	r8, r4
 80082ea:	4630      	mov	r0, r6
 80082ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80082f0:	bfa6      	itte	ge
 80082f2:	461c      	movge	r4, r3
 80082f4:	2500      	movge	r5, #0
 80082f6:	2501      	movlt	r5, #1
 80082f8:	f7ff fd40 	bl	8007d7c <_Balloc>
 80082fc:	b920      	cbnz	r0, 8008308 <__mdiff+0x5c>
 80082fe:	4b2e      	ldr	r3, [pc, #184]	; (80083b8 <__mdiff+0x10c>)
 8008300:	4602      	mov	r2, r0
 8008302:	f240 2145 	movw	r1, #581	; 0x245
 8008306:	e7e5      	b.n	80082d4 <__mdiff+0x28>
 8008308:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800830c:	6926      	ldr	r6, [r4, #16]
 800830e:	60c5      	str	r5, [r0, #12]
 8008310:	f104 0914 	add.w	r9, r4, #20
 8008314:	f108 0514 	add.w	r5, r8, #20
 8008318:	f100 0e14 	add.w	lr, r0, #20
 800831c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008320:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008324:	f108 0210 	add.w	r2, r8, #16
 8008328:	46f2      	mov	sl, lr
 800832a:	2100      	movs	r1, #0
 800832c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008330:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008334:	fa11 f88b 	uxtah	r8, r1, fp
 8008338:	b299      	uxth	r1, r3
 800833a:	0c1b      	lsrs	r3, r3, #16
 800833c:	eba8 0801 	sub.w	r8, r8, r1
 8008340:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008344:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008348:	fa1f f888 	uxth.w	r8, r8
 800834c:	1419      	asrs	r1, r3, #16
 800834e:	454e      	cmp	r6, r9
 8008350:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008354:	f84a 3b04 	str.w	r3, [sl], #4
 8008358:	d8e8      	bhi.n	800832c <__mdiff+0x80>
 800835a:	1b33      	subs	r3, r6, r4
 800835c:	3b15      	subs	r3, #21
 800835e:	f023 0303 	bic.w	r3, r3, #3
 8008362:	3304      	adds	r3, #4
 8008364:	3415      	adds	r4, #21
 8008366:	42a6      	cmp	r6, r4
 8008368:	bf38      	it	cc
 800836a:	2304      	movcc	r3, #4
 800836c:	441d      	add	r5, r3
 800836e:	4473      	add	r3, lr
 8008370:	469e      	mov	lr, r3
 8008372:	462e      	mov	r6, r5
 8008374:	4566      	cmp	r6, ip
 8008376:	d30e      	bcc.n	8008396 <__mdiff+0xea>
 8008378:	f10c 0203 	add.w	r2, ip, #3
 800837c:	1b52      	subs	r2, r2, r5
 800837e:	f022 0203 	bic.w	r2, r2, #3
 8008382:	3d03      	subs	r5, #3
 8008384:	45ac      	cmp	ip, r5
 8008386:	bf38      	it	cc
 8008388:	2200      	movcc	r2, #0
 800838a:	4413      	add	r3, r2
 800838c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008390:	b17a      	cbz	r2, 80083b2 <__mdiff+0x106>
 8008392:	6107      	str	r7, [r0, #16]
 8008394:	e7a4      	b.n	80082e0 <__mdiff+0x34>
 8008396:	f856 8b04 	ldr.w	r8, [r6], #4
 800839a:	fa11 f288 	uxtah	r2, r1, r8
 800839e:	1414      	asrs	r4, r2, #16
 80083a0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80083a4:	b292      	uxth	r2, r2
 80083a6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80083aa:	f84e 2b04 	str.w	r2, [lr], #4
 80083ae:	1421      	asrs	r1, r4, #16
 80083b0:	e7e0      	b.n	8008374 <__mdiff+0xc8>
 80083b2:	3f01      	subs	r7, #1
 80083b4:	e7ea      	b.n	800838c <__mdiff+0xe0>
 80083b6:	bf00      	nop
 80083b8:	08008d68 	.word	0x08008d68
 80083bc:	08008d79 	.word	0x08008d79

080083c0 <__d2b>:
 80083c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083c4:	460f      	mov	r7, r1
 80083c6:	2101      	movs	r1, #1
 80083c8:	ec59 8b10 	vmov	r8, r9, d0
 80083cc:	4616      	mov	r6, r2
 80083ce:	f7ff fcd5 	bl	8007d7c <_Balloc>
 80083d2:	4604      	mov	r4, r0
 80083d4:	b930      	cbnz	r0, 80083e4 <__d2b+0x24>
 80083d6:	4602      	mov	r2, r0
 80083d8:	4b24      	ldr	r3, [pc, #144]	; (800846c <__d2b+0xac>)
 80083da:	4825      	ldr	r0, [pc, #148]	; (8008470 <__d2b+0xb0>)
 80083dc:	f240 310f 	movw	r1, #783	; 0x30f
 80083e0:	f000 f906 	bl	80085f0 <__assert_func>
 80083e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80083e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083ec:	bb2d      	cbnz	r5, 800843a <__d2b+0x7a>
 80083ee:	9301      	str	r3, [sp, #4]
 80083f0:	f1b8 0300 	subs.w	r3, r8, #0
 80083f4:	d026      	beq.n	8008444 <__d2b+0x84>
 80083f6:	4668      	mov	r0, sp
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	f7ff fd87 	bl	8007f0c <__lo0bits>
 80083fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008402:	b1e8      	cbz	r0, 8008440 <__d2b+0x80>
 8008404:	f1c0 0320 	rsb	r3, r0, #32
 8008408:	fa02 f303 	lsl.w	r3, r2, r3
 800840c:	430b      	orrs	r3, r1
 800840e:	40c2      	lsrs	r2, r0
 8008410:	6163      	str	r3, [r4, #20]
 8008412:	9201      	str	r2, [sp, #4]
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	61a3      	str	r3, [r4, #24]
 8008418:	2b00      	cmp	r3, #0
 800841a:	bf14      	ite	ne
 800841c:	2202      	movne	r2, #2
 800841e:	2201      	moveq	r2, #1
 8008420:	6122      	str	r2, [r4, #16]
 8008422:	b1bd      	cbz	r5, 8008454 <__d2b+0x94>
 8008424:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008428:	4405      	add	r5, r0
 800842a:	603d      	str	r5, [r7, #0]
 800842c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008430:	6030      	str	r0, [r6, #0]
 8008432:	4620      	mov	r0, r4
 8008434:	b003      	add	sp, #12
 8008436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800843a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800843e:	e7d6      	b.n	80083ee <__d2b+0x2e>
 8008440:	6161      	str	r1, [r4, #20]
 8008442:	e7e7      	b.n	8008414 <__d2b+0x54>
 8008444:	a801      	add	r0, sp, #4
 8008446:	f7ff fd61 	bl	8007f0c <__lo0bits>
 800844a:	9b01      	ldr	r3, [sp, #4]
 800844c:	6163      	str	r3, [r4, #20]
 800844e:	3020      	adds	r0, #32
 8008450:	2201      	movs	r2, #1
 8008452:	e7e5      	b.n	8008420 <__d2b+0x60>
 8008454:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008458:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800845c:	6038      	str	r0, [r7, #0]
 800845e:	6918      	ldr	r0, [r3, #16]
 8008460:	f7ff fd34 	bl	8007ecc <__hi0bits>
 8008464:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008468:	e7e2      	b.n	8008430 <__d2b+0x70>
 800846a:	bf00      	nop
 800846c:	08008d68 	.word	0x08008d68
 8008470:	08008d79 	.word	0x08008d79

08008474 <__sflush_r>:
 8008474:	898a      	ldrh	r2, [r1, #12]
 8008476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800847a:	4605      	mov	r5, r0
 800847c:	0710      	lsls	r0, r2, #28
 800847e:	460c      	mov	r4, r1
 8008480:	d458      	bmi.n	8008534 <__sflush_r+0xc0>
 8008482:	684b      	ldr	r3, [r1, #4]
 8008484:	2b00      	cmp	r3, #0
 8008486:	dc05      	bgt.n	8008494 <__sflush_r+0x20>
 8008488:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800848a:	2b00      	cmp	r3, #0
 800848c:	dc02      	bgt.n	8008494 <__sflush_r+0x20>
 800848e:	2000      	movs	r0, #0
 8008490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008494:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008496:	2e00      	cmp	r6, #0
 8008498:	d0f9      	beq.n	800848e <__sflush_r+0x1a>
 800849a:	2300      	movs	r3, #0
 800849c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084a0:	682f      	ldr	r7, [r5, #0]
 80084a2:	6a21      	ldr	r1, [r4, #32]
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	d032      	beq.n	800850e <__sflush_r+0x9a>
 80084a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	075a      	lsls	r2, r3, #29
 80084ae:	d505      	bpl.n	80084bc <__sflush_r+0x48>
 80084b0:	6863      	ldr	r3, [r4, #4]
 80084b2:	1ac0      	subs	r0, r0, r3
 80084b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084b6:	b10b      	cbz	r3, 80084bc <__sflush_r+0x48>
 80084b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084ba:	1ac0      	subs	r0, r0, r3
 80084bc:	2300      	movs	r3, #0
 80084be:	4602      	mov	r2, r0
 80084c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084c2:	6a21      	ldr	r1, [r4, #32]
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b0      	blx	r6
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	d106      	bne.n	80084dc <__sflush_r+0x68>
 80084ce:	6829      	ldr	r1, [r5, #0]
 80084d0:	291d      	cmp	r1, #29
 80084d2:	d82b      	bhi.n	800852c <__sflush_r+0xb8>
 80084d4:	4a29      	ldr	r2, [pc, #164]	; (800857c <__sflush_r+0x108>)
 80084d6:	410a      	asrs	r2, r1
 80084d8:	07d6      	lsls	r6, r2, #31
 80084da:	d427      	bmi.n	800852c <__sflush_r+0xb8>
 80084dc:	2200      	movs	r2, #0
 80084de:	6062      	str	r2, [r4, #4]
 80084e0:	04d9      	lsls	r1, r3, #19
 80084e2:	6922      	ldr	r2, [r4, #16]
 80084e4:	6022      	str	r2, [r4, #0]
 80084e6:	d504      	bpl.n	80084f2 <__sflush_r+0x7e>
 80084e8:	1c42      	adds	r2, r0, #1
 80084ea:	d101      	bne.n	80084f0 <__sflush_r+0x7c>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b903      	cbnz	r3, 80084f2 <__sflush_r+0x7e>
 80084f0:	6560      	str	r0, [r4, #84]	; 0x54
 80084f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084f4:	602f      	str	r7, [r5, #0]
 80084f6:	2900      	cmp	r1, #0
 80084f8:	d0c9      	beq.n	800848e <__sflush_r+0x1a>
 80084fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084fe:	4299      	cmp	r1, r3
 8008500:	d002      	beq.n	8008508 <__sflush_r+0x94>
 8008502:	4628      	mov	r0, r5
 8008504:	f7ff fb3a 	bl	8007b7c <_free_r>
 8008508:	2000      	movs	r0, #0
 800850a:	6360      	str	r0, [r4, #52]	; 0x34
 800850c:	e7c0      	b.n	8008490 <__sflush_r+0x1c>
 800850e:	2301      	movs	r3, #1
 8008510:	4628      	mov	r0, r5
 8008512:	47b0      	blx	r6
 8008514:	1c41      	adds	r1, r0, #1
 8008516:	d1c8      	bne.n	80084aa <__sflush_r+0x36>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0c5      	beq.n	80084aa <__sflush_r+0x36>
 800851e:	2b1d      	cmp	r3, #29
 8008520:	d001      	beq.n	8008526 <__sflush_r+0xb2>
 8008522:	2b16      	cmp	r3, #22
 8008524:	d101      	bne.n	800852a <__sflush_r+0xb6>
 8008526:	602f      	str	r7, [r5, #0]
 8008528:	e7b1      	b.n	800848e <__sflush_r+0x1a>
 800852a:	89a3      	ldrh	r3, [r4, #12]
 800852c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008530:	81a3      	strh	r3, [r4, #12]
 8008532:	e7ad      	b.n	8008490 <__sflush_r+0x1c>
 8008534:	690f      	ldr	r7, [r1, #16]
 8008536:	2f00      	cmp	r7, #0
 8008538:	d0a9      	beq.n	800848e <__sflush_r+0x1a>
 800853a:	0793      	lsls	r3, r2, #30
 800853c:	680e      	ldr	r6, [r1, #0]
 800853e:	bf08      	it	eq
 8008540:	694b      	ldreq	r3, [r1, #20]
 8008542:	600f      	str	r7, [r1, #0]
 8008544:	bf18      	it	ne
 8008546:	2300      	movne	r3, #0
 8008548:	eba6 0807 	sub.w	r8, r6, r7
 800854c:	608b      	str	r3, [r1, #8]
 800854e:	f1b8 0f00 	cmp.w	r8, #0
 8008552:	dd9c      	ble.n	800848e <__sflush_r+0x1a>
 8008554:	6a21      	ldr	r1, [r4, #32]
 8008556:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008558:	4643      	mov	r3, r8
 800855a:	463a      	mov	r2, r7
 800855c:	4628      	mov	r0, r5
 800855e:	47b0      	blx	r6
 8008560:	2800      	cmp	r0, #0
 8008562:	dc06      	bgt.n	8008572 <__sflush_r+0xfe>
 8008564:	89a3      	ldrh	r3, [r4, #12]
 8008566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800856a:	81a3      	strh	r3, [r4, #12]
 800856c:	f04f 30ff 	mov.w	r0, #4294967295
 8008570:	e78e      	b.n	8008490 <__sflush_r+0x1c>
 8008572:	4407      	add	r7, r0
 8008574:	eba8 0800 	sub.w	r8, r8, r0
 8008578:	e7e9      	b.n	800854e <__sflush_r+0xda>
 800857a:	bf00      	nop
 800857c:	dfbffffe 	.word	0xdfbffffe

08008580 <_fflush_r>:
 8008580:	b538      	push	{r3, r4, r5, lr}
 8008582:	690b      	ldr	r3, [r1, #16]
 8008584:	4605      	mov	r5, r0
 8008586:	460c      	mov	r4, r1
 8008588:	b913      	cbnz	r3, 8008590 <_fflush_r+0x10>
 800858a:	2500      	movs	r5, #0
 800858c:	4628      	mov	r0, r5
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	b118      	cbz	r0, 800859a <_fflush_r+0x1a>
 8008592:	6a03      	ldr	r3, [r0, #32]
 8008594:	b90b      	cbnz	r3, 800859a <_fflush_r+0x1a>
 8008596:	f7fe fb6f 	bl	8006c78 <__sinit>
 800859a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0f3      	beq.n	800858a <_fflush_r+0xa>
 80085a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085a4:	07d0      	lsls	r0, r2, #31
 80085a6:	d404      	bmi.n	80085b2 <_fflush_r+0x32>
 80085a8:	0599      	lsls	r1, r3, #22
 80085aa:	d402      	bmi.n	80085b2 <_fflush_r+0x32>
 80085ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085ae:	f7fe fc5a 	bl	8006e66 <__retarget_lock_acquire_recursive>
 80085b2:	4628      	mov	r0, r5
 80085b4:	4621      	mov	r1, r4
 80085b6:	f7ff ff5d 	bl	8008474 <__sflush_r>
 80085ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085bc:	07da      	lsls	r2, r3, #31
 80085be:	4605      	mov	r5, r0
 80085c0:	d4e4      	bmi.n	800858c <_fflush_r+0xc>
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	059b      	lsls	r3, r3, #22
 80085c6:	d4e1      	bmi.n	800858c <_fflush_r+0xc>
 80085c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085ca:	f7fe fc4d 	bl	8006e68 <__retarget_lock_release_recursive>
 80085ce:	e7dd      	b.n	800858c <_fflush_r+0xc>

080085d0 <_sbrk_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	4d06      	ldr	r5, [pc, #24]	; (80085ec <_sbrk_r+0x1c>)
 80085d4:	2300      	movs	r3, #0
 80085d6:	4604      	mov	r4, r0
 80085d8:	4608      	mov	r0, r1
 80085da:	602b      	str	r3, [r5, #0]
 80085dc:	f7f9 facc 	bl	8001b78 <_sbrk>
 80085e0:	1c43      	adds	r3, r0, #1
 80085e2:	d102      	bne.n	80085ea <_sbrk_r+0x1a>
 80085e4:	682b      	ldr	r3, [r5, #0]
 80085e6:	b103      	cbz	r3, 80085ea <_sbrk_r+0x1a>
 80085e8:	6023      	str	r3, [r4, #0]
 80085ea:	bd38      	pop	{r3, r4, r5, pc}
 80085ec:	20000518 	.word	0x20000518

080085f0 <__assert_func>:
 80085f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085f2:	4614      	mov	r4, r2
 80085f4:	461a      	mov	r2, r3
 80085f6:	4b09      	ldr	r3, [pc, #36]	; (800861c <__assert_func+0x2c>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4605      	mov	r5, r0
 80085fc:	68d8      	ldr	r0, [r3, #12]
 80085fe:	b14c      	cbz	r4, 8008614 <__assert_func+0x24>
 8008600:	4b07      	ldr	r3, [pc, #28]	; (8008620 <__assert_func+0x30>)
 8008602:	9100      	str	r1, [sp, #0]
 8008604:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008608:	4906      	ldr	r1, [pc, #24]	; (8008624 <__assert_func+0x34>)
 800860a:	462b      	mov	r3, r5
 800860c:	f000 f844 	bl	8008698 <fiprintf>
 8008610:	f000 f854 	bl	80086bc <abort>
 8008614:	4b04      	ldr	r3, [pc, #16]	; (8008628 <__assert_func+0x38>)
 8008616:	461c      	mov	r4, r3
 8008618:	e7f3      	b.n	8008602 <__assert_func+0x12>
 800861a:	bf00      	nop
 800861c:	20000064 	.word	0x20000064
 8008620:	08008ede 	.word	0x08008ede
 8008624:	08008eeb 	.word	0x08008eeb
 8008628:	08008f19 	.word	0x08008f19

0800862c <_calloc_r>:
 800862c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800862e:	fba1 2402 	umull	r2, r4, r1, r2
 8008632:	b94c      	cbnz	r4, 8008648 <_calloc_r+0x1c>
 8008634:	4611      	mov	r1, r2
 8008636:	9201      	str	r2, [sp, #4]
 8008638:	f7ff fb14 	bl	8007c64 <_malloc_r>
 800863c:	9a01      	ldr	r2, [sp, #4]
 800863e:	4605      	mov	r5, r0
 8008640:	b930      	cbnz	r0, 8008650 <_calloc_r+0x24>
 8008642:	4628      	mov	r0, r5
 8008644:	b003      	add	sp, #12
 8008646:	bd30      	pop	{r4, r5, pc}
 8008648:	220c      	movs	r2, #12
 800864a:	6002      	str	r2, [r0, #0]
 800864c:	2500      	movs	r5, #0
 800864e:	e7f8      	b.n	8008642 <_calloc_r+0x16>
 8008650:	4621      	mov	r1, r4
 8008652:	f7fe fb8a 	bl	8006d6a <memset>
 8008656:	e7f4      	b.n	8008642 <_calloc_r+0x16>

08008658 <__ascii_mbtowc>:
 8008658:	b082      	sub	sp, #8
 800865a:	b901      	cbnz	r1, 800865e <__ascii_mbtowc+0x6>
 800865c:	a901      	add	r1, sp, #4
 800865e:	b142      	cbz	r2, 8008672 <__ascii_mbtowc+0x1a>
 8008660:	b14b      	cbz	r3, 8008676 <__ascii_mbtowc+0x1e>
 8008662:	7813      	ldrb	r3, [r2, #0]
 8008664:	600b      	str	r3, [r1, #0]
 8008666:	7812      	ldrb	r2, [r2, #0]
 8008668:	1e10      	subs	r0, r2, #0
 800866a:	bf18      	it	ne
 800866c:	2001      	movne	r0, #1
 800866e:	b002      	add	sp, #8
 8008670:	4770      	bx	lr
 8008672:	4610      	mov	r0, r2
 8008674:	e7fb      	b.n	800866e <__ascii_mbtowc+0x16>
 8008676:	f06f 0001 	mvn.w	r0, #1
 800867a:	e7f8      	b.n	800866e <__ascii_mbtowc+0x16>

0800867c <__ascii_wctomb>:
 800867c:	b149      	cbz	r1, 8008692 <__ascii_wctomb+0x16>
 800867e:	2aff      	cmp	r2, #255	; 0xff
 8008680:	bf85      	ittet	hi
 8008682:	238a      	movhi	r3, #138	; 0x8a
 8008684:	6003      	strhi	r3, [r0, #0]
 8008686:	700a      	strbls	r2, [r1, #0]
 8008688:	f04f 30ff 	movhi.w	r0, #4294967295
 800868c:	bf98      	it	ls
 800868e:	2001      	movls	r0, #1
 8008690:	4770      	bx	lr
 8008692:	4608      	mov	r0, r1
 8008694:	4770      	bx	lr
	...

08008698 <fiprintf>:
 8008698:	b40e      	push	{r1, r2, r3}
 800869a:	b503      	push	{r0, r1, lr}
 800869c:	4601      	mov	r1, r0
 800869e:	ab03      	add	r3, sp, #12
 80086a0:	4805      	ldr	r0, [pc, #20]	; (80086b8 <fiprintf+0x20>)
 80086a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a6:	6800      	ldr	r0, [r0, #0]
 80086a8:	9301      	str	r3, [sp, #4]
 80086aa:	f000 f837 	bl	800871c <_vfiprintf_r>
 80086ae:	b002      	add	sp, #8
 80086b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80086b4:	b003      	add	sp, #12
 80086b6:	4770      	bx	lr
 80086b8:	20000064 	.word	0x20000064

080086bc <abort>:
 80086bc:	b508      	push	{r3, lr}
 80086be:	2006      	movs	r0, #6
 80086c0:	f000 fa04 	bl	8008acc <raise>
 80086c4:	2001      	movs	r0, #1
 80086c6:	f7f9 f9df 	bl	8001a88 <_exit>

080086ca <__sfputc_r>:
 80086ca:	6893      	ldr	r3, [r2, #8]
 80086cc:	3b01      	subs	r3, #1
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	b410      	push	{r4}
 80086d2:	6093      	str	r3, [r2, #8]
 80086d4:	da08      	bge.n	80086e8 <__sfputc_r+0x1e>
 80086d6:	6994      	ldr	r4, [r2, #24]
 80086d8:	42a3      	cmp	r3, r4
 80086da:	db01      	blt.n	80086e0 <__sfputc_r+0x16>
 80086dc:	290a      	cmp	r1, #10
 80086de:	d103      	bne.n	80086e8 <__sfputc_r+0x1e>
 80086e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086e4:	f000 b934 	b.w	8008950 <__swbuf_r>
 80086e8:	6813      	ldr	r3, [r2, #0]
 80086ea:	1c58      	adds	r0, r3, #1
 80086ec:	6010      	str	r0, [r2, #0]
 80086ee:	7019      	strb	r1, [r3, #0]
 80086f0:	4608      	mov	r0, r1
 80086f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <__sfputs_r>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	4606      	mov	r6, r0
 80086fc:	460f      	mov	r7, r1
 80086fe:	4614      	mov	r4, r2
 8008700:	18d5      	adds	r5, r2, r3
 8008702:	42ac      	cmp	r4, r5
 8008704:	d101      	bne.n	800870a <__sfputs_r+0x12>
 8008706:	2000      	movs	r0, #0
 8008708:	e007      	b.n	800871a <__sfputs_r+0x22>
 800870a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800870e:	463a      	mov	r2, r7
 8008710:	4630      	mov	r0, r6
 8008712:	f7ff ffda 	bl	80086ca <__sfputc_r>
 8008716:	1c43      	adds	r3, r0, #1
 8008718:	d1f3      	bne.n	8008702 <__sfputs_r+0xa>
 800871a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800871c <_vfiprintf_r>:
 800871c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008720:	460d      	mov	r5, r1
 8008722:	b09d      	sub	sp, #116	; 0x74
 8008724:	4614      	mov	r4, r2
 8008726:	4698      	mov	r8, r3
 8008728:	4606      	mov	r6, r0
 800872a:	b118      	cbz	r0, 8008734 <_vfiprintf_r+0x18>
 800872c:	6a03      	ldr	r3, [r0, #32]
 800872e:	b90b      	cbnz	r3, 8008734 <_vfiprintf_r+0x18>
 8008730:	f7fe faa2 	bl	8006c78 <__sinit>
 8008734:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008736:	07d9      	lsls	r1, r3, #31
 8008738:	d405      	bmi.n	8008746 <_vfiprintf_r+0x2a>
 800873a:	89ab      	ldrh	r3, [r5, #12]
 800873c:	059a      	lsls	r2, r3, #22
 800873e:	d402      	bmi.n	8008746 <_vfiprintf_r+0x2a>
 8008740:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008742:	f7fe fb90 	bl	8006e66 <__retarget_lock_acquire_recursive>
 8008746:	89ab      	ldrh	r3, [r5, #12]
 8008748:	071b      	lsls	r3, r3, #28
 800874a:	d501      	bpl.n	8008750 <_vfiprintf_r+0x34>
 800874c:	692b      	ldr	r3, [r5, #16]
 800874e:	b99b      	cbnz	r3, 8008778 <_vfiprintf_r+0x5c>
 8008750:	4629      	mov	r1, r5
 8008752:	4630      	mov	r0, r6
 8008754:	f000 f93a 	bl	80089cc <__swsetup_r>
 8008758:	b170      	cbz	r0, 8008778 <_vfiprintf_r+0x5c>
 800875a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800875c:	07dc      	lsls	r4, r3, #31
 800875e:	d504      	bpl.n	800876a <_vfiprintf_r+0x4e>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	b01d      	add	sp, #116	; 0x74
 8008766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800876a:	89ab      	ldrh	r3, [r5, #12]
 800876c:	0598      	lsls	r0, r3, #22
 800876e:	d4f7      	bmi.n	8008760 <_vfiprintf_r+0x44>
 8008770:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008772:	f7fe fb79 	bl	8006e68 <__retarget_lock_release_recursive>
 8008776:	e7f3      	b.n	8008760 <_vfiprintf_r+0x44>
 8008778:	2300      	movs	r3, #0
 800877a:	9309      	str	r3, [sp, #36]	; 0x24
 800877c:	2320      	movs	r3, #32
 800877e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008782:	f8cd 800c 	str.w	r8, [sp, #12]
 8008786:	2330      	movs	r3, #48	; 0x30
 8008788:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800893c <_vfiprintf_r+0x220>
 800878c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008790:	f04f 0901 	mov.w	r9, #1
 8008794:	4623      	mov	r3, r4
 8008796:	469a      	mov	sl, r3
 8008798:	f813 2b01 	ldrb.w	r2, [r3], #1
 800879c:	b10a      	cbz	r2, 80087a2 <_vfiprintf_r+0x86>
 800879e:	2a25      	cmp	r2, #37	; 0x25
 80087a0:	d1f9      	bne.n	8008796 <_vfiprintf_r+0x7a>
 80087a2:	ebba 0b04 	subs.w	fp, sl, r4
 80087a6:	d00b      	beq.n	80087c0 <_vfiprintf_r+0xa4>
 80087a8:	465b      	mov	r3, fp
 80087aa:	4622      	mov	r2, r4
 80087ac:	4629      	mov	r1, r5
 80087ae:	4630      	mov	r0, r6
 80087b0:	f7ff ffa2 	bl	80086f8 <__sfputs_r>
 80087b4:	3001      	adds	r0, #1
 80087b6:	f000 80a9 	beq.w	800890c <_vfiprintf_r+0x1f0>
 80087ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087bc:	445a      	add	r2, fp
 80087be:	9209      	str	r2, [sp, #36]	; 0x24
 80087c0:	f89a 3000 	ldrb.w	r3, [sl]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f000 80a1 	beq.w	800890c <_vfiprintf_r+0x1f0>
 80087ca:	2300      	movs	r3, #0
 80087cc:	f04f 32ff 	mov.w	r2, #4294967295
 80087d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087d4:	f10a 0a01 	add.w	sl, sl, #1
 80087d8:	9304      	str	r3, [sp, #16]
 80087da:	9307      	str	r3, [sp, #28]
 80087dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087e0:	931a      	str	r3, [sp, #104]	; 0x68
 80087e2:	4654      	mov	r4, sl
 80087e4:	2205      	movs	r2, #5
 80087e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ea:	4854      	ldr	r0, [pc, #336]	; (800893c <_vfiprintf_r+0x220>)
 80087ec:	f7f7 fd18 	bl	8000220 <memchr>
 80087f0:	9a04      	ldr	r2, [sp, #16]
 80087f2:	b9d8      	cbnz	r0, 800882c <_vfiprintf_r+0x110>
 80087f4:	06d1      	lsls	r1, r2, #27
 80087f6:	bf44      	itt	mi
 80087f8:	2320      	movmi	r3, #32
 80087fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087fe:	0713      	lsls	r3, r2, #28
 8008800:	bf44      	itt	mi
 8008802:	232b      	movmi	r3, #43	; 0x2b
 8008804:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008808:	f89a 3000 	ldrb.w	r3, [sl]
 800880c:	2b2a      	cmp	r3, #42	; 0x2a
 800880e:	d015      	beq.n	800883c <_vfiprintf_r+0x120>
 8008810:	9a07      	ldr	r2, [sp, #28]
 8008812:	4654      	mov	r4, sl
 8008814:	2000      	movs	r0, #0
 8008816:	f04f 0c0a 	mov.w	ip, #10
 800881a:	4621      	mov	r1, r4
 800881c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008820:	3b30      	subs	r3, #48	; 0x30
 8008822:	2b09      	cmp	r3, #9
 8008824:	d94d      	bls.n	80088c2 <_vfiprintf_r+0x1a6>
 8008826:	b1b0      	cbz	r0, 8008856 <_vfiprintf_r+0x13a>
 8008828:	9207      	str	r2, [sp, #28]
 800882a:	e014      	b.n	8008856 <_vfiprintf_r+0x13a>
 800882c:	eba0 0308 	sub.w	r3, r0, r8
 8008830:	fa09 f303 	lsl.w	r3, r9, r3
 8008834:	4313      	orrs	r3, r2
 8008836:	9304      	str	r3, [sp, #16]
 8008838:	46a2      	mov	sl, r4
 800883a:	e7d2      	b.n	80087e2 <_vfiprintf_r+0xc6>
 800883c:	9b03      	ldr	r3, [sp, #12]
 800883e:	1d19      	adds	r1, r3, #4
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	9103      	str	r1, [sp, #12]
 8008844:	2b00      	cmp	r3, #0
 8008846:	bfbb      	ittet	lt
 8008848:	425b      	neglt	r3, r3
 800884a:	f042 0202 	orrlt.w	r2, r2, #2
 800884e:	9307      	strge	r3, [sp, #28]
 8008850:	9307      	strlt	r3, [sp, #28]
 8008852:	bfb8      	it	lt
 8008854:	9204      	strlt	r2, [sp, #16]
 8008856:	7823      	ldrb	r3, [r4, #0]
 8008858:	2b2e      	cmp	r3, #46	; 0x2e
 800885a:	d10c      	bne.n	8008876 <_vfiprintf_r+0x15a>
 800885c:	7863      	ldrb	r3, [r4, #1]
 800885e:	2b2a      	cmp	r3, #42	; 0x2a
 8008860:	d134      	bne.n	80088cc <_vfiprintf_r+0x1b0>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	1d1a      	adds	r2, r3, #4
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	9203      	str	r2, [sp, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	bfb8      	it	lt
 800886e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008872:	3402      	adds	r4, #2
 8008874:	9305      	str	r3, [sp, #20]
 8008876:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800894c <_vfiprintf_r+0x230>
 800887a:	7821      	ldrb	r1, [r4, #0]
 800887c:	2203      	movs	r2, #3
 800887e:	4650      	mov	r0, sl
 8008880:	f7f7 fcce 	bl	8000220 <memchr>
 8008884:	b138      	cbz	r0, 8008896 <_vfiprintf_r+0x17a>
 8008886:	9b04      	ldr	r3, [sp, #16]
 8008888:	eba0 000a 	sub.w	r0, r0, sl
 800888c:	2240      	movs	r2, #64	; 0x40
 800888e:	4082      	lsls	r2, r0
 8008890:	4313      	orrs	r3, r2
 8008892:	3401      	adds	r4, #1
 8008894:	9304      	str	r3, [sp, #16]
 8008896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800889a:	4829      	ldr	r0, [pc, #164]	; (8008940 <_vfiprintf_r+0x224>)
 800889c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088a0:	2206      	movs	r2, #6
 80088a2:	f7f7 fcbd 	bl	8000220 <memchr>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d03f      	beq.n	800892a <_vfiprintf_r+0x20e>
 80088aa:	4b26      	ldr	r3, [pc, #152]	; (8008944 <_vfiprintf_r+0x228>)
 80088ac:	bb1b      	cbnz	r3, 80088f6 <_vfiprintf_r+0x1da>
 80088ae:	9b03      	ldr	r3, [sp, #12]
 80088b0:	3307      	adds	r3, #7
 80088b2:	f023 0307 	bic.w	r3, r3, #7
 80088b6:	3308      	adds	r3, #8
 80088b8:	9303      	str	r3, [sp, #12]
 80088ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088bc:	443b      	add	r3, r7
 80088be:	9309      	str	r3, [sp, #36]	; 0x24
 80088c0:	e768      	b.n	8008794 <_vfiprintf_r+0x78>
 80088c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80088c6:	460c      	mov	r4, r1
 80088c8:	2001      	movs	r0, #1
 80088ca:	e7a6      	b.n	800881a <_vfiprintf_r+0xfe>
 80088cc:	2300      	movs	r3, #0
 80088ce:	3401      	adds	r4, #1
 80088d0:	9305      	str	r3, [sp, #20]
 80088d2:	4619      	mov	r1, r3
 80088d4:	f04f 0c0a 	mov.w	ip, #10
 80088d8:	4620      	mov	r0, r4
 80088da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088de:	3a30      	subs	r2, #48	; 0x30
 80088e0:	2a09      	cmp	r2, #9
 80088e2:	d903      	bls.n	80088ec <_vfiprintf_r+0x1d0>
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d0c6      	beq.n	8008876 <_vfiprintf_r+0x15a>
 80088e8:	9105      	str	r1, [sp, #20]
 80088ea:	e7c4      	b.n	8008876 <_vfiprintf_r+0x15a>
 80088ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80088f0:	4604      	mov	r4, r0
 80088f2:	2301      	movs	r3, #1
 80088f4:	e7f0      	b.n	80088d8 <_vfiprintf_r+0x1bc>
 80088f6:	ab03      	add	r3, sp, #12
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	462a      	mov	r2, r5
 80088fc:	4b12      	ldr	r3, [pc, #72]	; (8008948 <_vfiprintf_r+0x22c>)
 80088fe:	a904      	add	r1, sp, #16
 8008900:	4630      	mov	r0, r6
 8008902:	f7fd fd67 	bl	80063d4 <_printf_float>
 8008906:	4607      	mov	r7, r0
 8008908:	1c78      	adds	r0, r7, #1
 800890a:	d1d6      	bne.n	80088ba <_vfiprintf_r+0x19e>
 800890c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800890e:	07d9      	lsls	r1, r3, #31
 8008910:	d405      	bmi.n	800891e <_vfiprintf_r+0x202>
 8008912:	89ab      	ldrh	r3, [r5, #12]
 8008914:	059a      	lsls	r2, r3, #22
 8008916:	d402      	bmi.n	800891e <_vfiprintf_r+0x202>
 8008918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800891a:	f7fe faa5 	bl	8006e68 <__retarget_lock_release_recursive>
 800891e:	89ab      	ldrh	r3, [r5, #12]
 8008920:	065b      	lsls	r3, r3, #25
 8008922:	f53f af1d 	bmi.w	8008760 <_vfiprintf_r+0x44>
 8008926:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008928:	e71c      	b.n	8008764 <_vfiprintf_r+0x48>
 800892a:	ab03      	add	r3, sp, #12
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	462a      	mov	r2, r5
 8008930:	4b05      	ldr	r3, [pc, #20]	; (8008948 <_vfiprintf_r+0x22c>)
 8008932:	a904      	add	r1, sp, #16
 8008934:	4630      	mov	r0, r6
 8008936:	f7fd fff1 	bl	800691c <_printf_i>
 800893a:	e7e4      	b.n	8008906 <_vfiprintf_r+0x1ea>
 800893c:	0800901b 	.word	0x0800901b
 8008940:	08009025 	.word	0x08009025
 8008944:	080063d5 	.word	0x080063d5
 8008948:	080086f9 	.word	0x080086f9
 800894c:	08009021 	.word	0x08009021

08008950 <__swbuf_r>:
 8008950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008952:	460e      	mov	r6, r1
 8008954:	4614      	mov	r4, r2
 8008956:	4605      	mov	r5, r0
 8008958:	b118      	cbz	r0, 8008962 <__swbuf_r+0x12>
 800895a:	6a03      	ldr	r3, [r0, #32]
 800895c:	b90b      	cbnz	r3, 8008962 <__swbuf_r+0x12>
 800895e:	f7fe f98b 	bl	8006c78 <__sinit>
 8008962:	69a3      	ldr	r3, [r4, #24]
 8008964:	60a3      	str	r3, [r4, #8]
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	071a      	lsls	r2, r3, #28
 800896a:	d525      	bpl.n	80089b8 <__swbuf_r+0x68>
 800896c:	6923      	ldr	r3, [r4, #16]
 800896e:	b31b      	cbz	r3, 80089b8 <__swbuf_r+0x68>
 8008970:	6823      	ldr	r3, [r4, #0]
 8008972:	6922      	ldr	r2, [r4, #16]
 8008974:	1a98      	subs	r0, r3, r2
 8008976:	6963      	ldr	r3, [r4, #20]
 8008978:	b2f6      	uxtb	r6, r6
 800897a:	4283      	cmp	r3, r0
 800897c:	4637      	mov	r7, r6
 800897e:	dc04      	bgt.n	800898a <__swbuf_r+0x3a>
 8008980:	4621      	mov	r1, r4
 8008982:	4628      	mov	r0, r5
 8008984:	f7ff fdfc 	bl	8008580 <_fflush_r>
 8008988:	b9e0      	cbnz	r0, 80089c4 <__swbuf_r+0x74>
 800898a:	68a3      	ldr	r3, [r4, #8]
 800898c:	3b01      	subs	r3, #1
 800898e:	60a3      	str	r3, [r4, #8]
 8008990:	6823      	ldr	r3, [r4, #0]
 8008992:	1c5a      	adds	r2, r3, #1
 8008994:	6022      	str	r2, [r4, #0]
 8008996:	701e      	strb	r6, [r3, #0]
 8008998:	6962      	ldr	r2, [r4, #20]
 800899a:	1c43      	adds	r3, r0, #1
 800899c:	429a      	cmp	r2, r3
 800899e:	d004      	beq.n	80089aa <__swbuf_r+0x5a>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	07db      	lsls	r3, r3, #31
 80089a4:	d506      	bpl.n	80089b4 <__swbuf_r+0x64>
 80089a6:	2e0a      	cmp	r6, #10
 80089a8:	d104      	bne.n	80089b4 <__swbuf_r+0x64>
 80089aa:	4621      	mov	r1, r4
 80089ac:	4628      	mov	r0, r5
 80089ae:	f7ff fde7 	bl	8008580 <_fflush_r>
 80089b2:	b938      	cbnz	r0, 80089c4 <__swbuf_r+0x74>
 80089b4:	4638      	mov	r0, r7
 80089b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089b8:	4621      	mov	r1, r4
 80089ba:	4628      	mov	r0, r5
 80089bc:	f000 f806 	bl	80089cc <__swsetup_r>
 80089c0:	2800      	cmp	r0, #0
 80089c2:	d0d5      	beq.n	8008970 <__swbuf_r+0x20>
 80089c4:	f04f 37ff 	mov.w	r7, #4294967295
 80089c8:	e7f4      	b.n	80089b4 <__swbuf_r+0x64>
	...

080089cc <__swsetup_r>:
 80089cc:	b538      	push	{r3, r4, r5, lr}
 80089ce:	4b2a      	ldr	r3, [pc, #168]	; (8008a78 <__swsetup_r+0xac>)
 80089d0:	4605      	mov	r5, r0
 80089d2:	6818      	ldr	r0, [r3, #0]
 80089d4:	460c      	mov	r4, r1
 80089d6:	b118      	cbz	r0, 80089e0 <__swsetup_r+0x14>
 80089d8:	6a03      	ldr	r3, [r0, #32]
 80089da:	b90b      	cbnz	r3, 80089e0 <__swsetup_r+0x14>
 80089dc:	f7fe f94c 	bl	8006c78 <__sinit>
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089e6:	0718      	lsls	r0, r3, #28
 80089e8:	d422      	bmi.n	8008a30 <__swsetup_r+0x64>
 80089ea:	06d9      	lsls	r1, r3, #27
 80089ec:	d407      	bmi.n	80089fe <__swsetup_r+0x32>
 80089ee:	2309      	movs	r3, #9
 80089f0:	602b      	str	r3, [r5, #0]
 80089f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089f6:	81a3      	strh	r3, [r4, #12]
 80089f8:	f04f 30ff 	mov.w	r0, #4294967295
 80089fc:	e034      	b.n	8008a68 <__swsetup_r+0x9c>
 80089fe:	0758      	lsls	r0, r3, #29
 8008a00:	d512      	bpl.n	8008a28 <__swsetup_r+0x5c>
 8008a02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a04:	b141      	cbz	r1, 8008a18 <__swsetup_r+0x4c>
 8008a06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a0a:	4299      	cmp	r1, r3
 8008a0c:	d002      	beq.n	8008a14 <__swsetup_r+0x48>
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f7ff f8b4 	bl	8007b7c <_free_r>
 8008a14:	2300      	movs	r3, #0
 8008a16:	6363      	str	r3, [r4, #52]	; 0x34
 8008a18:	89a3      	ldrh	r3, [r4, #12]
 8008a1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a1e:	81a3      	strh	r3, [r4, #12]
 8008a20:	2300      	movs	r3, #0
 8008a22:	6063      	str	r3, [r4, #4]
 8008a24:	6923      	ldr	r3, [r4, #16]
 8008a26:	6023      	str	r3, [r4, #0]
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	f043 0308 	orr.w	r3, r3, #8
 8008a2e:	81a3      	strh	r3, [r4, #12]
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	b94b      	cbnz	r3, 8008a48 <__swsetup_r+0x7c>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a3e:	d003      	beq.n	8008a48 <__swsetup_r+0x7c>
 8008a40:	4621      	mov	r1, r4
 8008a42:	4628      	mov	r0, r5
 8008a44:	f000 f884 	bl	8008b50 <__smakebuf_r>
 8008a48:	89a0      	ldrh	r0, [r4, #12]
 8008a4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a4e:	f010 0301 	ands.w	r3, r0, #1
 8008a52:	d00a      	beq.n	8008a6a <__swsetup_r+0x9e>
 8008a54:	2300      	movs	r3, #0
 8008a56:	60a3      	str	r3, [r4, #8]
 8008a58:	6963      	ldr	r3, [r4, #20]
 8008a5a:	425b      	negs	r3, r3
 8008a5c:	61a3      	str	r3, [r4, #24]
 8008a5e:	6923      	ldr	r3, [r4, #16]
 8008a60:	b943      	cbnz	r3, 8008a74 <__swsetup_r+0xa8>
 8008a62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a66:	d1c4      	bne.n	80089f2 <__swsetup_r+0x26>
 8008a68:	bd38      	pop	{r3, r4, r5, pc}
 8008a6a:	0781      	lsls	r1, r0, #30
 8008a6c:	bf58      	it	pl
 8008a6e:	6963      	ldrpl	r3, [r4, #20]
 8008a70:	60a3      	str	r3, [r4, #8]
 8008a72:	e7f4      	b.n	8008a5e <__swsetup_r+0x92>
 8008a74:	2000      	movs	r0, #0
 8008a76:	e7f7      	b.n	8008a68 <__swsetup_r+0x9c>
 8008a78:	20000064 	.word	0x20000064

08008a7c <_raise_r>:
 8008a7c:	291f      	cmp	r1, #31
 8008a7e:	b538      	push	{r3, r4, r5, lr}
 8008a80:	4604      	mov	r4, r0
 8008a82:	460d      	mov	r5, r1
 8008a84:	d904      	bls.n	8008a90 <_raise_r+0x14>
 8008a86:	2316      	movs	r3, #22
 8008a88:	6003      	str	r3, [r0, #0]
 8008a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008a92:	b112      	cbz	r2, 8008a9a <_raise_r+0x1e>
 8008a94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a98:	b94b      	cbnz	r3, 8008aae <_raise_r+0x32>
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f000 f830 	bl	8008b00 <_getpid_r>
 8008aa0:	462a      	mov	r2, r5
 8008aa2:	4601      	mov	r1, r0
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aaa:	f000 b817 	b.w	8008adc <_kill_r>
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d00a      	beq.n	8008ac8 <_raise_r+0x4c>
 8008ab2:	1c59      	adds	r1, r3, #1
 8008ab4:	d103      	bne.n	8008abe <_raise_r+0x42>
 8008ab6:	2316      	movs	r3, #22
 8008ab8:	6003      	str	r3, [r0, #0]
 8008aba:	2001      	movs	r0, #1
 8008abc:	e7e7      	b.n	8008a8e <_raise_r+0x12>
 8008abe:	2400      	movs	r4, #0
 8008ac0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	4798      	blx	r3
 8008ac8:	2000      	movs	r0, #0
 8008aca:	e7e0      	b.n	8008a8e <_raise_r+0x12>

08008acc <raise>:
 8008acc:	4b02      	ldr	r3, [pc, #8]	; (8008ad8 <raise+0xc>)
 8008ace:	4601      	mov	r1, r0
 8008ad0:	6818      	ldr	r0, [r3, #0]
 8008ad2:	f7ff bfd3 	b.w	8008a7c <_raise_r>
 8008ad6:	bf00      	nop
 8008ad8:	20000064 	.word	0x20000064

08008adc <_kill_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4d07      	ldr	r5, [pc, #28]	; (8008afc <_kill_r+0x20>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	602b      	str	r3, [r5, #0]
 8008aea:	f7f8 ffbd 	bl	8001a68 <_kill>
 8008aee:	1c43      	adds	r3, r0, #1
 8008af0:	d102      	bne.n	8008af8 <_kill_r+0x1c>
 8008af2:	682b      	ldr	r3, [r5, #0]
 8008af4:	b103      	cbz	r3, 8008af8 <_kill_r+0x1c>
 8008af6:	6023      	str	r3, [r4, #0]
 8008af8:	bd38      	pop	{r3, r4, r5, pc}
 8008afa:	bf00      	nop
 8008afc:	20000518 	.word	0x20000518

08008b00 <_getpid_r>:
 8008b00:	f7f8 bfaa 	b.w	8001a58 <_getpid>

08008b04 <__swhatbuf_r>:
 8008b04:	b570      	push	{r4, r5, r6, lr}
 8008b06:	460c      	mov	r4, r1
 8008b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b0c:	2900      	cmp	r1, #0
 8008b0e:	b096      	sub	sp, #88	; 0x58
 8008b10:	4615      	mov	r5, r2
 8008b12:	461e      	mov	r6, r3
 8008b14:	da0d      	bge.n	8008b32 <__swhatbuf_r+0x2e>
 8008b16:	89a3      	ldrh	r3, [r4, #12]
 8008b18:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008b1c:	f04f 0100 	mov.w	r1, #0
 8008b20:	bf0c      	ite	eq
 8008b22:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008b26:	2340      	movne	r3, #64	; 0x40
 8008b28:	2000      	movs	r0, #0
 8008b2a:	6031      	str	r1, [r6, #0]
 8008b2c:	602b      	str	r3, [r5, #0]
 8008b2e:	b016      	add	sp, #88	; 0x58
 8008b30:	bd70      	pop	{r4, r5, r6, pc}
 8008b32:	466a      	mov	r2, sp
 8008b34:	f000 f848 	bl	8008bc8 <_fstat_r>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	dbec      	blt.n	8008b16 <__swhatbuf_r+0x12>
 8008b3c:	9901      	ldr	r1, [sp, #4]
 8008b3e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008b42:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008b46:	4259      	negs	r1, r3
 8008b48:	4159      	adcs	r1, r3
 8008b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b4e:	e7eb      	b.n	8008b28 <__swhatbuf_r+0x24>

08008b50 <__smakebuf_r>:
 8008b50:	898b      	ldrh	r3, [r1, #12]
 8008b52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b54:	079d      	lsls	r5, r3, #30
 8008b56:	4606      	mov	r6, r0
 8008b58:	460c      	mov	r4, r1
 8008b5a:	d507      	bpl.n	8008b6c <__smakebuf_r+0x1c>
 8008b5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	6123      	str	r3, [r4, #16]
 8008b64:	2301      	movs	r3, #1
 8008b66:	6163      	str	r3, [r4, #20]
 8008b68:	b002      	add	sp, #8
 8008b6a:	bd70      	pop	{r4, r5, r6, pc}
 8008b6c:	ab01      	add	r3, sp, #4
 8008b6e:	466a      	mov	r2, sp
 8008b70:	f7ff ffc8 	bl	8008b04 <__swhatbuf_r>
 8008b74:	9900      	ldr	r1, [sp, #0]
 8008b76:	4605      	mov	r5, r0
 8008b78:	4630      	mov	r0, r6
 8008b7a:	f7ff f873 	bl	8007c64 <_malloc_r>
 8008b7e:	b948      	cbnz	r0, 8008b94 <__smakebuf_r+0x44>
 8008b80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b84:	059a      	lsls	r2, r3, #22
 8008b86:	d4ef      	bmi.n	8008b68 <__smakebuf_r+0x18>
 8008b88:	f023 0303 	bic.w	r3, r3, #3
 8008b8c:	f043 0302 	orr.w	r3, r3, #2
 8008b90:	81a3      	strh	r3, [r4, #12]
 8008b92:	e7e3      	b.n	8008b5c <__smakebuf_r+0xc>
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	6020      	str	r0, [r4, #0]
 8008b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b9c:	81a3      	strh	r3, [r4, #12]
 8008b9e:	9b00      	ldr	r3, [sp, #0]
 8008ba0:	6163      	str	r3, [r4, #20]
 8008ba2:	9b01      	ldr	r3, [sp, #4]
 8008ba4:	6120      	str	r0, [r4, #16]
 8008ba6:	b15b      	cbz	r3, 8008bc0 <__smakebuf_r+0x70>
 8008ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bac:	4630      	mov	r0, r6
 8008bae:	f000 f81d 	bl	8008bec <_isatty_r>
 8008bb2:	b128      	cbz	r0, 8008bc0 <__smakebuf_r+0x70>
 8008bb4:	89a3      	ldrh	r3, [r4, #12]
 8008bb6:	f023 0303 	bic.w	r3, r3, #3
 8008bba:	f043 0301 	orr.w	r3, r3, #1
 8008bbe:	81a3      	strh	r3, [r4, #12]
 8008bc0:	89a3      	ldrh	r3, [r4, #12]
 8008bc2:	431d      	orrs	r5, r3
 8008bc4:	81a5      	strh	r5, [r4, #12]
 8008bc6:	e7cf      	b.n	8008b68 <__smakebuf_r+0x18>

08008bc8 <_fstat_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	4d07      	ldr	r5, [pc, #28]	; (8008be8 <_fstat_r+0x20>)
 8008bcc:	2300      	movs	r3, #0
 8008bce:	4604      	mov	r4, r0
 8008bd0:	4608      	mov	r0, r1
 8008bd2:	4611      	mov	r1, r2
 8008bd4:	602b      	str	r3, [r5, #0]
 8008bd6:	f7f8 ffa6 	bl	8001b26 <_fstat>
 8008bda:	1c43      	adds	r3, r0, #1
 8008bdc:	d102      	bne.n	8008be4 <_fstat_r+0x1c>
 8008bde:	682b      	ldr	r3, [r5, #0]
 8008be0:	b103      	cbz	r3, 8008be4 <_fstat_r+0x1c>
 8008be2:	6023      	str	r3, [r4, #0]
 8008be4:	bd38      	pop	{r3, r4, r5, pc}
 8008be6:	bf00      	nop
 8008be8:	20000518 	.word	0x20000518

08008bec <_isatty_r>:
 8008bec:	b538      	push	{r3, r4, r5, lr}
 8008bee:	4d06      	ldr	r5, [pc, #24]	; (8008c08 <_isatty_r+0x1c>)
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	602b      	str	r3, [r5, #0]
 8008bf8:	f7f8 ffa5 	bl	8001b46 <_isatty>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d102      	bne.n	8008c06 <_isatty_r+0x1a>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	b103      	cbz	r3, 8008c06 <_isatty_r+0x1a>
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	20000518 	.word	0x20000518

08008c0c <_init>:
 8008c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c0e:	bf00      	nop
 8008c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c12:	bc08      	pop	{r3}
 8008c14:	469e      	mov	lr, r3
 8008c16:	4770      	bx	lr

08008c18 <_fini>:
 8008c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1a:	bf00      	nop
 8008c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1e:	bc08      	pop	{r3}
 8008c20:	469e      	mov	lr, r3
 8008c22:	4770      	bx	lr
