#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 22:53:09 2022
# Process ID: 104080
# Current directory: C:/ece4743/Lab7/lab7_p3_files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent101568 C:\ece4743\Lab7\lab7_p3_files\empty_template.xpr
# Log file: C:/ece4743/Lab7/lab7_p3_files/vivado.log
# Journal file: C:/ece4743/Lab7/lab7_p3_files\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab7/lab7_p3_files/empty_template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/ece4743/Lab7/lab7_p3_files/empty_template.gen/sources_1', nor could it be found using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.gen/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files'; using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/vivado_2016/empty_template/empty_template.ip_user_files' instead.
WARNING: [Project 1-312] File not found as 'C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/new/p2.v'; using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v' instead.
WARNING: [Project 1-312] File not found as 'C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sim_1/new/p2_tb.v'; using path 'C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.875 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sources_1/new/p2.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/sim_1/new/p2_tb.v}}
add_files -norecurse {C:/ece4743/Lab7/lab7_p3_files/timer32.v C:/ece4743/Lab7/lab7_p3_files/timer_p3.v}
add_files -fileset constrs_1 -norecurse C:/ece4743/Lab7/lab7_p3_files/Basys3_Master.xdc
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz' to 'clk_wiz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs clk_wiz_synth_1 -jobs 4
[Tue Nov  1 22:57:57 2022] Launched clk_wiz_synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/clk_wiz_synth_1/runme.log
export_simulation -of_objects [get_files c:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory {C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/vivado_2016/empty_template/empty_template.ip_user_files} -ipstatic_source_dir C:/ece4743/Lab7/lab7_p3_files/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/Lab7/lab7_p3_files/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/Lab7/lab7_p3_files/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/Lab7/lab7_p3_files/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/Lab7/lab7_p3_files/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 22:59:00 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov  1 22:59:52 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.875 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2149.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2149.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2257.141 ; gain = 694.266
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  1 23:01:40 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-14:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2360.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5ABB9A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4447.480 ; gain = 2086.672
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp to C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 4
[Tue Nov  1 23:13:55 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
[Tue Nov  1 23:13:55 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp}}
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Nov  1 23:14:30 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
[Tue Nov  1 23:14:30 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  1 23:16:12 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-14:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4496.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5ABB9A
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]'
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp with file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp
launch_runs synth_1 -jobs 4
[Tue Nov  1 23:27:34 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov  1 23:28:58 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  1 23:30:03 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-14:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4500.461 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5ABB9A
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp with file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 23:39:32 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov  1 23:40:28 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  1 23:41:32 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/impl_1/timertop.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp with file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 23:43:26 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp with file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp
launch_runs synth_1 -jobs 4
[Tue Nov  1 23:50:04 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p3_files/empty_template.srcs/utils_1/imports/synth_1/timertop.dcp with file C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/timertop.dcp
launch_runs synth_1 -jobs 4
[Tue Nov  1 23:50:53 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p3_files/empty_template.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 23:52:11 2022...
