
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000690                       # Number of seconds simulated
sim_ticks                                   690044000                       # Number of ticks simulated
final_tick                                  690044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151112                       # Simulator instruction rate (inst/s)
host_op_rate                                   295284                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51117943                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448064                       # Number of bytes of host memory used
host_seconds                                    13.50                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         336512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             425728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         129290306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         487667453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             616957759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    129290306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        129290306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153126467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153126467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153126467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        129290306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        487667453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770084227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118058750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2301                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2534                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 416128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  155392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  425792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               162176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    74                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     690042000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.096447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.626193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.496439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          444     28.17%     28.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          401     25.44%     53.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          176     11.17%     64.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      6.92%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           75      4.76%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      3.55%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      3.36%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      2.54%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          222     14.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.536913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.360849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.998032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             85     57.05%     57.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            47     31.54%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      7.38%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.34%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.34%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.278350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              128     85.91%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.34%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     11.41%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       329536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       155392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 125487650.062894538045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 477557952.826196610928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225191437.067781180143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51351750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    194022750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16544573250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36811.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36900.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6529034.43                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    123462000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               245374500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   32510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18988.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37738.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       603.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    617.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1993                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75110.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7882560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4166910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28210140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9270720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             81642810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1728960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       187484400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        22802400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         11946240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              406210260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            588.672983                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            506226500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2119000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     35837500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     59382000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     159970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    411155500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3455760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1814010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                18207000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3403440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             75694860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2203200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       197068950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29508960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4992000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              389933730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            565.085313                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            518037250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3009500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      9045250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     76840500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     146377250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    432151500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  192329                       # Number of BP lookups
system.cpu.branchPred.condPredicted            192329                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7827                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148144                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24679                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                531                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77928                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70216                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3946                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      818368                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136057                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      228874                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           291                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       690044000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1380089                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             271631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2297534                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      192329                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             102607                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1018448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16068                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           972                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          459                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    228693                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2561                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1299762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.434026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.686300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   630714     48.53%     48.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13603      1.05%     49.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52455      4.04%     53.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31476      2.42%     56.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42697      3.28%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31113      2.39%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15799      1.22%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25912      1.99%     64.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   455993     35.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1299762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139360                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.664772                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   265306                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                385946                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    620919                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19557                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8034                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4385537                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8034                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   275904                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  168385                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4976                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    627822                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                214641                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4349734                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2952                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27776                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 117660                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76721                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4940157                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9583524                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4116988                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3338941                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   445489                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     93785                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               811958                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140917                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38602                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15689                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4291482                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 234                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4196636                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3313                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       441183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            170                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1299762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.228773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.882785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              414085     31.86%     31.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70489      5.42%     37.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124118      9.55%     46.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94958      7.31%     54.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              128271      9.87%     64.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              109942      8.46%     72.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108907      8.38%     80.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              115135      8.86%     89.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              133857     10.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1299762                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14618      7.34%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 16430      8.25%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.02%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     15.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3233      1.62%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             80173     40.25%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48491     24.34%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1307      0.66%     82.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   674      0.34%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34146     17.14%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7969      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1690847     40.29%     40.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10065      0.24%     40.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1606      0.04%     40.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551736     13.15%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  650      0.02%     53.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21583      0.51%     54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1599      0.04%     54.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380898      9.08%     63.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                764      0.02%     63.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317503      7.57%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7529      0.18%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.20%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               257533      6.14%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101110      2.41%     86.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          549438     13.09%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35728      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4196636                       # Type of FU issued
system.cpu.iq.rate                           3.040844                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      199198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047466                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4724763                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2093348                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1675267                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5170782                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2504114                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487383                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1710184                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2677681                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           110061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42646                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9647                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2508                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8034                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  110620                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10533                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4291716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               359                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                811958                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140917                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                150                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    991                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8695                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2369                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7753                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10122                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4180210                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                803211                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16426                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       939261                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149480                       # Number of branches executed
system.cpu.iew.exec_stores                     136050                       # Number of stores executed
system.cpu.iew.exec_rate                     3.028942                       # Inst execution rate
system.cpu.iew.wb_sent                        4167332                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4162650                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2625984                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4162650                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.016219                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630844                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305683                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7964                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1253466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.180027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.221881                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       462325     36.88%     36.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124324      9.92%     46.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67012      5.35%     52.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67172      5.36%     57.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        92162      7.35%     64.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        67289      5.37%     70.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57674      4.60%     74.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49009      3.91%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       266499     21.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1253466                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                266499                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5278706                       # The number of ROB reads
system.cpu.rob.rob_writes                     8630251                       # The number of ROB writes
system.cpu.timesIdled                             799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.676557                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.676557                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.478073                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.478073                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3817551                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1436224                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326208                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2451205                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    646624                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   814026                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1248307                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.323662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              572330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.592078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.323662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1672830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1672830                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       682543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          682543                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130194                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       812737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           812737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       812737                       # number of overall hits
system.cpu.dcache.overall_hits::total          812737                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        21049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21049                       # number of overall misses
system.cpu.dcache.overall_misses::total         21049                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1191864500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1191864500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72906498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72906498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1264770998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1264770998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1264770998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1264770998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       702513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       702513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       833786                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       833786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       833786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       833786                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028427                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008220                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025245                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59682.749124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59682.749124                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67568.580167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67568.580167                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60086.987410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60086.987410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60086.987410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60086.987410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               357                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.140056                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1651                       # number of writebacks
system.cpu.dcache.writebacks::total              1651                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15786                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        15791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15791                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4184                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5258                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    288376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    288376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71579998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71579998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    359956498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    359956498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    359956498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    359956498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005956                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006306                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006306                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006306                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006306                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68923.637667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68923.637667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66648.042831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66648.042831                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68458.824268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68458.824268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68458.824268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68458.824268                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4746                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.388572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               884                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.761312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.388572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            458781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           458781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       226834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          226834                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       226834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           226834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       226834                       # number of overall hits
system.cpu.icache.overall_hits::total          226834                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1859                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1859                       # number of overall misses
system.cpu.icache.overall_misses::total          1859                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119782999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119782999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119782999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119782999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119782999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119782999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       228693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       228693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       228693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       228693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       228693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       228693                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008129                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008129                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64434.103819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64434.103819                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64434.103819                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64434.103819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64434.103819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64434.103819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          603                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          884                       # number of writebacks
system.cpu.icache.writebacks::total               884                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          463                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          463                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1396                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1396                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96044499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96044499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96044499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96044499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96044499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96044499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006104                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006104                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006104                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006104                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68799.784384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68799.784384                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68799.784384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68799.784384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68799.784384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68799.784384                       # average overall mshr miss latency
system.cpu.icache.replacements                    884                       # number of replacements
system.membus.snoop_filter.tot_requests         12284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    690044000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1651                       # Transaction distribution
system.membus.trans_dist::WritebackClean          884                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3095                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1074                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1074                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4184                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       145792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       145792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       442176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       442176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  587968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6654                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001503                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038740                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6644     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6654                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23773000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7411496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           27727250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
