[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/saad/Desktop/5stagepipeline/target/scala-2.12/5stagepipeline_2.12-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/GcdInputBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/GcdInputBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/GCD$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/GcdOutputBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/GcdOutputBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/GCD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/GCD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/SingleCycle[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/SingleCycle[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/SingleCycle/Write_back.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/SingleCycle/Write_back.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/SingleCycle/Write_back$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/SingleCycle/Write_back$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gcd/DecoupledGcd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/gcd/DecoupledGcd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Branch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Branch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/AluControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/AluControl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Datamem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Datamem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ALU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/HazardDetection$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/HazardDetection$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/HazardDetection.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/HazardDetection.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/StructuralHazard$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/StructuralHazard$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/InstMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/InstMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/MemRequestIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/MemRequestIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/IF_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/IF_ID$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Datamem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Datamem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ImmGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ImmGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Branch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Branch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/StructuralHazard.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/StructuralHazard.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/sram_top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/sram_top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/InstMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/InstMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/RegisterFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/core$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/core$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Jalr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Jalr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/SRAMIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/SRAMIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/core.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/core.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/MEM_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/MEM_WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ID_EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ID_EX$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/TopTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/TopTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/PC4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/PC4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Forwarding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/RegisterFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/EX_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/EX_MEM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/AluOpCode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/AluOpCode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/MEM_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/MEM_WB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/EX_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/EX_MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/PC4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/PC4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/SRamTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/SRamTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/core$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/core$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ImmGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ImmGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Forwarding$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/core$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/core$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/SRamTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/SRamTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/ID_EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/ID_EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/IF_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/IF_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/MemResponseIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/MemResponseIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/AluControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/AluControl$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/Jalr$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/Jalr$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/AluOpCode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/AluOpCode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/BranchForward$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/BranchForward$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/TopTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/TopTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/BranchForward.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/BranchForward.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SingleCycle/PC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/saad/Desktop/5stagepipeline/target/scala-2.12/classes/SingleCycle/PC$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
