#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Apr 14 13:47:48 2014
# Process ID: 16456
# Log file: /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint '/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp/leon3mp.xdc]
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16456-xploited-W740SU/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1418.020 ; gain = 683.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1430.047 ; gain = 12.027

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187987aaf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.500 ; gain = 92.453

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 172 cells.
Phase 2 Constant Propagation | Checksum: 17885441e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.500 ; gain = 92.453

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1731 unconnected nets.
INFO: [Opt 31-11] Eliminated 473 unconnected cells.
Phase 3 Sweep | Checksum: 14c542aaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.500 ; gain = 92.453
Ending Logic Optimization Task | Checksum: 14c542aaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.500 ; gain = 92.453
Implement Debug Cores | Checksum: 1f348c282
Logic Optimization | Checksum: 1f348c282

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 14c542aaf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1526.500 ; gain = 4.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 16c7f998b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1674.523 ; gain = 152.023
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1674.523 ; gain = 256.504
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1674.527 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1674.527 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 225e55b6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[3]'  'jb[4]'  'jb[5]'  'jb[6]'  'jb[7]' 
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_11423_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[1] {LDCE}
	adderahb_if/hrdata_reg[2] {LDCE}
	adderahb_if/hrdata_reg[3] {LDCE}
	adderahb_if/hrdata_reg[4] {LDCE}
	adderahb_if/hrdata_reg[5] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 225e55b6c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 225e55b6c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.527 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 216831e07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 24e60f764

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1698.535 ; gain = 24.008
Phase 1.1.8.1 Place Init Design | Checksum: 2763bf53c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1698.535 ; gain = 24.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 2763bf53c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 21034adb5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1698.535 ; gain = 24.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 21034adb5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 1698.535 ; gain = 24.008
Phase 1.1 Placer Initialization Core | Checksum: 21034adb5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 1698.535 ; gain = 24.008
Phase 1 Placer Initialization | Checksum: 21034adb5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d7f408f4

Time (s): cpu = 00:03:25 ; elapsed = 00:01:23 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d7f408f4

Time (s): cpu = 00:03:26 ; elapsed = 00:01:24 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2241403e0

Time (s): cpu = 00:03:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a0106630

Time (s): cpu = 00:03:43 ; elapsed = 00:01:30 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 188ea2815

Time (s): cpu = 00:03:51 ; elapsed = 00:01:33 . Memory (MB): peak = 1698.535 ; gain = 24.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 27f619696

Time (s): cpu = 00:04:12 ; elapsed = 00:01:47 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 27f619696

Time (s): cpu = 00:04:13 ; elapsed = 00:01:48 . Memory (MB): peak = 1722.547 ; gain = 48.020
Phase 3 Detail Placement | Checksum: 27f619696

Time (s): cpu = 00:04:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1db850ff7

Time (s): cpu = 00:04:14 ; elapsed = 00:01:49 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 11e99334b

Time (s): cpu = 00:04:38 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.2.1.2 updateTiming after Restore Best Placement
Phase 4.2.1.2 updateTiming after Restore Best Placement | Checksum: 11e99334b

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 11e99334b

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020
Phase 4.2 Post Placement Optimization | Checksum: 11e99334b

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 11e99334b

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 11e99334b

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 11e99334b

Time (s): cpu = 00:04:40 ; elapsed = 00:02:04 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 11e99334b

Time (s): cpu = 00:04:40 ; elapsed = 00:02:04 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.310  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 11e99334b

Time (s): cpu = 00:05:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1722.547 ; gain = 48.020
Phase 4.4 Placer Reporting | Checksum: cf78b585

Time (s): cpu = 00:05:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1722.547 ; gain = 48.020

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 8be8538f

Time (s): cpu = 00:05:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1722.547 ; gain = 48.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8be8538f

Time (s): cpu = 00:05:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1722.547 ; gain = 48.020
Ending Placer Task | Checksum: 70abc7cd

Time (s): cpu = 00:05:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1722.547 ; gain = 48.020
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:13 ; elapsed = 00:02:14 . Memory (MB): peak = 1722.547 ; gain = 48.020
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.86 secs 

report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1724.562 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.27 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.566 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.566 ; gain = 0.004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: d6b30f54

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 1847.383 ; gain = 113.820
Phase 1 Build RT Design | Checksum: 125958472

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1847.383 ; gain = 113.820

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 125958472

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1847.387 ; gain = 113.824

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 125958472

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1862.648 ; gain = 129.086

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 165c9d42b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1881.648 ; gain = 148.086

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1a2e39a89

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1881.648 ; gain = 148.086

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1a2e39a89

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.648 ; gain = 148.086
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1a2e39a89

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.648 ; gain = 148.086
Phase 2.5 Update Timing | Checksum: 1a2e39a89

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.648 ; gain = 148.086
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0092 | TNS=0      | WHS=-1.84  | THS=-1.69e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1a2e39a89

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1881.648 ; gain = 148.086
Phase 2 Router Initialization | Checksum: 1a2e39a89

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1881.648 ; gain = 148.086

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10235119e

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2620
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c811f500

Time (s): cpu = 00:02:31 ; elapsed = 00:01:11 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c811f500

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 1893.836 ; gain = 160.273
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 514012a4

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 1893.836 ; gain = 160.273
Phase 4.1 Global Iteration 0 | Checksum: 514012a4

Time (s): cpu = 00:02:37 ; elapsed = 00:01:13 . Memory (MB): peak = 1893.836 ; gain = 160.273
Phase 4 Rip-up And Reroute | Checksum: 514012a4

Time (s): cpu = 00:02:38 ; elapsed = 00:01:13 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 514012a4

Time (s): cpu = 00:02:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1893.836 ; gain = 160.273
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 514012a4

Time (s): cpu = 00:02:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 514012a4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1893.836 ; gain = 160.273
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.125  | TNS=0      | WHS=0.043  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 514012a4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1893.836 ; gain = 160.273
Phase 6 Post Hold Fix | Checksum: 514012a4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1893.836 ; gain = 160.273

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.66027 %
  Global Horizontal Routing Utilization  = 5.58859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 514012a4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 8fe85a3d

Time (s): cpu = 00:02:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1893.836 ; gain = 160.273

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.131  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 8fe85a3d

Time (s): cpu = 00:03:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1893.836 ; gain = 160.273
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 8fe85a3d

Time (s): cpu = 00:03:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1893.836 ; gain = 160.273

Routing Is Done.

Time (s): cpu = 00:03:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1893.973 ; gain = 160.410
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1893.973 ; gain = 169.406
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1893.973 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1893.973 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1893.973 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 13:53:56 2014...
