
Marking local functions:


Marking externally visible functions: SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 EthTrcv_43_PHY_schm_read_msr/28


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/57 (Sys_GetCoreID) @060c5a80
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 
  Calls: 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13) @060c5380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (write) msr_ETHTRCV_EXCLUSIVE_AREA_13/26 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13) @060c50e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (read) msr_ETHTRCV_EXCLUSIVE_AREA_13/26 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12) @060bec40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (write) msr_ETHTRCV_EXCLUSIVE_AREA_12/24 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12) @060be620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (read) msr_ETHTRCV_EXCLUSIVE_AREA_12/24 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11) @060bee00
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (write) msr_ETHTRCV_EXCLUSIVE_AREA_11/22 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11) @060beb60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (read) msr_ETHTRCV_EXCLUSIVE_AREA_11/22 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10) @060be7e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (write) msr_ETHTRCV_EXCLUSIVE_AREA_10/20 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10) @060be540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (read) msr_ETHTRCV_EXCLUSIVE_AREA_10/20 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09) @060be1c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (write) msr_ETHTRCV_EXCLUSIVE_AREA_09/18 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09) @060b5c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (read) msr_ETHTRCV_EXCLUSIVE_AREA_09/18 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08) @060b5380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (write) msr_ETHTRCV_EXCLUSIVE_AREA_08/16 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08) @060b5ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (read) msr_ETHTRCV_EXCLUSIVE_AREA_08/16 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07) @060b5b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (write) msr_ETHTRCV_EXCLUSIVE_AREA_07/14 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07) @060b58c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (read) msr_ETHTRCV_EXCLUSIVE_AREA_07/14 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06) @060b5540
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (write) msr_ETHTRCV_EXCLUSIVE_AREA_06/12 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06) @060b52a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (read) msr_ETHTRCV_EXCLUSIVE_AREA_06/12 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05) @060afd20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (write) msr_ETHTRCV_EXCLUSIVE_AREA_05/10 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05) @060af700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (read) msr_ETHTRCV_EXCLUSIVE_AREA_05/10 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04) @060afee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (write) msr_ETHTRCV_EXCLUSIVE_AREA_04/8 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04) @060afc40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (read) msr_ETHTRCV_EXCLUSIVE_AREA_04/8 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03) @060af8c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (write) msr_ETHTRCV_EXCLUSIVE_AREA_03/6 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03) @060af620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (read) msr_ETHTRCV_EXCLUSIVE_AREA_03/6 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02) @060af2a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (write) msr_ETHTRCV_EXCLUSIVE_AREA_02/4 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02) @060af000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (read) msr_ETHTRCV_EXCLUSIVE_AREA_02/4 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01) @06144620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (write) msr_ETHTRCV_EXCLUSIVE_AREA_01/2 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01) @06144ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (read) msr_ETHTRCV_EXCLUSIVE_AREA_01/2 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 (SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00) @06144b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (write) msr_ETHTRCV_EXCLUSIVE_AREA_00/0 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/57 
SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 (SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00) @061448c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (read) msr_ETHTRCV_EXCLUSIVE_AREA_00/0 (write) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (read) reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: EthTrcv_43_PHY_schm_read_msr/28 Sys_GetCoreID/57 
EthTrcv_43_PHY_schm_read_msr/28 (EthTrcv_43_PHY_schm_read_msr) @06144380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 
  Calls: 
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13/27 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13) @061435e8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_13/26 (msr_ETHTRCV_EXCLUSIVE_AREA_13) @06143558
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/55 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13/56 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12/25 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12) @061434c8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_12/24 (msr_ETHTRCV_EXCLUSIVE_AREA_12) @06143438
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/53 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12/54 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11/23 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11) @061433a8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_11/22 (msr_ETHTRCV_EXCLUSIVE_AREA_11) @06143318
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/51 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11/52 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10/21 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10) @06143288
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_10/20 (msr_ETHTRCV_EXCLUSIVE_AREA_10) @061431f8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/49 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10/50 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09/19 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09) @06143168
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_09/18 (msr_ETHTRCV_EXCLUSIVE_AREA_09) @061430d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/47 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09/48 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08/17 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08) @06143048
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_08/16 (msr_ETHTRCV_EXCLUSIVE_AREA_08) @0613cf78
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/45 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08/46 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07/15 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07) @0613cee8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_07/14 (msr_ETHTRCV_EXCLUSIVE_AREA_07) @0613ce58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/43 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06/13 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06) @0613cdc8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_06/12 (msr_ETHTRCV_EXCLUSIVE_AREA_06) @0613cd38
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/41 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05/11 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05) @0613cca8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_05/10 (msr_ETHTRCV_EXCLUSIVE_AREA_05) @0613cc18
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/39 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05/40 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04/9 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04) @0613cb88
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_04/8 (msr_ETHTRCV_EXCLUSIVE_AREA_04) @0613caf8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/37 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04/38 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03/7 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03) @0613ca68
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_03/6 (msr_ETHTRCV_EXCLUSIVE_AREA_03) @0613c9d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/35 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03/36 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02/5 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02) @0613c948
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_02/4 (msr_ETHTRCV_EXCLUSIVE_AREA_02) @0613c8b8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/33 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02/34 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01/3 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01) @0613c828
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_01/2 (msr_ETHTRCV_EXCLUSIVE_AREA_01) @0613c798
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/31 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01/32 (read) 
  Availability: available
  Varpool flags:
reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00/1 (reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00) @0613c708
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 (read) SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 (read) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 (read) 
  Availability: available
  Varpool flags:
msr_ETHTRCV_EXCLUSIVE_AREA_00/0 (msr_ETHTRCV_EXCLUSIVE_AREA_00) @0613c678
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/29 (write) SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00/30 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_13[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_12[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_11[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_10[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_09[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_08[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_07[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_06[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_05[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_04[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_03[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_02[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_01[u32CoreId] = _5;
  return;

}


SchM_Exit_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_EthTrcv_43_PHY_ETHTRCV_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = EthTrcv_43_PHY_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_ETHTRCV_EXCLUSIVE_AREA_00[u32CoreId] = _5;
  return;

}


EthTrcv_43_PHY_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.6167;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.6167 = reg_tmp;
  return D.6167;

}


