
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,50}                      Premise(F2)
	S3= ICache[addr]={0,rs,rt,code,50}                          Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)
	S5= GPR[rt]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU.IMMUHit                                   Premise(F9)
	S17= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rs,rt,code,50}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR.In                                      Premise(F11)
	S23= IR.In={0,rs,rt,code,50}                                Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={0,rs,rt,code,50}                         Path(S21,S24)
	S26= ICache.Hit=>CU.ICacheHit                               Premise(F13)
	S27= CU.ICacheHit=ICacheHit(addr)                           Path(S20,S26)
	S28= CtrlASIDIn=0                                           Premise(F14)
	S29= CtrlCP0=0                                              Premise(F15)
	S30= CP0[ASID]=pid                                          CP0-Hold(S0,S29)
	S31= CtrlEPCIn=0                                            Premise(F16)
	S32= CtrlExCodeIn=0                                         Premise(F17)
	S33= CtrlIMMU=0                                             Premise(F18)
	S34= CtrlPC=0                                               Premise(F19)
	S35= CtrlPCInc=1                                            Premise(F20)
	S36= PC[Out]=addr+4                                         PC-Inc(S1,S34,S35)
	S37= PC[CIA]=addr                                           PC-Inc(S1,S34,S35)
	S38= CtrlIAddrReg=0                                         Premise(F21)
	S39= CtrlICache=0                                           Premise(F22)
	S40= ICache[addr]={0,rs,rt,code,50}                         ICache-Hold(S3,S39)
	S41= CtrlIR=1                                               Premise(F23)
	S42= [IR]={0,rs,rt,code,50}                                 IR-Write(S23,S41)
	S43= CtrlICacheReg=0                                        Premise(F24)
	S44= CtrlIMem=0                                             Premise(F25)
	S45= IMem[{pid,addr}]={0,rs,rt,code,50}                     IMem-Hold(S2,S44)
	S46= CtrlIRMux=0                                            Premise(F26)
	S47= CtrlGPR=0                                              Premise(F27)
	S48= GPR[rs]=a                                              GPR-Hold(S4,S47)
	S49= GPR[rt]=b                                              GPR-Hold(S5,S47)
	S50= CtrlA=0                                                Premise(F28)
	S51= CtrlB=0                                                Premise(F29)
	S52= CtrlConditionReg=0                                     Premise(F30)
	S53= CtrlPIDReg=0                                           Premise(F31)

ID	S54= CP0.ASID=pid                                           CP0-Read-ASID(S30)
	S55= PC.Out=addr+4                                          PC-Out(S36)
	S56= PC.CIA=addr                                            PC-Out(S37)
	S57= PC.CIA31_28=addr[31:28]                                PC-Out(S37)
	S58= IR.Out={0,rs,rt,code,50}                               IR-Out(S42)
	S59= IR.Out31_26=0                                          IR-Out(S42)
	S60= IR.Out25_21=rs                                         IR-Out(S42)
	S61= IR.Out20_16=rt                                         IR-Out(S42)
	S62= IR.Out15_6=code                                        IR-Out(S42)
	S63= IR.Out5_0=50                                           IR-Out(S42)
	S64= IR.Out31_26=>CU.Op                                     Premise(F50)
	S65= CU.Op=0                                                Path(S59,S64)
	S66= IR.Out25_21=>GPR.RReg1                                 Premise(F51)
	S67= GPR.RReg1=rs                                           Path(S60,S66)
	S68= GPR.Rdata1=a                                           GPR-Read(S67,S48)
	S69= IR.Out20_16=>GPR.RReg2                                 Premise(F52)
	S70= GPR.RReg2=rt                                           Path(S61,S69)
	S71= GPR.Rdata2=b                                           GPR-Read(S70,S49)
	S72= IR.Out5_0=>CU.IRFunc                                   Premise(F53)
	S73= CU.IRFunc=50                                           Path(S63,S72)
	S74= GPR.Rdata1=>A.In                                       Premise(F54)
	S75= A.In=a                                                 Path(S68,S74)
	S76= GPR.Rdata2=>B.In                                       Premise(F55)
	S77= B.In=b                                                 Path(S71,S76)
	S78= CtrlASIDIn=0                                           Premise(F56)
	S79= CtrlCP0=0                                              Premise(F57)
	S80= CP0[ASID]=pid                                          CP0-Hold(S30,S79)
	S81= CtrlEPCIn=0                                            Premise(F58)
	S82= CtrlExCodeIn=0                                         Premise(F59)
	S83= CtrlIMMU=0                                             Premise(F60)
	S84= CtrlPC=0                                               Premise(F61)
	S85= CtrlPCInc=0                                            Premise(F62)
	S86= PC[CIA]=addr                                           PC-Hold(S37,S85)
	S87= PC[Out]=addr+4                                         PC-Hold(S36,S84,S85)
	S88= CtrlIAddrReg=0                                         Premise(F63)
	S89= CtrlICache=0                                           Premise(F64)
	S90= ICache[addr]={0,rs,rt,code,50}                         ICache-Hold(S40,S89)
	S91= CtrlIR=0                                               Premise(F65)
	S92= [IR]={0,rs,rt,code,50}                                 IR-Hold(S42,S91)
	S93= CtrlICacheReg=0                                        Premise(F66)
	S94= CtrlIMem=0                                             Premise(F67)
	S95= IMem[{pid,addr}]={0,rs,rt,code,50}                     IMem-Hold(S45,S94)
	S96= CtrlIRMux=0                                            Premise(F68)
	S97= CtrlGPR=0                                              Premise(F69)
	S98= GPR[rs]=a                                              GPR-Hold(S48,S97)
	S99= GPR[rt]=b                                              GPR-Hold(S49,S97)
	S100= CtrlA=1                                               Premise(F70)
	S101= [A]=a                                                 A-Write(S75,S100)
	S102= CtrlB=1                                               Premise(F71)
	S103= [B]=b                                                 B-Write(S77,S102)
	S104= CtrlConditionReg=0                                    Premise(F72)
	S105= CtrlPIDReg=0                                          Premise(F73)

EX	S106= CP0.ASID=pid                                          CP0-Read-ASID(S80)
	S107= PC.CIA=addr                                           PC-Out(S86)
	S108= PC.CIA31_28=addr[31:28]                               PC-Out(S86)
	S109= PC.Out=addr+4                                         PC-Out(S87)
	S110= IR.Out={0,rs,rt,code,50}                              IR-Out(S92)
	S111= IR.Out31_26=0                                         IR-Out(S92)
	S112= IR.Out25_21=rs                                        IR-Out(S92)
	S113= IR.Out20_16=rt                                        IR-Out(S92)
	S114= IR.Out15_6=code                                       IR-Out(S92)
	S115= IR.Out5_0=50                                          IR-Out(S92)
	S116= A.Out=a                                               A-Out(S101)
	S117= A.Out1_0={a}[1:0]                                     A-Out(S101)
	S118= A.Out4_0={a}[4:0]                                     A-Out(S101)
	S119= B.Out=b                                               B-Out(S103)
	S120= B.Out1_0={b}[1:0]                                     B-Out(S103)
	S121= B.Out4_0={b}[4:0]                                     B-Out(S103)
	S122= A.Out=>CMPU.A                                         Premise(F74)
	S123= CMPU.A=a                                              Path(S116,S122)
	S124= B.Out=>CMPU.B                                         Premise(F75)
	S125= CMPU.B=b                                              Path(S119,S124)
	S126= CMPU.Func=6'b000011                                   Premise(F76)
	S127= CMPU.Out=CompareS(a,b)                                CMPU-CMPS(S123,S125)
	S128= CMPU.zero=CompareS(a,b)                               CMPU-CMPS(S123,S125)
	S129= CMPU.gt=CompareS(a,b)                                 CMPU-CMPS(S123,S125)
	S130= CMPU.lt=CompareS(a,b)                                 CMPU-CMPS(S123,S125)
	S131= CMPU.lt=>ConditionReg.In                              Premise(F77)
	S132= ConditionReg.In=CompareS(a,b)                         Path(S130,S131)
	S133= CtrlASIDIn=0                                          Premise(F78)
	S134= CtrlCP0=0                                             Premise(F79)
	S135= CP0[ASID]=pid                                         CP0-Hold(S80,S134)
	S136= CtrlEPCIn=0                                           Premise(F80)
	S137= CtrlExCodeIn=0                                        Premise(F81)
	S138= CtrlIMMU=0                                            Premise(F82)
	S139= CtrlPC=0                                              Premise(F83)
	S140= CtrlPCInc=0                                           Premise(F84)
	S141= PC[CIA]=addr                                          PC-Hold(S86,S140)
	S142= PC[Out]=addr+4                                        PC-Hold(S87,S139,S140)
	S143= CtrlIAddrReg=0                                        Premise(F85)
	S144= CtrlICache=0                                          Premise(F86)
	S145= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S90,S144)
	S146= CtrlIR=0                                              Premise(F87)
	S147= [IR]={0,rs,rt,code,50}                                IR-Hold(S92,S146)
	S148= CtrlICacheReg=0                                       Premise(F88)
	S149= CtrlIMem=0                                            Premise(F89)
	S150= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S95,S149)
	S151= CtrlIRMux=0                                           Premise(F90)
	S152= CtrlGPR=0                                             Premise(F91)
	S153= GPR[rs]=a                                             GPR-Hold(S98,S152)
	S154= GPR[rt]=b                                             GPR-Hold(S99,S152)
	S155= CtrlA=0                                               Premise(F92)
	S156= [A]=a                                                 A-Hold(S101,S155)
	S157= CtrlB=0                                               Premise(F93)
	S158= [B]=b                                                 B-Hold(S103,S157)
	S159= CtrlConditionReg=1                                    Premise(F94)
	S160= [ConditionReg]=CompareS(a,b)                          ConditionReg-Write(S132,S159)
	S161= CtrlPIDReg=0                                          Premise(F95)

MEM	S162= CP0.ASID=pid                                          CP0-Read-ASID(S135)
	S163= PC.CIA=addr                                           PC-Out(S141)
	S164= PC.CIA31_28=addr[31:28]                               PC-Out(S141)
	S165= PC.Out=addr+4                                         PC-Out(S142)
	S166= IR.Out={0,rs,rt,code,50}                              IR-Out(S147)
	S167= IR.Out31_26=0                                         IR-Out(S147)
	S168= IR.Out25_21=rs                                        IR-Out(S147)
	S169= IR.Out20_16=rt                                        IR-Out(S147)
	S170= IR.Out15_6=code                                       IR-Out(S147)
	S171= IR.Out5_0=50                                          IR-Out(S147)
	S172= A.Out=a                                               A-Out(S156)
	S173= A.Out1_0={a}[1:0]                                     A-Out(S156)
	S174= A.Out4_0={a}[4:0]                                     A-Out(S156)
	S175= B.Out=b                                               B-Out(S158)
	S176= B.Out1_0={b}[1:0]                                     B-Out(S158)
	S177= B.Out4_0={b}[4:0]                                     B-Out(S158)
	S178= ConditionReg.Out=CompareS(a,b)                        ConditionReg-Out(S160)
	S179= ConditionReg.Out1_0={CompareS(a,b)}[1:0]              ConditionReg-Out(S160)
	S180= ConditionReg.Out4_0={CompareS(a,b)}[4:0]              ConditionReg-Out(S160)
	S181= PC.Out=>CP0.EPCIn                                     Premise(F96)
	S182= CP0.EPCIn=addr+4                                      Path(S165,S181)
	S183= CP0.ExCodeIn=5'h0d                                    Premise(F97)
	S184= CU.TrapAddr=>PC.In                                    Premise(F98)
	S185= CP0.ASID=>PIDReg.In                                   Premise(F99)
	S186= PIDReg.In=pid                                         Path(S162,S185)
	S187= ConditionReg.Out=>CU.lt                               Premise(F100)
	S188= CU.lt=CompareS(a,b)                                   Path(S178,S187)
	S189= CtrlASIDIn=0                                          Premise(F101)
	S190= CtrlCP0=0                                             Premise(F102)
	S191= CP0[ASID]=pid                                         CP0-Hold(S135,S190)
	S192= CtrlEPCIn=0                                           Premise(F103)
	S193= CtrlExCodeIn=0                                        Premise(F104)
	S194= CtrlIMMU=0                                            Premise(F105)
	S195= CtrlPC=0                                              Premise(F106)
	S196= CtrlPCInc=0                                           Premise(F107)
	S197= PC[CIA]=addr                                          PC-Hold(S141,S196)
	S198= PC[Out]=addr+4                                        PC-Hold(S142,S195,S196)
	S199= CtrlIAddrReg=0                                        Premise(F108)
	S200= CtrlICache=0                                          Premise(F109)
	S201= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S145,S200)
	S202= CtrlIR=0                                              Premise(F110)
	S203= [IR]={0,rs,rt,code,50}                                IR-Hold(S147,S202)
	S204= CtrlICacheReg=0                                       Premise(F111)
	S205= CtrlIMem=0                                            Premise(F112)
	S206= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S150,S205)
	S207= CtrlIRMux=0                                           Premise(F113)
	S208= CtrlGPR=0                                             Premise(F114)
	S209= GPR[rs]=a                                             GPR-Hold(S153,S208)
	S210= GPR[rt]=b                                             GPR-Hold(S154,S208)
	S211= CtrlA=0                                               Premise(F115)
	S212= [A]=a                                                 A-Hold(S156,S211)
	S213= CtrlB=0                                               Premise(F116)
	S214= [B]=b                                                 B-Hold(S158,S213)
	S215= CtrlConditionReg=0                                    Premise(F117)
	S216= [ConditionReg]=CompareS(a,b)                          ConditionReg-Hold(S160,S215)
	S217= CtrlPIDReg=0                                          Premise(F118)

MEM(DMMU1)	S218= CP0.ASID=pid                                          CP0-Read-ASID(S191)
	S219= PC.CIA=addr                                           PC-Out(S197)
	S220= PC.CIA31_28=addr[31:28]                               PC-Out(S197)
	S221= PC.Out=addr+4                                         PC-Out(S198)
	S222= IR.Out={0,rs,rt,code,50}                              IR-Out(S203)
	S223= IR.Out31_26=0                                         IR-Out(S203)
	S224= IR.Out25_21=rs                                        IR-Out(S203)
	S225= IR.Out20_16=rt                                        IR-Out(S203)
	S226= IR.Out15_6=code                                       IR-Out(S203)
	S227= IR.Out5_0=50                                          IR-Out(S203)
	S228= A.Out=a                                               A-Out(S212)
	S229= A.Out1_0={a}[1:0]                                     A-Out(S212)
	S230= A.Out4_0={a}[4:0]                                     A-Out(S212)
	S231= B.Out=b                                               B-Out(S214)
	S232= B.Out1_0={b}[1:0]                                     B-Out(S214)
	S233= B.Out4_0={b}[4:0]                                     B-Out(S214)
	S234= ConditionReg.Out=CompareS(a,b)                        ConditionReg-Out(S216)
	S235= ConditionReg.Out1_0={CompareS(a,b)}[1:0]              ConditionReg-Out(S216)
	S236= ConditionReg.Out4_0={CompareS(a,b)}[4:0]              ConditionReg-Out(S216)
	S237= CtrlASIDIn=0                                          Premise(F119)
	S238= CtrlCP0=0                                             Premise(F120)
	S239= CP0[ASID]=pid                                         CP0-Hold(S191,S238)
	S240= CtrlEPCIn=0                                           Premise(F121)
	S241= CtrlExCodeIn=0                                        Premise(F122)
	S242= CtrlIMMU=0                                            Premise(F123)
	S243= CtrlPC=0                                              Premise(F124)
	S244= CtrlPCInc=0                                           Premise(F125)
	S245= PC[CIA]=addr                                          PC-Hold(S197,S244)
	S246= PC[Out]=addr+4                                        PC-Hold(S198,S243,S244)
	S247= CtrlIAddrReg=0                                        Premise(F126)
	S248= CtrlICache=0                                          Premise(F127)
	S249= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S201,S248)
	S250= CtrlIR=0                                              Premise(F128)
	S251= [IR]={0,rs,rt,code,50}                                IR-Hold(S203,S250)
	S252= CtrlICacheReg=0                                       Premise(F129)
	S253= CtrlIMem=0                                            Premise(F130)
	S254= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S206,S253)
	S255= CtrlIRMux=0                                           Premise(F131)
	S256= CtrlGPR=0                                             Premise(F132)
	S257= GPR[rs]=a                                             GPR-Hold(S209,S256)
	S258= GPR[rt]=b                                             GPR-Hold(S210,S256)
	S259= CtrlA=0                                               Premise(F133)
	S260= [A]=a                                                 A-Hold(S212,S259)
	S261= CtrlB=0                                               Premise(F134)
	S262= [B]=b                                                 B-Hold(S214,S261)
	S263= CtrlConditionReg=0                                    Premise(F135)
	S264= [ConditionReg]=CompareS(a,b)                          ConditionReg-Hold(S216,S263)
	S265= CtrlPIDReg=0                                          Premise(F136)

MEM(DMMU2)	S266= CP0.ASID=pid                                          CP0-Read-ASID(S239)
	S267= PC.CIA=addr                                           PC-Out(S245)
	S268= PC.CIA31_28=addr[31:28]                               PC-Out(S245)
	S269= PC.Out=addr+4                                         PC-Out(S246)
	S270= IR.Out={0,rs,rt,code,50}                              IR-Out(S251)
	S271= IR.Out31_26=0                                         IR-Out(S251)
	S272= IR.Out25_21=rs                                        IR-Out(S251)
	S273= IR.Out20_16=rt                                        IR-Out(S251)
	S274= IR.Out15_6=code                                       IR-Out(S251)
	S275= IR.Out5_0=50                                          IR-Out(S251)
	S276= A.Out=a                                               A-Out(S260)
	S277= A.Out1_0={a}[1:0]                                     A-Out(S260)
	S278= A.Out4_0={a}[4:0]                                     A-Out(S260)
	S279= B.Out=b                                               B-Out(S262)
	S280= B.Out1_0={b}[1:0]                                     B-Out(S262)
	S281= B.Out4_0={b}[4:0]                                     B-Out(S262)
	S282= ConditionReg.Out=CompareS(a,b)                        ConditionReg-Out(S264)
	S283= ConditionReg.Out1_0={CompareS(a,b)}[1:0]              ConditionReg-Out(S264)
	S284= ConditionReg.Out4_0={CompareS(a,b)}[4:0]              ConditionReg-Out(S264)
	S285= CtrlASIDIn=0                                          Premise(F137)
	S286= CtrlCP0=0                                             Premise(F138)
	S287= CP0[ASID]=pid                                         CP0-Hold(S239,S286)
	S288= CtrlEPCIn=0                                           Premise(F139)
	S289= CtrlExCodeIn=0                                        Premise(F140)
	S290= CtrlIMMU=0                                            Premise(F141)
	S291= CtrlPC=0                                              Premise(F142)
	S292= CtrlPCInc=0                                           Premise(F143)
	S293= PC[CIA]=addr                                          PC-Hold(S245,S292)
	S294= PC[Out]=addr+4                                        PC-Hold(S246,S291,S292)
	S295= CtrlIAddrReg=0                                        Premise(F144)
	S296= CtrlICache=0                                          Premise(F145)
	S297= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S249,S296)
	S298= CtrlIR=0                                              Premise(F146)
	S299= [IR]={0,rs,rt,code,50}                                IR-Hold(S251,S298)
	S300= CtrlICacheReg=0                                       Premise(F147)
	S301= CtrlIMem=0                                            Premise(F148)
	S302= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S254,S301)
	S303= CtrlIRMux=0                                           Premise(F149)
	S304= CtrlGPR=0                                             Premise(F150)
	S305= GPR[rs]=a                                             GPR-Hold(S257,S304)
	S306= GPR[rt]=b                                             GPR-Hold(S258,S304)
	S307= CtrlA=0                                               Premise(F151)
	S308= [A]=a                                                 A-Hold(S260,S307)
	S309= CtrlB=0                                               Premise(F152)
	S310= [B]=b                                                 B-Hold(S262,S309)
	S311= CtrlConditionReg=0                                    Premise(F153)
	S312= [ConditionReg]=CompareS(a,b)                          ConditionReg-Hold(S264,S311)
	S313= CtrlPIDReg=0                                          Premise(F154)

WB	S314= CP0.ASID=pid                                          CP0-Read-ASID(S287)
	S315= PC.CIA=addr                                           PC-Out(S293)
	S316= PC.CIA31_28=addr[31:28]                               PC-Out(S293)
	S317= PC.Out=addr+4                                         PC-Out(S294)
	S318= IR.Out={0,rs,rt,code,50}                              IR-Out(S299)
	S319= IR.Out31_26=0                                         IR-Out(S299)
	S320= IR.Out25_21=rs                                        IR-Out(S299)
	S321= IR.Out20_16=rt                                        IR-Out(S299)
	S322= IR.Out15_6=code                                       IR-Out(S299)
	S323= IR.Out5_0=50                                          IR-Out(S299)
	S324= A.Out=a                                               A-Out(S308)
	S325= A.Out1_0={a}[1:0]                                     A-Out(S308)
	S326= A.Out4_0={a}[4:0]                                     A-Out(S308)
	S327= B.Out=b                                               B-Out(S310)
	S328= B.Out1_0={b}[1:0]                                     B-Out(S310)
	S329= B.Out4_0={b}[4:0]                                     B-Out(S310)
	S330= ConditionReg.Out=CompareS(a,b)                        ConditionReg-Out(S312)
	S331= ConditionReg.Out1_0={CompareS(a,b)}[1:0]              ConditionReg-Out(S312)
	S332= ConditionReg.Out4_0={CompareS(a,b)}[4:0]              ConditionReg-Out(S312)
	S333= CtrlASIDIn=0                                          Premise(F155)
	S334= CtrlCP0=0                                             Premise(F156)
	S335= CP0[ASID]=pid                                         CP0-Hold(S287,S334)
	S336= CtrlEPCIn=0                                           Premise(F157)
	S337= CtrlExCodeIn=0                                        Premise(F158)
	S338= CtrlIMMU=0                                            Premise(F159)
	S339= CtrlPC=0                                              Premise(F160)
	S340= CtrlPCInc=0                                           Premise(F161)
	S341= PC[CIA]=addr                                          PC-Hold(S293,S340)
	S342= PC[Out]=addr+4                                        PC-Hold(S294,S339,S340)
	S343= CtrlIAddrReg=0                                        Premise(F162)
	S344= CtrlICache=0                                          Premise(F163)
	S345= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S297,S344)
	S346= CtrlIR=0                                              Premise(F164)
	S347= [IR]={0,rs,rt,code,50}                                IR-Hold(S299,S346)
	S348= CtrlICacheReg=0                                       Premise(F165)
	S349= CtrlIMem=0                                            Premise(F166)
	S350= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S302,S349)
	S351= CtrlIRMux=0                                           Premise(F167)
	S352= CtrlGPR=0                                             Premise(F168)
	S353= GPR[rs]=a                                             GPR-Hold(S305,S352)
	S354= GPR[rt]=b                                             GPR-Hold(S306,S352)
	S355= CtrlA=0                                               Premise(F169)
	S356= [A]=a                                                 A-Hold(S308,S355)
	S357= CtrlB=0                                               Premise(F170)
	S358= [B]=b                                                 B-Hold(S310,S357)
	S359= CtrlConditionReg=0                                    Premise(F171)
	S360= [ConditionReg]=CompareS(a,b)                          ConditionReg-Hold(S312,S359)
	S361= CtrlPIDReg=0                                          Premise(F172)

POST	S335= CP0[ASID]=pid                                         CP0-Hold(S287,S334)
	S341= PC[CIA]=addr                                          PC-Hold(S293,S340)
	S342= PC[Out]=addr+4                                        PC-Hold(S294,S339,S340)
	S345= ICache[addr]={0,rs,rt,code,50}                        ICache-Hold(S297,S344)
	S347= [IR]={0,rs,rt,code,50}                                IR-Hold(S299,S346)
	S350= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S302,S349)
	S353= GPR[rs]=a                                             GPR-Hold(S305,S352)
	S354= GPR[rt]=b                                             GPR-Hold(S306,S352)
	S356= [A]=a                                                 A-Hold(S308,S355)
	S358= [B]=b                                                 B-Hold(S310,S357)
	S360= [ConditionReg]=CompareS(a,b)                          ConditionReg-Hold(S312,S359)

