INFO-FLOW: Workspace D:/hls_OpenCV/opencv_prj/solution1 opened at Thu Jul 29 09:32:41 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.269 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Skipped source file 'b.jpg'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'a.jpg'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'opencv_prj/src/array_mul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling opencv_prj/src/array_mul.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted opencv_prj/src/array_mul.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "opencv_prj/src/array_mul.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E opencv_prj/src/array_mul.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp
Command       clang done; 0.808 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp"  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.435 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.669 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.652 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_mul.pp.0.cpp.diag.yml D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_mul.pp.0.cpp.out.log 2> D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_mul.pp.0.cpp.err.log 
Command       ap_eval done; 0.638 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.475 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.874 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.2.cpp
Command       clang done; 0.754 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.bc
Command       clang done; 2.566 sec.
INFO: [HLS 200-10] Analyzing design file 'opencv_prj/src/array_div.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling opencv_prj/src/array_div.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted opencv_prj/src/array_div.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "opencv_prj/src/array_div.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E opencv_prj/src/array_div.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp
Command       clang done; 0.785 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp"  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.4 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.638 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.623 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_div.pp.0.cpp.diag.yml D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_div.pp.0.cpp.out.log 2> D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_div.pp.0.cpp.err.log 
Command       ap_eval done; 0.614 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.381 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.2.cpp
Command       clang done; 0.748 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.bc
Command       clang done; 2.521 sec.
INFO: [HLS 200-10] Analyzing design file 'opencv_prj/src/array_abs.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling opencv_prj/src/array_abs.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted opencv_prj/src/array_abs.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "opencv_prj/src/array_abs.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E opencv_prj/src/array_abs.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp
Command       clang done; 0.79 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp"  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.438 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.64 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp std=gnu++98 -directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/hls_OpenCV/opencv_prj/solution1/solution1.json -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.637 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_abs.pp.0.cpp.diag.yml D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_abs.pp.0.cpp.out.log 2> D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.array_abs.pp.0.cpp.err.log 
Command       ap_eval done; 0.616 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.397 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.845 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.2.cpp
Command       clang done; 0.752 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.bc
Command       clang done; 2.521 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.g.bc D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_div.g.bc D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_abs.g.bc -hls-opt -except-internalize array_mul -LD:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.252 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 102.941 ; gain = 46.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 102.941 ; gain = 46.777
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.pp.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.253 sec.
Execute         llvm-ld D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.885 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top array_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.0.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<1080, 1920, 6>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<1080, 1920, 6>::write(hls::Scalar<1, double>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::init' into 'hls::Mat<1080, 1920, 2054>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::init' into 'hls::Mat<1080, 1920, 6>::Mat.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<128>' into 'hls::AXIGetBitFields<128, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<128, double>' into 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::write' into 'hls::Mat<1080, 1920, 2054>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::operator<<' into 'hls::Merge<1080, 1920, 6, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1632).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::operator<<' into 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::read' into 'hls::Mat<1080, 1920, 2054>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::operator>>' into 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 2054>::operator>>' into 'hls::Split<1080, 1920, 2054, 6>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1534).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::write' into 'hls::Mat<1080, 1920, 6>::operator<<' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator<<' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator<<' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator<<' into 'hls::Split<1080, 1920, 2054, 6>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1536).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator<<' into 'hls::Split<1080, 1920, 2054, 6>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1535).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::read' into 'hls::Mat<1080, 1920, 6>::operator>>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::Merge<1080, 1920, 6, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1631).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 6>::operator>>' into 'hls::Merge<1080, 1920, 6, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1630).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_mul::apply<double, double, double, int, double>' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_addWeighted::apply<double, double, double, int>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<128>' into 'hls::AXISetBitFields<128, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<128, double>' into 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.549 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 189.910 ; gain = 133.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.1.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:599) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:65->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<double>::operator()<double>' into 'hls::sr_cast<double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<double, double>' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:254->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<double, double>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:94->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143) automatically.
Command         transform done; 0.628 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:94: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.292 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 256.578 ; gain = 200.414
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.g.1.bc to D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.1.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result1.data_stream.V' (opencv_prj/src/array_mul.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result2.data_stream.V' (opencv_prj/src/array_mul.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result3.data_stream.V' (opencv_prj/src/array_mul.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result4.data_stream.V' (opencv_prj/src/array_mul.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result5.data_stream.V' (opencv_prj/src/array_mul.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result6.data_stream.V' (opencv_prj/src/array_mul.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:11).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_result.data_stream.V' (opencv_prj/src/array_mul.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (opencv_prj/src/array_mul.cpp:7).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (opencv_prj/src/array_mul.cpp:5).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1531) in function 'hls::Split<1080, 1920, 2054, 6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1627) in function 'hls::Merge<1080, 1920, 6, 2054>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Split<1080, 1920, 2054, 6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Merge<1080, 1920, 6, 2054>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' completely.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:563) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:13) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result4.data_stream.V' (opencv_prj/src/array_mul.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result3.data_stream.V' (opencv_prj/src/array_mul.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result2.data_stream.V' (opencv_prj/src/array_mul.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result1.data_stream.V' (opencv_prj/src/array_mul.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result6.data_stream.V' (opencv_prj/src/array_mul.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result5.data_stream.V' (opencv_prj/src/array_mul.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (opencv_prj/src/array_mul.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (opencv_prj/src/array_mul.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img_result.data_stream.V' (opencv_prj/src/array_mul.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 's1.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's1.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1524) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1525) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1621) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.3' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2_Re.data_stream.V' (opencv_prj/src/array_mul.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2_Im.data_stream.V' (opencv_prj/src/array_mul.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result4.data_stream.V' (opencv_prj/src/array_mul.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result3.data_stream.V' (opencv_prj/src/array_mul.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result2.data_stream.V' (opencv_prj/src/array_mul.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result1.data_stream.V' (opencv_prj/src/array_mul.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result6.data_stream.V' (opencv_prj/src/array_mul.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result5.data_stream.V' (opencv_prj/src/array_mul.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (opencv_prj/src/array_mul.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (opencv_prj/src/array_mul.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_result.data_stream.V' (opencv_prj/src/array_mul.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:599) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:65->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<double>::operator()<double>' into 'hls::sr_cast<double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<double, double>' into 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:254->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_mul, 1080, 1920, 6, 6, 6, int, double, double>' into 'hls::Mul<1080, 1920, 6, 6, 6, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:820) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<double, double>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 6, 6, 6, int, int, int>' into 'hls::AddWeighted<1080, 1920, 6, 6, 6, int>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:853) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:94->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100->D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Merge<1080, 1920, 6, 2054>' into 'array_mul' (opencv_prj/src/array_mul.cpp:47) automatically.
Command         transform done; 1.599 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.813 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 349.000 ; gain = 292.836
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.2.bc -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Split<1080, 1920, 2054, 6>' to 'Split' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:617:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mul<1080, 1920, 6, 6, 6, int>' to 'Mul' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:251:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<128, 1080, 1920, 2054>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted<1080, 1920, 6, 6, 6, int>' to 'AddWeighted' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<128, 1080, 1920, 2054>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
Command         transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 412.391 ; gain = 356.227
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6.29 sec.
Command     elaborate done; 42.084 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'array_mul' ...
Execute       ap_set_top_model array_mul 
Execute       get_model_list array_mul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model array_mul 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model AddWeighted 
Execute       preproc_iomode -model Mul 
Execute       preproc_iomode -model Split 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       get_model_list array_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Split ...
Execute       set_default_model Split 
Execute       apply_spec_resource_limit Split 
INFO-FLOW: Configuring Module : Mul ...
Execute       set_default_model Mul 
Execute       apply_spec_resource_limit Mul 
INFO-FLOW: Configuring Module : AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       apply_spec_resource_limit AddWeighted 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : array_mul ...
Execute       set_default_model array_mul 
Execute       apply_spec_resource_limit array_mul 
INFO-FLOW: Model list for preprocess: AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Split ...
Execute       set_default_model Split 
Execute       cdfg_preprocess -model Split 
Execute       rtl_gen_preprocess Split 
INFO-FLOW: Preprocessing Module: Mul ...
Execute       set_default_model Mul 
Execute       cdfg_preprocess -model Mul 
Execute       rtl_gen_preprocess Mul 
INFO-FLOW: Preprocessing Module: AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       cdfg_preprocess -model AddWeighted 
Execute       rtl_gen_preprocess AddWeighted 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: array_mul ...
Execute       set_default_model array_mul 
Execute       cdfg_preprocess -model array_mul 
Execute       rtl_gen_preprocess array_mul 
INFO-FLOW: Model list for synthesis: AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 43.206 seconds; current allocated memory: 356.105 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ loop_wait_for_eol has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 356.402 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ loop_wait_for_eol has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Split 
Execute       schedule -model Split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 356.552 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.sched.adb -f 
INFO-FLOW: Finish scheduling Split.
Execute       set_default_model Split 
Execute       bind -model Split 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Split
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 356.710 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.bind.adb -f 
INFO-FLOW: Finish binding Split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mul 
Execute       schedule -model Mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 356.987 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.sched.adb -f 
INFO-FLOW: Finish scheduling Mul.
Execute       set_default_model Mul 
Execute       bind -model Mul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 357.135 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.bind.adb -f 
INFO-FLOW: Finish binding Mul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddWeighted 
Execute       schedule -model AddWeighted 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 357.399 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.sched.adb -f 
INFO-FLOW: Finish scheduling AddWeighted.
Execute       set_default_model AddWeighted 
Execute       bind -model AddWeighted 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AddWeighted
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 357.557 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.bind.adb -f 
INFO-FLOW: Finish binding AddWeighted.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 357.734 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 357.956 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_mul 
Execute       schedule -model array_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 358.261 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.sched.adb -f 
INFO-FLOW: Finish scheduling array_mul.
Execute       set_default_model array_mul 
Execute       bind -model array_mul 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=array_mul
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 358.879 MB.
Execute       report -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.bind.adb -f 
INFO-FLOW: Finish binding array_mul.
Execute       get_model_list array_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Split 
Execute       rtl_gen_preprocess Mul 
Execute       rtl_gen_preprocess AddWeighted 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess array_mul 
INFO-FLOW: Model list for RTL generation: AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 359.443 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/AXIvideo2Mat -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ loop_wait_for_eol has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ loop_wait_for_eol has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Split -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Split'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 359.810 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Split -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/Split -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl Split -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/Split 
Execute       gen_rtl Split -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/Split 
Execute       gen_tb_info Split -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model Split -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Split_csynth.rpt -f 
Execute       report -model Split -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Split_csynth.xml -f -x 
Execute       report -model Split -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.verbose.rpt -verbose -f 
Execute       db_write -model Split -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mul -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'array_mul_dmul_64ns_64ns_64_6_max_dsp_1' to 'array_mul_dmul_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'array_mul_dmul_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 360.215 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mul -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/Mul -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl Mul -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/Mul 
Execute       gen_rtl Mul -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/Mul 
Execute       gen_tb_info Mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model Mul -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Mul_csynth.rpt -f 
Execute       report -model Mul -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Mul_csynth.xml -f -x 
Execute       report -model Mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.verbose.rpt -verbose -f 
Execute       db_write -model Mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AddWeighted -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'array_mul_dadd_64ns_64ns_64_5_full_dsp_1' to 'array_mul_dadd_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'array_mul_dadd_64cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddWeighted'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 360.686 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddWeighted -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/AddWeighted -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/AddWeighted 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/AddWeighted 
Execute       gen_tb_info AddWeighted -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model AddWeighted -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/AddWeighted_csynth.rpt -f 
Execute       report -model AddWeighted -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/AddWeighted_csynth.xml -f -x 
Execute       report -model AddWeighted -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.verbose.rpt -verbose -f 
Execute       db_write -model AddWeighted -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 361.015 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/Mat2AXIvideo -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model array_mul -vendor xilinx -mg_file D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src1_axi_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_src2_axi_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_strb_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_user_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_id_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/img_result_axi_V_dest_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_mul/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_mul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_mul'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 362.152 MB.
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_mul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/hls_OpenCV/opencv_prj/solution1/syn/systemc/array_mul -synmodules AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul 
Execute       gen_rtl array_mul -istop -style xilinx -f -lang vhdl -o D:/hls_OpenCV/opencv_prj/solution1/syn/vhdl/array_mul 
Execute       gen_rtl array_mul -istop -style xilinx -f -lang vlog -o D:/hls_OpenCV/opencv_prj/solution1/syn/verilog/array_mul 
Execute       export_constraint_db -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl -f -tool general 
Execute       report -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.design.xml -verbose -f -dv 
Execute       report -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info array_mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul -p D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db 
Execute       report -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/array_mul_csynth.rpt -f 
Execute       report -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/syn/report/array_mul_csynth.xml -f -x 
Execute       report -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.verbose.rpt -verbose -f 
Execute       db_write -model array_mul -o D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.adb -f 
Execute       sc_get_clocks array_mul 
Execute       sc_get_portdomain array_mul 
INFO-FLOW: Model list for RTL component generation: AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Split] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
INFO-FLOW: Handling components in module [Mul] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
INFO-FLOW: Found component array_mul_dmul_64bkb.
INFO-FLOW: Append model array_mul_dmul_64bkb
INFO-FLOW: Handling components in module [AddWeighted] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO-FLOW: Found component array_mul_dadd_64cud.
INFO-FLOW: Append model array_mul_dadd_64cud
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [array_mul] ... 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Found component fifo_w64_d4_A.
INFO-FLOW: Append model fifo_w64_d4_A
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Split
INFO-FLOW: Append model Mul
INFO-FLOW: Append model AddWeighted
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model array_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: array_mul_dmul_64bkb array_mul_dadd_64cud fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A fifo_w64_d4_A AXIvideo2Mat Split Mul AddWeighted Mat2AXIvideo array_mul
INFO-FLOW: To file: write model array_mul_dmul_64bkb
INFO-FLOW: To file: write model array_mul_dadd_64cud
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model fifo_w64_d4_A
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Split
INFO-FLOW: To file: write model Mul
INFO-FLOW: To file: write model AddWeighted
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model array_mul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.114 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_1_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_1_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_Re_data_stream_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_Im_data_stream_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_Re_data_stream_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_Im_data_stream_s_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result_data_stre_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result_data_stre_1_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result1_data_str_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result2_data_str_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result3_data_str_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result4_data_str_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result5_data_str_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_result6_data_str_U(fifo_w64_d4_A)' using Shift Registers.
Command       ap_source done; 0.204 sec.
Execute       get_config_sdx -target 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.117 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       ap_source done; 0.119 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute       sc_get_clocks array_mul 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/impl/misc/array_mul_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source D:/hls_OpenCV/opencv_prj/solution1/impl/misc/array_mul_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 429.227 ; gain = 373.062
INFO: [SYSC 207-301] Generating SystemC RTL for array_mul.
INFO: [VHDL 208-304] Generating VHDL RTL for array_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for array_mul.
Command     autosyn done; 4.618 sec.
Command   csynth_design done; 46.705 sec.
Command ap_source done; 47.044 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls_OpenCV/opencv_prj/solution1 opened at Thu Jul 29 09:34:09 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.127 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.224 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.116 sec.
Command     ap_source done; 0.116 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Split.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.compgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.rtl_wrap.cfg.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.constraint.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/array_mul.tbgen.tcl 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls_OpenCV/opencv_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 18.382 sec.
Command ap_source done; 18.609 sec.
Execute cleanup_all 
