
---------- Begin Simulation Statistics ----------
final_tick                               132673317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727488                       # Number of bytes of host memory used
host_op_rate                                   218645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   457.38                       # Real time elapsed on the host
host_tick_rate                              290073146                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132673                       # Number of seconds simulated
sim_ticks                                132673317500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.529141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596719                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599542                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599790                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              201                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.306933                       # CPI: cycles per instruction
system.cpu.discardedOps                          2541                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411471                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901047                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       413421680                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.188433                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        530693270                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       117271590                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1455340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2943780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1487197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2975747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            332                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1455087                       # Transaction distribution
system.membus.trans_dist::CleanEvict              253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487841                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4432220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4432220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188385728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188385728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488440                       # Request fanout histogram
system.membus.respLayer1.occupancy         7824284250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9359362250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2941921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           589                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4462860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4464297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190386880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190441152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1455672                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93125568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2944223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2943854     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    368      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2944223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1487483250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1115970999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            441999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  95                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                     108                       # number of overall hits
system.l2.demand_misses::.cpu.inst                494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487949                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               494                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487949                       # number of overall misses
system.l2.overall_misses::total               1488443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 104744717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104776896000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32179000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 104744717000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104776896000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.838710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999927                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.838710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999927                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 65139.676113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70395.367718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70393.623404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65139.676113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70395.367718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70393.623404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1455087                       # number of writebacks
system.l2.writebacks::total                   1455087                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488441                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488441                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29627250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  97304927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97334554250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29627250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  97304927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  97334554250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.837012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.837012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60095.841785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65395.381425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65393.626116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60095.841785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65395.381425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65393.626116                       # average overall mshr miss latency
system.l2.replacements                        1455672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1486834                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1486834                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1486834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1486834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487842                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 104737510500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  104737510500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70395.586695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70395.586695                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  97298305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  97298305500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65395.590056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65395.590056                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 95                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32179000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.838710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.838710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65139.676113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65139.676113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29627250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29627250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.837012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.837012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60095.841785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60095.841785                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7206500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.891667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 67350.467290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 67350.467290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6621500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62466.981132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62466.981132                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32437.779898                       # Cycle average of tags in use
system.l2.tags.total_refs                     2975708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488440                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.281575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32428.498323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25294128                       # Number of tag accesses
system.l2.tags.data_accesses                 25294128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93125568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93125568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1455087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1455087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            237817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         717767595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             718005412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       237817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           237817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      701916329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            701916329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      701916329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           237817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        717767595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1419921741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000368675500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        90928                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        90928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4372235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1366459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1455087                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90919                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15981436250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43889686250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10737.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29487.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1369075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1352125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  91132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    847.409679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   734.940025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.822069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4036      1.82%      1.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19646      8.84%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5996      2.70%     13.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8406      3.78%     17.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5573      2.51%     19.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6421      2.89%     22.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13466      6.06%     28.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10714      4.82%     33.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148048     66.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222306                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.369402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.999999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        90926    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.083137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90846     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90928                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93124288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93125568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       718.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       701.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    718.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    701.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  132673289000                       # Total gap between requests
system.mem_ctrls.avgGap                      45072.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95228608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93124288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 237817.223497105966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 717767594.829306960106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 701906681.424469590187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455087                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12020250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  43877666000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3208508467250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24381.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29488.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2205028.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            792661380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            421305720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5311831560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796406820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10472850960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31654059660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24290503680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76739619780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.410348                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62065972000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4430140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66177205500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            794610600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            422345550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315630040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3799042920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10472850960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32339231010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23713517280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76857228360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.296801                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60670905250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4430140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67572272250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958672                       # number of overall hits
system.cpu.icache.overall_hits::total         5958672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          589                       # number of overall misses
system.cpu.icache.overall_misses::total           589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33438750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33438750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33438750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33438750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959261                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959261                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56772.071307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56772.071307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56772.071307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56772.071307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          259                       # number of writebacks
system.cpu.icache.writebacks::total               259                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33144250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33144250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33144250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33144250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56272.071307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56272.071307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56272.071307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56272.071307                       # average overall mshr miss latency
system.cpu.icache.replacements                    259                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33438750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33438750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56772.071307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56772.071307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33144250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33144250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56272.071307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56272.071307                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           329.955976                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10117.590832                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   329.955976                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11919111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11919111                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45830674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45830674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45830703                       # number of overall hits
system.cpu.dcache.overall_hits::total        45830703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975793                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209256688250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209256688250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209256688250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209256688250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060971                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70320.182087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70320.182087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70319.638580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70319.638580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1486834                       # number of writebacks
system.cpu.dcache.writebacks::total           1486834                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487827                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487961                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 105859367750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105859367750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 105860699750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105860699750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71144.773523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71144.773523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71144.808063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71144.808063                       # average overall mshr miss latency
system.cpu.dcache.replacements                1486937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6512750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6512750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60303.240741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60303.240741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5976250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5976250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59170.792079                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59170.792079                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10119870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10119870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2975662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2975662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 209250175500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 209250175500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70320.545647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70320.545647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 105853391500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 105853391500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71145.586359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71145.586359                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.442308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1332000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1332000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.346154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        74000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        74000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        63250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        63250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        63250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        62750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        62750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        62750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.440985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47318691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.801029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.440985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999454                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99101009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99101009                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 132673317500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
