{"sha": "27e83a44d3e372702614769190cab3f2d8575713", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjdlODNhNDRkM2UzNzI3MDI2MTQ3NjkxOTBjYWIzZjJkODU3NTcxMw==", "commit": {"author": {"name": "Ramana Radhakrishnan", "email": "ramana.radhakrishnan@arm.com", "date": "2014-06-02T08:22:30Z"}, "committer": {"name": "Ramana Radhakrishnan", "email": "ramana@gcc.gnu.org", "date": "2014-06-02T08:22:30Z"}, "message": "re PR target/61154 ([ARM] wide-int merge introduced regressions in vshuf tests)\n\nFix PR target/61154\n\n2014-06-02  Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n\n\tPR target/61154\n\t* config/arm/arm.h (TARGET_SUPPORTS_WIDE_INT): Define.\n\t* config/arm/arm.md (mov64 splitter): Replace const_double_operand\n\twith immediate_operand.\n\nFrom-SVN: r211129", "tree": {"sha": "1f78941b652011d30f8727ef2a79c198824c3052", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1f78941b652011d30f8727ef2a79c198824c3052"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/27e83a44d3e372702614769190cab3f2d8575713", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/27e83a44d3e372702614769190cab3f2d8575713", "html_url": "https://github.com/Rust-GCC/gccrs/commit/27e83a44d3e372702614769190cab3f2d8575713", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/27e83a44d3e372702614769190cab3f2d8575713/comments", "author": null, "committer": null, "parents": [{"sha": "2ba0071e3da6e8f12e6e323e16de707211071e85", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ba0071e3da6e8f12e6e323e16de707211071e85", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ba0071e3da6e8f12e6e323e16de707211071e85"}], "stats": {"total": 11, "additions": 9, "deletions": 2}, "files": [{"sha": "2efa59fedf11de2fd5b2651a22ce59a6a63836a1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27e83a44d3e372702614769190cab3f2d8575713/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27e83a44d3e372702614769190cab3f2d8575713/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=27e83a44d3e372702614769190cab3f2d8575713", "patch": "@@ -1,3 +1,10 @@\n+2014-06-02  Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n+\n+\tPR target/61154\n+\t* config/arm/arm.h (TARGET_SUPPORTS_WIDE_INT): Define.\n+\t* config/arm/arm.md (mov64 splitter): Replace const_double_operand\n+\twith immediate_operand.\n+\n 2014-06-02  Andreas Schwab  <schwab@suse.de>\n \n \t* config/ia64/ia64.c"}, {"sha": "c32502694e4ef802d6a5f6f5e7bd9155d7e25b2a", "filename": "gcc/config/arm/arm.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27e83a44d3e372702614769190cab3f2d8575713/gcc%2Fconfig%2Farm%2Farm.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27e83a44d3e372702614769190cab3f2d8575713/gcc%2Fconfig%2Farm%2Farm.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.h?ref=27e83a44d3e372702614769190cab3f2d8575713", "patch": "@@ -2395,5 +2395,5 @@ extern const char *host_detect_local_cpu (int argc, const char **argv);\n #endif\n \n #define DRIVER_SELF_SPECS MCPU_MTUNE_NATIVE_SPECS\n-\n+#define TARGET_SUPPORTS_WIDE_INT 1\n #endif /* ! GCC_ARM_H */"}, {"sha": "bec889a954fd46c58c89175fd61dec3bfee5e39c", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/27e83a44d3e372702614769190cab3f2d8575713/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/27e83a44d3e372702614769190cab3f2d8575713/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=27e83a44d3e372702614769190cab3f2d8575713", "patch": "@@ -5990,7 +5990,7 @@\n \n (define_split\n   [(set (match_operand:ANY64 0 \"arm_general_register_operand\" \"\")\n-\t(match_operand:ANY64 1 \"const_double_operand\" \"\"))]\n+\t(match_operand:ANY64 1 \"immediate_operand\" \"\"))]\n   \"TARGET_32BIT\n    && reload_completed\n    && (arm_const_double_inline_cost (operands[1])"}]}