
Dual_Core__High_Level_Arch_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003b34  08003b34  00013b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b44  08003b44  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003b44  08003b44  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b44  08003b44  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b44  08003b44  00013b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b48  08003b48  00013b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08003b4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  24000010  08003b5c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000544  08003b5c  00020544  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9dc  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ec  00000000  00000000  0002ea1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  00030d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a90  00000000  00000000  000318b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000394c9  00000000  00000000  00032340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f613  00000000  00000000  0006b809  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017551a  00000000  00000000  0007ae1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001f0336  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e60  00000000  00000000  001f0388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003b1c 	.word	0x08003b1c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08003b1c 	.word	0x08003b1c

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040a:	4b19      	ldr	r3, [pc, #100]	; (8000470 <MX_GPIO_Init+0x6c>)
 800040c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000410:	4a17      	ldr	r2, [pc, #92]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000412:	f043 0304 	orr.w	r3, r3, #4
 8000416:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800041a:	4b15      	ldr	r3, [pc, #84]	; (8000470 <MX_GPIO_Init+0x6c>)
 800041c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000420:	f003 0304 	and.w	r3, r3, #4
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000428:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_GPIO_Init+0x6c>)
 800042a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800042e:	4a10      	ldr	r2, [pc, #64]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000434:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000438:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <MX_GPIO_Init+0x6c>)
 800043a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800043e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000446:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800044c:	4a08      	ldr	r2, [pc, #32]	; (8000470 <MX_GPIO_Init+0x6c>)
 800044e:	f043 0301 	orr.w	r3, r3, #1
 8000452:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000456:	4b06      	ldr	r3, [pc, #24]	; (8000470 <MX_GPIO_Init+0x6c>)
 8000458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800045c:	f003 0301 	and.w	r3, r3, #1
 8000460:	607b      	str	r3, [r7, #4]
 8000462:	687b      	ldr	r3, [r7, #4]

}
 8000464:	bf00      	nop
 8000466:	3714      	adds	r7, #20
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr
 8000470:	58024400 	.word	0x58024400

08000474 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800047a:	4b55      	ldr	r3, [pc, #340]	; (80005d0 <main+0x15c>)
 800047c:	695b      	ldr	r3, [r3, #20]
 800047e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000482:	2b00      	cmp	r3, #0
 8000484:	d11b      	bne.n	80004be <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000486:	f3bf 8f4f 	dsb	sy
}
 800048a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800048c:	f3bf 8f6f 	isb	sy
}
 8000490:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000492:	4b4f      	ldr	r3, [pc, #316]	; (80005d0 <main+0x15c>)
 8000494:	2200      	movs	r2, #0
 8000496:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800049a:	f3bf 8f4f 	dsb	sy
}
 800049e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004a0:	f3bf 8f6f 	isb	sy
}
 80004a4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80004a6:	4b4a      	ldr	r3, [pc, #296]	; (80005d0 <main+0x15c>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	4a49      	ldr	r2, [pc, #292]	; (80005d0 <main+0x15c>)
 80004ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004b2:	f3bf 8f4f 	dsb	sy
}
 80004b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004b8:	f3bf 8f6f 	isb	sy
}
 80004bc:	e000      	b.n	80004c0 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80004be:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004c0:	4b43      	ldr	r3, [pc, #268]	; (80005d0 <main+0x15c>)
 80004c2:	695b      	ldr	r3, [r3, #20]
 80004c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d138      	bne.n	800053e <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80004cc:	4b40      	ldr	r3, [pc, #256]	; (80005d0 <main+0x15c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004d4:	f3bf 8f4f 	dsb	sy
}
 80004d8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004da:	4b3d      	ldr	r3, [pc, #244]	; (80005d0 <main+0x15c>)
 80004dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80004e0:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	0b5b      	lsrs	r3, r3, #13
 80004e6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004ea:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004ec:	693b      	ldr	r3, [r7, #16]
 80004ee:	08db      	lsrs	r3, r3, #3
 80004f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004f4:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	015a      	lsls	r2, r3, #5
 80004fa:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80004fe:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000500:	68ba      	ldr	r2, [r7, #8]
 8000502:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000504:	4932      	ldr	r1, [pc, #200]	; (80005d0 <main+0x15c>)
 8000506:	4313      	orrs	r3, r2
 8000508:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	60ba      	str	r2, [r7, #8]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d1ef      	bne.n	80004f6 <main+0x82>
    } while(sets-- != 0U);
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	1e5a      	subs	r2, r3, #1
 800051a:	60fa      	str	r2, [r7, #12]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d1e5      	bne.n	80004ec <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000520:	f3bf 8f4f 	dsb	sy
}
 8000524:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000526:	4b2a      	ldr	r3, [pc, #168]	; (80005d0 <main+0x15c>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a29      	ldr	r2, [pc, #164]	; (80005d0 <main+0x15c>)
 800052c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000530:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
}
 8000536:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000538:	f3bf 8f6f 	isb	sy
}
 800053c:	e000      	b.n	8000540 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800053e:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000544:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000546:	bf00      	nop
 8000548:	4b22      	ldr	r3, [pc, #136]	; (80005d4 <main+0x160>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000550:	2b00      	cmp	r3, #0
 8000552:	d004      	beq.n	800055e <main+0xea>
 8000554:	697b      	ldr	r3, [r7, #20]
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	617a      	str	r2, [r7, #20]
 800055a:	2b00      	cmp	r3, #0
 800055c:	dcf4      	bgt.n	8000548 <main+0xd4>
  if ( timeout < 0 )
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	2b00      	cmp	r3, #0
 8000562:	da01      	bge.n	8000568 <main+0xf4>
  {
  Error_Handler();
 8000564:	f000 f8be 	bl	80006e4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000568:	f000 fa0c 	bl	8000984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056c:	f000 f834 	bl	80005d8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000570:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <main+0x160>)
 8000572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000576:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <main+0x160>)
 8000578:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800057c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000580:	4b14      	ldr	r3, [pc, #80]	; (80005d4 <main+0x160>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800058e:	2000      	movs	r0, #0
 8000590:	f000 fd7a 	bl	8001088 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000594:	2100      	movs	r1, #0
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fd90 	bl	80010bc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800059c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a0:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80005a2:	bf00      	nop
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <main+0x160>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d104      	bne.n	80005ba <main+0x146>
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	1e5a      	subs	r2, r3, #1
 80005b4:	617a      	str	r2, [r7, #20]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	dcf4      	bgt.n	80005a4 <main+0x130>
if ( timeout < 0 )
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	da01      	bge.n	80005c4 <main+0x150>
{
Error_Handler();
 80005c0:	f000 f890 	bl	80006e4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c4:	f7ff ff1e 	bl	8000404 <MX_GPIO_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005c8:	f000 f8e2 	bl	8000790 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005cc:	e7fe      	b.n	80005cc <main+0x158>
 80005ce:	bf00      	nop
 80005d0:	e000ed00 	.word	0xe000ed00
 80005d4:	58024400 	.word	0x58024400

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b09c      	sub	sp, #112	; 0x70
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005e2:	224c      	movs	r2, #76	; 0x4c
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 fa90 	bl	8003b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2220      	movs	r2, #32
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fa8a 	bl	8003b0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005f8:	2004      	movs	r0, #4
 80005fa:	f000 fee7 	bl	80013cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80005fe:	2300      	movs	r3, #0
 8000600:	603b      	str	r3, [r7, #0]
 8000602:	4b35      	ldr	r3, [pc, #212]	; (80006d8 <SystemClock_Config+0x100>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemClock_Config+0x100>)
 8000608:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800060c:	6193      	str	r3, [r2, #24]
 800060e:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <SystemClock_Config+0x100>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemClock_Config+0x104>)
 800061a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800061c:	4a2f      	ldr	r2, [pc, #188]	; (80006dc <SystemClock_Config+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000624:	4b2d      	ldr	r3, [pc, #180]	; (80006dc <SystemClock_Config+0x104>)
 8000626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000630:	bf00      	nop
 8000632:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <SystemClock_Config+0x100>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800063a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800063e:	d1f8      	bne.n	8000632 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <SystemClock_Config+0x108>)
 8000642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000644:	f023 0303 	bic.w	r3, r3, #3
 8000648:	4a25      	ldr	r2, [pc, #148]	; (80006e0 <SystemClock_Config+0x108>)
 800064a:	f043 0302 	orr.w	r3, r3, #2
 800064e:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000650:	2321      	movs	r3, #33	; 0x21
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000654:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000658:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800065a:	2301      	movs	r3, #1
 800065c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065e:	2302      	movs	r3, #2
 8000660:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000662:	2302      	movs	r3, #2
 8000664:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000666:	2301      	movs	r3, #1
 8000668:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800066a:	2378      	movs	r3, #120	; 0x78
 800066c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800066e:	2302      	movs	r3, #2
 8000670:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000672:	2304      	movs	r3, #4
 8000674:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000676:	2302      	movs	r3, #2
 8000678:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800067a:	230c      	movs	r3, #12
 800067c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800067e:	2300      	movs	r3, #0
 8000680:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000686:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800068a:	4618      	mov	r0, r3
 800068c:	f000 ff08 	bl	80014a0 <HAL_RCC_OscConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000696:	f000 f825 	bl	80006e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069a:	233f      	movs	r3, #63	; 0x3f
 800069c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069e:	2303      	movs	r3, #3
 80006a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80006a6:	2308      	movs	r3, #8
 80006a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006aa:	2340      	movs	r3, #64	; 0x40
 80006ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006ae:	2340      	movs	r3, #64	; 0x40
 80006b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006b6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80006b8:	2340      	movs	r3, #64	; 0x40
 80006ba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	2104      	movs	r1, #4
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 fb1b 	bl	8001cfc <HAL_RCC_ClockConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80006cc:	f000 f80a 	bl	80006e4 <Error_Handler>
  }
}
 80006d0:	bf00      	nop
 80006d2:	3770      	adds	r7, #112	; 0x70
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	58024800 	.word	0x58024800
 80006dc:	58000400 	.word	0x58000400
 80006e0:	58024400 	.word	0x58024400

080006e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80006e8:	b672      	cpsid	i
}
 80006ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ec:	e7fe      	b.n	80006ec <Error_Handler+0x8>
	...

080006f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f6:	4b0d      	ldr	r3, [pc, #52]	; (800072c <HAL_MspInit+0x3c>)
 80006f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006fc:	4a0b      	ldr	r2, [pc, #44]	; (800072c <HAL_MspInit+0x3c>)
 80006fe:	f043 0302 	orr.w	r3, r3, #2
 8000702:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <HAL_MspInit+0x3c>)
 8000708:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800070c:	f003 0302 	and.w	r3, r3, #2
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 0);
 8000714:	2200      	movs	r2, #0
 8000716:	2100      	movs	r1, #0
 8000718:	207d      	movs	r0, #125	; 0x7d
 800071a:	f000 fad0 	bl	8000cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 800071e:	207d      	movs	r0, #125	; 0x7d
 8000720:	f000 fae7 	bl	8000cf2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	58024400 	.word	0x58024400

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000734:	e7fe      	b.n	8000734 <NMI_Handler+0x4>

08000736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000736:	b480      	push	{r7}
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073a:	e7fe      	b.n	800073a <HardFault_Handler+0x4>

0800073c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000740:	e7fe      	b.n	8000740 <MemManage_Handler+0x4>

08000742 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000746:	e7fe      	b.n	8000746 <BusFault_Handler+0x4>

08000748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800074c:	e7fe      	b.n	800074c <UsageFault_Handler+0x4>

0800074e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr

08000778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800077c:	f000 f974 	bl	8000a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}

08000784 <HSEM1_IRQHandler>:

/**
  * @brief This function handles HSEM1 global interrupt.
  */
void HSEM1_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8000788:	f000 fcbe 	bl	8001108 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM1_IRQn 1 */

  /* USER CODE END HSEM1_IRQn 1 */
}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}

08000790 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000794:	4b15      	ldr	r3, [pc, #84]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000796:	4a16      	ldr	r2, [pc, #88]	; (80007f0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000798:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800079a:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800079c:	2209      	movs	r2, #9
 800079e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007a2:	2202      	movs	r2, #2
 80007a4:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007ac:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007ae:	2202      	movs	r2, #2
 80007b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007d8:	f000 fcb0 	bl	800113c <HAL_PCD_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80007e2:	f7ff ff7f 	bl	80006e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	2400002c 	.word	0x2400002c
 80007f0:	40080000 	.word	0x40080000

080007f4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b0b8      	sub	sp, #224	; 0xe0
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	22bc      	movs	r2, #188	; 0xbc
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f003 f979 	bl	8003b0c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a2f      	ldr	r2, [pc, #188]	; (80008dc <HAL_PCD_MspInit+0xe8>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d156      	bne.n	80008d2 <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000824:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000828:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800082a:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800082e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000832:	f107 0310 	add.w	r3, r7, #16
 8000836:	4618      	mov	r0, r3
 8000838:	f001 fd90 	bl	800235c <HAL_RCCEx_PeriphCLKConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 8000842:	f7ff ff4f 	bl	80006e4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000846:	f000 fe1b 	bl	8001480 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084a:	4b25      	ldr	r3, [pc, #148]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 800084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000850:	4a23      	ldr	r2, [pc, #140]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 8000852:	f043 0301 	orr.w	r3, r3, #1
 8000856:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800085a:	4b21      	ldr	r3, [pc, #132]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 800085c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000860:	f003 0301 	and.w	r3, r3, #1
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000868:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800086c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000882:	230a      	movs	r3, #10
 8000884:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000888:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800088c:	4619      	mov	r1, r3
 800088e:	4815      	ldr	r0, [pc, #84]	; (80008e4 <HAL_PCD_MspInit+0xf0>)
 8000890:	f000 fa4a 	bl	8000d28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000894:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000898:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089c:	2300      	movs	r3, #0
 800089e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80008ac:	4619      	mov	r1, r3
 80008ae:	480d      	ldr	r0, [pc, #52]	; (80008e4 <HAL_PCD_MspInit+0xf0>)
 80008b0:	f000 fa3a 	bl	8000d28 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80008b4:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 80008b6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008ba:	4a09      	ldr	r2, [pc, #36]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 80008bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80008c0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_PCD_MspInit+0xec>)
 80008c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80008d2:	bf00      	nop
 80008d4:	37e0      	adds	r7, #224	; 0xe0
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40080000 	.word	0x40080000
 80008e0:	58024400 	.word	0x58024400
 80008e4:	58020000 	.word	0x58020000

080008e8 <HAL_HSEM_FreeCallback>:

void HAL_HSEM_FreeCallback(uint32_t SemMask)
/* Function is called automatically when a semaphore is released.
 * This function takes care of HSEM's released from Cortex-M4.
 */
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
	if (SemMask == HSEM_CM4_DONE_MASK) 							// Is CM4 done with it's current task ?
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d114      	bne.n	8000920 <HAL_HSEM_FreeCallback+0x38>
	{
		// chose next state based on current state
		if (*st == STATE_INIT)
 80008f6:	4b0c      	ldr	r3, [pc, #48]	; (8000928 <HAL_HSEM_FreeCallback+0x40>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d103      	bne.n	8000908 <HAL_HSEM_FreeCallback+0x20>
		{
			*st = STATE_START;
 8000900:	4b09      	ldr	r3, [pc, #36]	; (8000928 <HAL_HSEM_FreeCallback+0x40>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
		}
		if (*st == STATE_ROBOT_MOVE)
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <HAL_HSEM_FreeCallback+0x40>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b02      	cmp	r3, #2
 8000910:	d103      	bne.n	800091a <HAL_HSEM_FreeCallback+0x32>
		{
			*subRobotM = SUBSTATE_RM_CM4_DONE;
 8000912:	4b06      	ldr	r3, [pc, #24]	; (800092c <HAL_HSEM_FreeCallback+0x44>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2204      	movs	r2, #4
 8000918:	701a      	strb	r2, [r3, #0]
		}
		HAL_HSEM_ActivateNotification(HSEM_CM4_DONE_MASK); 		// reactivate notification
 800091a:	2002      	movs	r0, #2
 800091c:	f000 fbe2 	bl	80010e4 <HAL_HSEM_ActivateNotification>
	}
}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2400053c 	.word	0x2400053c
 800092c:	24000538 	.word	0x24000538

08000930 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000930:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000968 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000934:	f7ff fcd0 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000938:	480c      	ldr	r0, [pc, #48]	; (800096c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800093a:	490d      	ldr	r1, [pc, #52]	; (8000970 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800093c:	4a0d      	ldr	r2, [pc, #52]	; (8000974 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800093e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000940:	e002      	b.n	8000948 <LoopCopyDataInit>

08000942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000946:	3304      	adds	r3, #4

08000948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800094a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800094c:	d3f9      	bcc.n	8000942 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094e:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000950:	4c0a      	ldr	r4, [pc, #40]	; (800097c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000954:	e001      	b.n	800095a <LoopFillZerobss>

08000956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000958:	3204      	adds	r2, #4

0800095a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800095a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800095c:	d3fb      	bcc.n	8000956 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800095e:	f003 f8b1 	bl	8003ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000962:	f7ff fd87 	bl	8000474 <main>
  bx  lr
 8000966:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000968:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800096c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000970:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000974:	08003b4c 	.word	0x08003b4c
  ldr r2, =_sbss
 8000978:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800097c:	24000544 	.word	0x24000544

08000980 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000980:	e7fe      	b.n	8000980 <ADC3_IRQHandler>
	...

08000984 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800098a:	2003      	movs	r0, #3
 800098c:	f000 f98c 	bl	8000ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000990:	f001 fb6a 	bl	8002068 <HAL_RCC_GetSysClockFreq>
 8000994:	4602      	mov	r2, r0
 8000996:	4b15      	ldr	r3, [pc, #84]	; (80009ec <HAL_Init+0x68>)
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	0a1b      	lsrs	r3, r3, #8
 800099c:	f003 030f 	and.w	r3, r3, #15
 80009a0:	4913      	ldr	r1, [pc, #76]	; (80009f0 <HAL_Init+0x6c>)
 80009a2:	5ccb      	ldrb	r3, [r1, r3]
 80009a4:	f003 031f 	and.w	r3, r3, #31
 80009a8:	fa22 f303 	lsr.w	r3, r2, r3
 80009ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80009ae:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <HAL_Init+0x68>)
 80009b0:	699b      	ldr	r3, [r3, #24]
 80009b2:	f003 030f 	and.w	r3, r3, #15
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <HAL_Init+0x6c>)
 80009b8:	5cd3      	ldrb	r3, [r2, r3]
 80009ba:	f003 031f 	and.w	r3, r3, #31
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	fa22 f303 	lsr.w	r3, r2, r3
 80009c4:	4a0b      	ldr	r2, [pc, #44]	; (80009f4 <HAL_Init+0x70>)
 80009c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80009c8:	4a0b      	ldr	r2, [pc, #44]	; (80009f8 <HAL_Init+0x74>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 f814 	bl	80009fc <HAL_InitTick>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
 80009dc:	e002      	b.n	80009e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009de:	f7ff fe87 	bl	80006f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	58024400 	.word	0x58024400
 80009f0:	08003b34 	.word	0x08003b34
 80009f4:	24000004 	.word	0x24000004
 80009f8:	24000000 	.word	0x24000000

080009fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a04:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <HAL_InitTick+0x60>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d101      	bne.n	8000a10 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e021      	b.n	8000a54 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a10:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <HAL_InitTick+0x64>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <HAL_InitTick+0x60>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 f971 	bl	8000d0e <HAL_SYSTICK_Config>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000a32:	2301      	movs	r3, #1
 8000a34:	e00e      	b.n	8000a54 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2b0f      	cmp	r3, #15
 8000a3a:	d80a      	bhi.n	8000a52 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	f000 f93b 	bl	8000cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a48:	4a06      	ldr	r2, [pc, #24]	; (8000a64 <HAL_InitTick+0x68>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e000      	b.n	8000a54 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	2400000c 	.word	0x2400000c
 8000a60:	24000000 	.word	0x24000000
 8000a64:	24000008 	.word	0x24000008

08000a68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a6c:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_IncTick+0x20>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	461a      	mov	r2, r3
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_IncTick+0x24>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4413      	add	r3, r2
 8000a78:	4a04      	ldr	r2, [pc, #16]	; (8000a8c <HAL_IncTick+0x24>)
 8000a7a:	6013      	str	r3, [r2, #0]
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	2400000c 	.word	0x2400000c
 8000a8c:	24000540 	.word	0x24000540

08000a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  return uwTick;
 8000a94:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <HAL_GetTick+0x14>)
 8000a96:	681b      	ldr	r3, [r3, #0]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	24000540 	.word	0x24000540

08000aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ab0:	f7ff ffee 	bl	8000a90 <HAL_GetTick>
 8000ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ac0:	d005      	beq.n	8000ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <HAL_Delay+0x44>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	4413      	add	r3, r2
 8000acc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ace:	bf00      	nop
 8000ad0:	f7ff ffde 	bl	8000a90 <HAL_GetTick>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	68fa      	ldr	r2, [r7, #12]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d8f7      	bhi.n	8000ad0 <HAL_Delay+0x28>
  {
  }
}
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	2400000c 	.word	0x2400000c

08000af0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000af4:	4b03      	ldr	r3, [pc, #12]	; (8000b04 <HAL_GetREVID+0x14>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	0c1b      	lsrs	r3, r3, #16
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	5c001000 	.word	0x5c001000

08000b08 <__NVIC_SetPriorityGrouping>:
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f003 0307 	and.w	r3, r3, #7
 8000b16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <__NVIC_SetPriorityGrouping+0x40>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b1e:	68ba      	ldr	r2, [r7, #8]
 8000b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b24:	4013      	ands	r3, r2
 8000b26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b2c:	68bb      	ldr	r3, [r7, #8]
 8000b2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <__NVIC_SetPriorityGrouping+0x44>)
 8000b32:	4313      	orrs	r3, r2
 8000b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b36:	4a04      	ldr	r2, [pc, #16]	; (8000b48 <__NVIC_SetPriorityGrouping+0x40>)
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	60d3      	str	r3, [r2, #12]
}
 8000b3c:	bf00      	nop
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00
 8000b4c:	05fa0000 	.word	0x05fa0000

08000b50 <__NVIC_GetPriorityGrouping>:
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b54:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <__NVIC_GetPriorityGrouping+0x18>)
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	0a1b      	lsrs	r3, r3, #8
 8000b5a:	f003 0307 	and.w	r3, r3, #7
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <__NVIC_EnableIRQ>:
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	db0b      	blt.n	8000b96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	f003 021f 	and.w	r2, r3, #31
 8000b84:	4907      	ldr	r1, [pc, #28]	; (8000ba4 <__NVIC_EnableIRQ+0x38>)
 8000b86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b8a:	095b      	lsrs	r3, r3, #5
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b96:	bf00      	nop
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000e100 	.word	0xe000e100

08000ba8 <__NVIC_SetPriority>:
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	db0a      	blt.n	8000bd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	490c      	ldr	r1, [pc, #48]	; (8000bf4 <__NVIC_SetPriority+0x4c>)
 8000bc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bc6:	0112      	lsls	r2, r2, #4
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	440b      	add	r3, r1
 8000bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bd0:	e00a      	b.n	8000be8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	4908      	ldr	r1, [pc, #32]	; (8000bf8 <__NVIC_SetPriority+0x50>)
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	f003 030f 	and.w	r3, r3, #15
 8000bde:	3b04      	subs	r3, #4
 8000be0:	0112      	lsls	r2, r2, #4
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	440b      	add	r3, r1
 8000be6:	761a      	strb	r2, [r3, #24]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <NVIC_EncodePriority>:
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b089      	sub	sp, #36	; 0x24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	f1c3 0307 	rsb	r3, r3, #7
 8000c16:	2b04      	cmp	r3, #4
 8000c18:	bf28      	it	cs
 8000c1a:	2304      	movcs	r3, #4
 8000c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	3304      	adds	r3, #4
 8000c22:	2b06      	cmp	r3, #6
 8000c24:	d902      	bls.n	8000c2c <NVIC_EncodePriority+0x30>
 8000c26:	69fb      	ldr	r3, [r7, #28]
 8000c28:	3b03      	subs	r3, #3
 8000c2a:	e000      	b.n	8000c2e <NVIC_EncodePriority+0x32>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c30:	f04f 32ff 	mov.w	r2, #4294967295
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	401a      	ands	r2, r3
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c44:	f04f 31ff 	mov.w	r1, #4294967295
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43d9      	mvns	r1, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	4313      	orrs	r3, r2
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3724      	adds	r7, #36	; 0x24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c74:	d301      	bcc.n	8000c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c76:	2301      	movs	r3, #1
 8000c78:	e00f      	b.n	8000c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ca4 <SysTick_Config+0x40>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c82:	210f      	movs	r1, #15
 8000c84:	f04f 30ff 	mov.w	r0, #4294967295
 8000c88:	f7ff ff8e 	bl	8000ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c8c:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <SysTick_Config+0x40>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c92:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <SysTick_Config+0x40>)
 8000c94:	2207      	movs	r2, #7
 8000c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	e000e010 	.word	0xe000e010

08000ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff29 	bl	8000b08 <__NVIC_SetPriorityGrouping>
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b086      	sub	sp, #24
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	60b9      	str	r1, [r7, #8]
 8000cc8:	607a      	str	r2, [r7, #4]
 8000cca:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ccc:	f7ff ff40 	bl	8000b50 <__NVIC_GetPriorityGrouping>
 8000cd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	68b9      	ldr	r1, [r7, #8]
 8000cd6:	6978      	ldr	r0, [r7, #20]
 8000cd8:	f7ff ff90 	bl	8000bfc <NVIC_EncodePriority>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff5f 	bl	8000ba8 <__NVIC_SetPriority>
}
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff ff33 	bl	8000b6c <__NVIC_EnableIRQ>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ffa4 	bl	8000c64 <SysTick_Config>
 8000d1c:	4603      	mov	r3, r0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b089      	sub	sp, #36	; 0x24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000d36:	4b89      	ldr	r3, [pc, #548]	; (8000f5c <HAL_GPIO_Init+0x234>)
 8000d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d3a:	e194      	b.n	8001066 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	2101      	movs	r1, #1
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	fa01 f303 	lsl.w	r3, r1, r3
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 8186 	beq.w	8001060 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f003 0303 	and.w	r3, r3, #3
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d005      	beq.n	8000d6c <HAL_GPIO_Init+0x44>
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f003 0303 	and.w	r3, r3, #3
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d130      	bne.n	8000dce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	005b      	lsls	r3, r3, #1
 8000d76:	2203      	movs	r2, #3
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4013      	ands	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	68da      	ldr	r2, [r3, #12]
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	69ba      	ldr	r2, [r7, #24]
 8000d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000da2:	2201      	movs	r2, #1
 8000da4:	69fb      	ldr	r3, [r7, #28]
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4013      	ands	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	091b      	lsrs	r3, r3, #4
 8000db8:	f003 0201 	and.w	r2, r3, #1
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d017      	beq.n	8000e0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d123      	bne.n	8000e5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	08da      	lsrs	r2, r3, #3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	3208      	adds	r2, #8
 8000e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	220f      	movs	r2, #15
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4013      	ands	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	691a      	ldr	r2, [r3, #16]
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	08da      	lsrs	r2, r3, #3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3208      	adds	r2, #8
 8000e58:	69b9      	ldr	r1, [r7, #24]
 8000e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4013      	ands	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 0203 	and.w	r2, r3, #3
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f000 80e0 	beq.w	8001060 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea0:	4b2f      	ldr	r3, [pc, #188]	; (8000f60 <HAL_GPIO_Init+0x238>)
 8000ea2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ea6:	4a2e      	ldr	r2, [pc, #184]	; (8000f60 <HAL_GPIO_Init+0x238>)
 8000ea8:	f043 0302 	orr.w	r3, r3, #2
 8000eac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000eb0:	4b2b      	ldr	r3, [pc, #172]	; (8000f60 <HAL_GPIO_Init+0x238>)
 8000eb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	60fb      	str	r3, [r7, #12]
 8000ebc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ebe:	4a29      	ldr	r2, [pc, #164]	; (8000f64 <HAL_GPIO_Init+0x23c>)
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	089b      	lsrs	r3, r3, #2
 8000ec4:	3302      	adds	r3, #2
 8000ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	f003 0303 	and.w	r3, r3, #3
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	220f      	movs	r2, #15
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43db      	mvns	r3, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a20      	ldr	r2, [pc, #128]	; (8000f68 <HAL_GPIO_Init+0x240>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d052      	beq.n	8000f90 <HAL_GPIO_Init+0x268>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a1f      	ldr	r2, [pc, #124]	; (8000f6c <HAL_GPIO_Init+0x244>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d031      	beq.n	8000f56 <HAL_GPIO_Init+0x22e>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a1e      	ldr	r2, [pc, #120]	; (8000f70 <HAL_GPIO_Init+0x248>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d02b      	beq.n	8000f52 <HAL_GPIO_Init+0x22a>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a1d      	ldr	r2, [pc, #116]	; (8000f74 <HAL_GPIO_Init+0x24c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d025      	beq.n	8000f4e <HAL_GPIO_Init+0x226>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a1c      	ldr	r2, [pc, #112]	; (8000f78 <HAL_GPIO_Init+0x250>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d01f      	beq.n	8000f4a <HAL_GPIO_Init+0x222>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a1b      	ldr	r2, [pc, #108]	; (8000f7c <HAL_GPIO_Init+0x254>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d019      	beq.n	8000f46 <HAL_GPIO_Init+0x21e>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a1a      	ldr	r2, [pc, #104]	; (8000f80 <HAL_GPIO_Init+0x258>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d013      	beq.n	8000f42 <HAL_GPIO_Init+0x21a>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a19      	ldr	r2, [pc, #100]	; (8000f84 <HAL_GPIO_Init+0x25c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d00d      	beq.n	8000f3e <HAL_GPIO_Init+0x216>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a18      	ldr	r2, [pc, #96]	; (8000f88 <HAL_GPIO_Init+0x260>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d007      	beq.n	8000f3a <HAL_GPIO_Init+0x212>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a17      	ldr	r2, [pc, #92]	; (8000f8c <HAL_GPIO_Init+0x264>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d101      	bne.n	8000f36 <HAL_GPIO_Init+0x20e>
 8000f32:	2309      	movs	r3, #9
 8000f34:	e02d      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f36:	230a      	movs	r3, #10
 8000f38:	e02b      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f3a:	2308      	movs	r3, #8
 8000f3c:	e029      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f3e:	2307      	movs	r3, #7
 8000f40:	e027      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f42:	2306      	movs	r3, #6
 8000f44:	e025      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f46:	2305      	movs	r3, #5
 8000f48:	e023      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	e021      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e01f      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f52:	2302      	movs	r3, #2
 8000f54:	e01d      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e01b      	b.n	8000f92 <HAL_GPIO_Init+0x26a>
 8000f5a:	bf00      	nop
 8000f5c:	58000080 	.word	0x58000080
 8000f60:	58024400 	.word	0x58024400
 8000f64:	58000400 	.word	0x58000400
 8000f68:	58020000 	.word	0x58020000
 8000f6c:	58020400 	.word	0x58020400
 8000f70:	58020800 	.word	0x58020800
 8000f74:	58020c00 	.word	0x58020c00
 8000f78:	58021000 	.word	0x58021000
 8000f7c:	58021400 	.word	0x58021400
 8000f80:	58021800 	.word	0x58021800
 8000f84:	58021c00 	.word	0x58021c00
 8000f88:	58022000 	.word	0x58022000
 8000f8c:	58022400 	.word	0x58022400
 8000f90:	2300      	movs	r3, #0
 8000f92:	69fa      	ldr	r2, [r7, #28]
 8000f94:	f002 0203 	and.w	r2, r2, #3
 8000f98:	0092      	lsls	r2, r2, #2
 8000f9a:	4093      	lsls	r3, r2
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fa2:	4938      	ldr	r1, [pc, #224]	; (8001084 <HAL_GPIO_Init+0x35c>)
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000fd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000fde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001004:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	3301      	adds	r3, #1
 8001064:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	fa22 f303 	lsr.w	r3, r2, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	f47f ae63 	bne.w	8000d3c <HAL_GPIO_Init+0x14>
  }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3724      	adds	r7, #36	; 0x24
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	58000400 	.word	0x58000400

08001088 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <HAL_HSEM_FastTake+0x2c>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3320      	adds	r3, #32
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	4a07      	ldr	r2, [pc, #28]	; (80010b8 <HAL_HSEM_FastTake+0x30>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d101      	bne.n	80010a4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	e000      	b.n	80010a6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	58026400 	.word	0x58026400
 80010b8:	80000300 	.word	0x80000300

080010bc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80010c6:	4906      	ldr	r1, [pc, #24]	; (80010e0 <HAL_HSEM_Release+0x24>)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	58026400 	.word	0x58026400

080010e4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 80010ec:	4b05      	ldr	r3, [pc, #20]	; (8001104 <HAL_HSEM_ActivateNotification+0x20>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	4904      	ldr	r1, [pc, #16]	; (8001104 <HAL_HSEM_ActivateNotification+0x20>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	600b      	str	r3, [r1, #0]
#endif
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	58026500 	.word	0x58026500

08001108 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800110e:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <HAL_HSEM_IRQHandler+0x30>)
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_HSEM_IRQHandler+0x30>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	43db      	mvns	r3, r3
 800111c:	4906      	ldr	r1, [pc, #24]	; (8001138 <HAL_HSEM_IRQHandler+0x30>)
 800111e:	4013      	ands	r3, r2
 8001120:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8001122:	4a05      	ldr	r2, [pc, #20]	; (8001138 <HAL_HSEM_IRQHandler+0x30>)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff fbdd 	bl	80008e8 <HAL_HSEM_FreeCallback>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	58026500 	.word	0x58026500

0800113c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800113c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113e:	b08f      	sub	sp, #60	; 0x3c
 8001140:	af0a      	add	r7, sp, #40	; 0x28
 8001142:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e116      	b.n	800137c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d106      	bne.n	800116e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff fb43 	bl	80007f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2203      	movs	r2, #3
 8001172:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f002 f9fd 	bl	800358c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	687e      	ldr	r6, [r7, #4]
 800119a:	466d      	mov	r5, sp
 800119c:	f106 0410 	add.w	r4, r6, #16
 80011a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80011b0:	1d33      	adds	r3, r6, #4
 80011b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b4:	6838      	ldr	r0, [r7, #0]
 80011b6:	f002 f97b 	bl	80034b0 <USB_CoreInit>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d005      	beq.n	80011cc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2202      	movs	r2, #2
 80011c4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e0d7      	b.n	800137c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f002 f9eb 	bl	80035ae <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]
 80011dc:	e04a      	b.n	8001274 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011de:	7bfa      	ldrb	r2, [r7, #15]
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	4413      	add	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	440b      	add	r3, r1
 80011ec:	333d      	adds	r3, #61	; 0x3d
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80011f2:	7bfa      	ldrb	r2, [r7, #15]
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	4413      	add	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	440b      	add	r3, r1
 8001200:	333c      	adds	r3, #60	; 0x3c
 8001202:	7bfa      	ldrb	r2, [r7, #15]
 8001204:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001206:	7bfa      	ldrb	r2, [r7, #15]
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	b298      	uxth	r0, r3
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	4613      	mov	r3, r2
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	4413      	add	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	440b      	add	r3, r1
 8001218:	3344      	adds	r3, #68	; 0x44
 800121a:	4602      	mov	r2, r0
 800121c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800121e:	7bfa      	ldrb	r2, [r7, #15]
 8001220:	6879      	ldr	r1, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	3340      	adds	r3, #64	; 0x40
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001232:	7bfa      	ldrb	r2, [r7, #15]
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	4613      	mov	r3, r2
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4413      	add	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	440b      	add	r3, r1
 8001240:	3348      	adds	r3, #72	; 0x48
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001246:	7bfa      	ldrb	r2, [r7, #15]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	4613      	mov	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	4413      	add	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	334c      	adds	r3, #76	; 0x4c
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800125a:	7bfa      	ldrb	r2, [r7, #15]
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	4613      	mov	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	4413      	add	r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	3354      	adds	r3, #84	; 0x54
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	3301      	adds	r3, #1
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	7bfa      	ldrb	r2, [r7, #15]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	d3af      	bcc.n	80011de <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800127e:	2300      	movs	r3, #0
 8001280:	73fb      	strb	r3, [r7, #15]
 8001282:	e044      	b.n	800130e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001284:	7bfa      	ldrb	r2, [r7, #15]
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	4613      	mov	r3, r2
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	4413      	add	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	440b      	add	r3, r1
 8001292:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800129a:	7bfa      	ldrb	r2, [r7, #15]
 800129c:	6879      	ldr	r1, [r7, #4]
 800129e:	4613      	mov	r3, r2
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	4413      	add	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	440b      	add	r3, r1
 80012a8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80012ac:	7bfa      	ldrb	r2, [r7, #15]
 80012ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012b0:	7bfa      	ldrb	r2, [r7, #15]
 80012b2:	6879      	ldr	r1, [r7, #4]
 80012b4:	4613      	mov	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	4413      	add	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	440b      	add	r3, r1
 80012be:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012c6:	7bfa      	ldrb	r2, [r7, #15]
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	4613      	mov	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012dc:	7bfa      	ldrb	r2, [r7, #15]
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	4613      	mov	r3, r2
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	4413      	add	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	440b      	add	r3, r1
 80012ea:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012f2:	7bfa      	ldrb	r2, [r7, #15]
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	4613      	mov	r3, r2
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	4413      	add	r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	440b      	add	r3, r1
 8001300:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	3301      	adds	r3, #1
 800130c:	73fb      	strb	r3, [r7, #15]
 800130e:	7bfa      	ldrb	r2, [r7, #15]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3b5      	bcc.n	8001284 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	603b      	str	r3, [r7, #0]
 800131e:	687e      	ldr	r6, [r7, #4]
 8001320:	466d      	mov	r5, sp
 8001322:	f106 0410 	add.w	r4, r6, #16
 8001326:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001328:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800132a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800132c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800132e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001332:	e885 0003 	stmia.w	r5, {r0, r1}
 8001336:	1d33      	adds	r3, r6, #4
 8001338:	cb0e      	ldmia	r3, {r1, r2, r3}
 800133a:	6838      	ldr	r0, [r7, #0]
 800133c:	f002 f984 	bl	8003648 <USB_DevInit>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d005      	beq.n	8001352 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2202      	movs	r2, #2
 800134a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e014      	b.n	800137c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	2b01      	cmp	r3, #1
 8001368:	d102      	bne.n	8001370 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f80a 	bl	8001384 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4618      	mov	r0, r3
 8001376:	f002 fb42 	bl	80039fe <USB_DevDisconnect>

  return HAL_OK;
 800137a:	2300      	movs	r3, #0
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001384 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2200      	movs	r2, #0
 800139e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80013b2:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <HAL_PCDEx_ActivateLPM+0x44>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	10000003 	.word	0x10000003

080013cc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80013d4:	4b29      	ldr	r3, [pc, #164]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	f003 0307 	and.w	r3, r3, #7
 80013dc:	2b06      	cmp	r3, #6
 80013de:	d00a      	beq.n	80013f6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80013e0:	4b26      	ldr	r3, [pc, #152]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d001      	beq.n	80013f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e040      	b.n	8001474 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80013f2:	2300      	movs	r3, #0
 80013f4:	e03e      	b.n	8001474 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80013f6:	4b21      	ldr	r3, [pc, #132]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80013fe:	491f      	ldr	r1, [pc, #124]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001406:	f7ff fb43 	bl	8000a90 <HAL_GetTick>
 800140a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800140c:	e009      	b.n	8001422 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800140e:	f7ff fb3f 	bl	8000a90 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800141c:	d901      	bls.n	8001422 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e028      	b.n	8001474 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800142a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800142e:	d1ee      	bne.n	800140e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b1e      	cmp	r3, #30
 8001434:	d008      	beq.n	8001448 <HAL_PWREx_ConfigSupply+0x7c>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b2e      	cmp	r3, #46	; 0x2e
 800143a:	d005      	beq.n	8001448 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b1d      	cmp	r3, #29
 8001440:	d002      	beq.n	8001448 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b2d      	cmp	r3, #45	; 0x2d
 8001446:	d114      	bne.n	8001472 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001448:	f7ff fb22 	bl	8000a90 <HAL_GetTick>
 800144c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800144e:	e009      	b.n	8001464 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001450:	f7ff fb1e 	bl	8000a90 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800145e:	d901      	bls.n	8001464 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e007      	b.n	8001474 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001464:	4b05      	ldr	r3, [pc, #20]	; (800147c <HAL_PWREx_ConfigSupply+0xb0>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800146c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001470:	d1ee      	bne.n	8001450 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	58024800 	.word	0x58024800

08001480 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8001484:	4b05      	ldr	r3, [pc, #20]	; (800149c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4a04      	ldr	r2, [pc, #16]	; (800149c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800148a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800148e:	60d3      	str	r3, [r2, #12]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	58024800 	.word	0x58024800

080014a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	; 0x30
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d102      	bne.n	80014b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	f000 bc1d 	b.w	8001cee <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f000 8087 	beq.w	80015d0 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014c2:	4b99      	ldr	r3, [pc, #612]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80014ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80014cc:	4b96      	ldr	r3, [pc, #600]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80014ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80014d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d007      	beq.n	80014e8 <HAL_RCC_OscConfig+0x48>
 80014d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014da:	2b18      	cmp	r3, #24
 80014dc:	d110      	bne.n	8001500 <HAL_RCC_OscConfig+0x60>
 80014de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e0:	f003 0303 	and.w	r3, r3, #3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d10b      	bne.n	8001500 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e8:	4b8f      	ldr	r3, [pc, #572]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d06c      	beq.n	80015ce <HAL_RCC_OscConfig+0x12e>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d168      	bne.n	80015ce <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e3f6      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001508:	d106      	bne.n	8001518 <HAL_RCC_OscConfig+0x78>
 800150a:	4b87      	ldr	r3, [pc, #540]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a86      	ldr	r2, [pc, #536]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e02e      	b.n	8001576 <HAL_RCC_OscConfig+0xd6>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d10c      	bne.n	800153a <HAL_RCC_OscConfig+0x9a>
 8001520:	4b81      	ldr	r3, [pc, #516]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a80      	ldr	r2, [pc, #512]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b7e      	ldr	r3, [pc, #504]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a7d      	ldr	r2, [pc, #500]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	e01d      	b.n	8001576 <HAL_RCC_OscConfig+0xd6>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001542:	d10c      	bne.n	800155e <HAL_RCC_OscConfig+0xbe>
 8001544:	4b78      	ldr	r3, [pc, #480]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a77      	ldr	r2, [pc, #476]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800154a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b75      	ldr	r3, [pc, #468]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a74      	ldr	r2, [pc, #464]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001556:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	e00b      	b.n	8001576 <HAL_RCC_OscConfig+0xd6>
 800155e:	4b72      	ldr	r3, [pc, #456]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a71      	ldr	r2, [pc, #452]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	4b6f      	ldr	r3, [pc, #444]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a6e      	ldr	r2, [pc, #440]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001574:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d013      	beq.n	80015a6 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157e:	f7ff fa87 	bl	8000a90 <HAL_GetTick>
 8001582:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001586:	f7ff fa83 	bl	8000a90 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b64      	cmp	r3, #100	; 0x64
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e3aa      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001598:	4b63      	ldr	r3, [pc, #396]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0f0      	beq.n	8001586 <HAL_RCC_OscConfig+0xe6>
 80015a4:	e014      	b.n	80015d0 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a6:	f7ff fa73 	bl	8000a90 <HAL_GetTick>
 80015aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015ac:	e008      	b.n	80015c0 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015ae:	f7ff fa6f 	bl	8000a90 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	2b64      	cmp	r3, #100	; 0x64
 80015ba:	d901      	bls.n	80015c0 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80015bc:	2303      	movs	r3, #3
 80015be:	e396      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015c0:	4b59      	ldr	r3, [pc, #356]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1f0      	bne.n	80015ae <HAL_RCC_OscConfig+0x10e>
 80015cc:	e000      	b.n	80015d0 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	f000 80cb 	beq.w	8001774 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015de:	4b52      	ldr	r3, [pc, #328]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80015e6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015e8:	4b4f      	ldr	r3, [pc, #316]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d007      	beq.n	8001604 <HAL_RCC_OscConfig+0x164>
 80015f4:	6a3b      	ldr	r3, [r7, #32]
 80015f6:	2b18      	cmp	r3, #24
 80015f8:	d156      	bne.n	80016a8 <HAL_RCC_OscConfig+0x208>
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d151      	bne.n	80016a8 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001604:	4b48      	ldr	r3, [pc, #288]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	2b00      	cmp	r3, #0
 800160e:	d005      	beq.n	800161c <HAL_RCC_OscConfig+0x17c>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e368      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800161c:	4b42      	ldr	r3, [pc, #264]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f023 0219 	bic.w	r2, r3, #25
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	493f      	ldr	r1, [pc, #252]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800162a:	4313      	orrs	r3, r2
 800162c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800162e:	f7ff fa2f 	bl	8000a90 <HAL_GetTick>
 8001632:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001636:	f7ff fa2b 	bl	8000a90 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e352      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001648:	4b37      	ldr	r3, [pc, #220]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001654:	f7ff fa4c 	bl	8000af0 <HAL_GetREVID>
 8001658:	4603      	mov	r3, r0
 800165a:	f241 0203 	movw	r2, #4099	; 0x1003
 800165e:	4293      	cmp	r3, r2
 8001660:	d817      	bhi.n	8001692 <HAL_RCC_OscConfig+0x1f2>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	2b40      	cmp	r3, #64	; 0x40
 8001668:	d108      	bne.n	800167c <HAL_RCC_OscConfig+0x1dc>
 800166a:	4b2f      	ldr	r3, [pc, #188]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001672:	4a2d      	ldr	r2, [pc, #180]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001678:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800167a:	e07b      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800167c:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	031b      	lsls	r3, r3, #12
 800168a:	4927      	ldr	r1, [pc, #156]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 800168c:	4313      	orrs	r3, r2
 800168e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001690:	e070      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001692:	4b25      	ldr	r3, [pc, #148]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	061b      	lsls	r3, r3, #24
 80016a0:	4921      	ldr	r1, [pc, #132]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016a6:	e065      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d048      	beq.n	8001742 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80016b0:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f023 0219 	bic.w	r2, r3, #25
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	491a      	ldr	r1, [pc, #104]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c2:	f7ff f9e5 	bl	8000a90 <HAL_GetTick>
 80016c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ca:	f7ff f9e1 	bl	8000a90 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e308      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	f7ff fa02 	bl	8000af0 <HAL_GetREVID>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f241 0203 	movw	r2, #4099	; 0x1003
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d81a      	bhi.n	800172c <HAL_RCC_OscConfig+0x28c>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	2b40      	cmp	r3, #64	; 0x40
 80016fc:	d108      	bne.n	8001710 <HAL_RCC_OscConfig+0x270>
 80016fe:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001706:	4a08      	ldr	r2, [pc, #32]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800170c:	6053      	str	r3, [r2, #4]
 800170e:	e031      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	691b      	ldr	r3, [r3, #16]
 800171c:	031b      	lsls	r3, r3, #12
 800171e:	4902      	ldr	r1, [pc, #8]	; (8001728 <HAL_RCC_OscConfig+0x288>)
 8001720:	4313      	orrs	r3, r2
 8001722:	604b      	str	r3, [r1, #4]
 8001724:	e026      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
 8001726:	bf00      	nop
 8001728:	58024400 	.word	0x58024400
 800172c:	4b9a      	ldr	r3, [pc, #616]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	691b      	ldr	r3, [r3, #16]
 8001738:	061b      	lsls	r3, r3, #24
 800173a:	4997      	ldr	r1, [pc, #604]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
 8001740:	e018      	b.n	8001774 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001742:	4b95      	ldr	r3, [pc, #596]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a94      	ldr	r2, [pc, #592]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001748:	f023 0301 	bic.w	r3, r3, #1
 800174c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174e:	f7ff f99f 	bl	8000a90 <HAL_GetTick>
 8001752:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001756:	f7ff f99b 	bl	8000a90 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e2c2      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001768:	4b8b      	ldr	r3, [pc, #556]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1f0      	bne.n	8001756 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 80a9 	beq.w	80018d4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001782:	4b85      	ldr	r3, [pc, #532]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001784:	691b      	ldr	r3, [r3, #16]
 8001786:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800178a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800178c:	4b82      	ldr	r3, [pc, #520]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800178e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001790:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	2b08      	cmp	r3, #8
 8001796:	d007      	beq.n	80017a8 <HAL_RCC_OscConfig+0x308>
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2b18      	cmp	r3, #24
 800179c:	d13a      	bne.n	8001814 <HAL_RCC_OscConfig+0x374>
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d135      	bne.n	8001814 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80017a8:	4b7b      	ldr	r3, [pc, #492]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d005      	beq.n	80017c0 <HAL_RCC_OscConfig+0x320>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	69db      	ldr	r3, [r3, #28]
 80017b8:	2b80      	cmp	r3, #128	; 0x80
 80017ba:	d001      	beq.n	80017c0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e296      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80017c0:	f7ff f996 	bl	8000af0 <HAL_GetREVID>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f241 0203 	movw	r2, #4099	; 0x1003
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d817      	bhi.n	80017fe <HAL_RCC_OscConfig+0x35e>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a1b      	ldr	r3, [r3, #32]
 80017d2:	2b20      	cmp	r3, #32
 80017d4:	d108      	bne.n	80017e8 <HAL_RCC_OscConfig+0x348>
 80017d6:	4b70      	ldr	r3, [pc, #448]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80017de:	4a6e      	ldr	r2, [pc, #440]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80017e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80017e4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80017e6:	e075      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80017e8:	4b6b      	ldr	r3, [pc, #428]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	069b      	lsls	r3, r3, #26
 80017f6:	4968      	ldr	r1, [pc, #416]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80017fc:	e06a      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80017fe:	4b66      	ldr	r3, [pc, #408]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a1b      	ldr	r3, [r3, #32]
 800180a:	061b      	lsls	r3, r3, #24
 800180c:	4962      	ldr	r1, [pc, #392]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800180e:	4313      	orrs	r3, r2
 8001810:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001812:	e05f      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d042      	beq.n	80018a2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800181c:	4b5e      	ldr	r3, [pc, #376]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a5d      	ldr	r2, [pc, #372]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001822:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001828:	f7ff f932 	bl	8000a90 <HAL_GetTick>
 800182c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001830:	f7ff f92e 	bl	8000a90 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e255      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001842:	4b55      	ldr	r3, [pc, #340]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0f0      	beq.n	8001830 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800184e:	f7ff f94f 	bl	8000af0 <HAL_GetREVID>
 8001852:	4603      	mov	r3, r0
 8001854:	f241 0203 	movw	r2, #4099	; 0x1003
 8001858:	4293      	cmp	r3, r2
 800185a:	d817      	bhi.n	800188c <HAL_RCC_OscConfig+0x3ec>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a1b      	ldr	r3, [r3, #32]
 8001860:	2b20      	cmp	r3, #32
 8001862:	d108      	bne.n	8001876 <HAL_RCC_OscConfig+0x3d6>
 8001864:	4b4c      	ldr	r3, [pc, #304]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800186c:	4a4a      	ldr	r2, [pc, #296]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800186e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001872:	6053      	str	r3, [r2, #4]
 8001874:	e02e      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
 8001876:	4b48      	ldr	r3, [pc, #288]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	069b      	lsls	r3, r3, #26
 8001884:	4944      	ldr	r1, [pc, #272]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001886:	4313      	orrs	r3, r2
 8001888:	604b      	str	r3, [r1, #4]
 800188a:	e023      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
 800188c:	4b42      	ldr	r3, [pc, #264]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	061b      	lsls	r3, r3, #24
 800189a:	493f      	ldr	r1, [pc, #252]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800189c:	4313      	orrs	r3, r2
 800189e:	60cb      	str	r3, [r1, #12]
 80018a0:	e018      	b.n	80018d4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80018a2:	4b3d      	ldr	r3, [pc, #244]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a3c      	ldr	r2, [pc, #240]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80018a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ae:	f7ff f8ef 	bl	8000a90 <HAL_GetTick>
 80018b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80018b6:	f7ff f8eb 	bl	8000a90 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e212      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80018c8:	4b33      	ldr	r3, [pc, #204]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1f0      	bne.n	80018b6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d036      	beq.n	800194e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d019      	beq.n	800191c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018e8:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80018ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018ec:	4a2a      	ldr	r2, [pc, #168]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f4:	f7ff f8cc 	bl	8000a90 <HAL_GetTick>
 80018f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018fc:	f7ff f8c8 	bl	8000a90 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e1ef      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x45c>
 800191a:	e018      	b.n	800194e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800191c:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800191e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001920:	4a1d      	ldr	r2, [pc, #116]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001922:	f023 0301 	bic.w	r3, r3, #1
 8001926:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001928:	f7ff f8b2 	bl	8000a90 <HAL_GetTick>
 800192c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001930:	f7ff f8ae 	bl	8000a90 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e1d5      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0320 	and.w	r3, r3, #32
 8001956:	2b00      	cmp	r3, #0
 8001958:	d039      	beq.n	80019ce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d01c      	beq.n	800199c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001962:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 8001968:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800196c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800196e:	f7ff f88f 	bl	8000a90 <HAL_GetTick>
 8001972:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001976:	f7ff f88b 	bl	8000a90 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e1b2      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <HAL_RCC_OscConfig+0x4f8>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0f0      	beq.n	8001976 <HAL_RCC_OscConfig+0x4d6>
 8001994:	e01b      	b.n	80019ce <HAL_RCC_OscConfig+0x52e>
 8001996:	bf00      	nop
 8001998:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800199c:	4b9b      	ldr	r3, [pc, #620]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a9a      	ldr	r2, [pc, #616]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 80019a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019a6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80019a8:	f7ff f872 	bl	8000a90 <HAL_GetTick>
 80019ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80019b0:	f7ff f86e 	bl	8000a90 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e195      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019c2:	4b92      	ldr	r3, [pc, #584]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f0      	bne.n	80019b0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f000 8081 	beq.w	8001ade <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80019dc:	4b8c      	ldr	r3, [pc, #560]	; (8001c10 <HAL_RCC_OscConfig+0x770>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a8b      	ldr	r2, [pc, #556]	; (8001c10 <HAL_RCC_OscConfig+0x770>)
 80019e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80019e8:	f7ff f852 	bl	8000a90 <HAL_GetTick>
 80019ec:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80019f0:	f7ff f84e 	bl	8000a90 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	; 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e175      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a02:	4b83      	ldr	r3, [pc, #524]	; (8001c10 <HAL_RCC_OscConfig+0x770>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d106      	bne.n	8001a24 <HAL_RCC_OscConfig+0x584>
 8001a16:	4b7d      	ldr	r3, [pc, #500]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a1a:	4a7c      	ldr	r2, [pc, #496]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6713      	str	r3, [r2, #112]	; 0x70
 8001a22:	e02d      	b.n	8001a80 <HAL_RCC_OscConfig+0x5e0>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10c      	bne.n	8001a46 <HAL_RCC_OscConfig+0x5a6>
 8001a2c:	4b77      	ldr	r3, [pc, #476]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a30:	4a76      	ldr	r2, [pc, #472]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a32:	f023 0301 	bic.w	r3, r3, #1
 8001a36:	6713      	str	r3, [r2, #112]	; 0x70
 8001a38:	4b74      	ldr	r3, [pc, #464]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a3c:	4a73      	ldr	r2, [pc, #460]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a3e:	f023 0304 	bic.w	r3, r3, #4
 8001a42:	6713      	str	r3, [r2, #112]	; 0x70
 8001a44:	e01c      	b.n	8001a80 <HAL_RCC_OscConfig+0x5e0>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d10c      	bne.n	8001a68 <HAL_RCC_OscConfig+0x5c8>
 8001a4e:	4b6f      	ldr	r3, [pc, #444]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a52:	4a6e      	ldr	r2, [pc, #440]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a54:	f043 0304 	orr.w	r3, r3, #4
 8001a58:	6713      	str	r3, [r2, #112]	; 0x70
 8001a5a:	4b6c      	ldr	r3, [pc, #432]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5e:	4a6b      	ldr	r2, [pc, #428]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6713      	str	r3, [r2, #112]	; 0x70
 8001a66:	e00b      	b.n	8001a80 <HAL_RCC_OscConfig+0x5e0>
 8001a68:	4b68      	ldr	r3, [pc, #416]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a6c:	4a67      	ldr	r2, [pc, #412]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a6e:	f023 0301 	bic.w	r3, r3, #1
 8001a72:	6713      	str	r3, [r2, #112]	; 0x70
 8001a74:	4b65      	ldr	r3, [pc, #404]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a78:	4a64      	ldr	r2, [pc, #400]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001a7a:	f023 0304 	bic.w	r3, r3, #4
 8001a7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d015      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a88:	f7ff f802 	bl	8000a90 <HAL_GetTick>
 8001a8c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a8e:	e00a      	b.n	8001aa6 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a90:	f7fe fffe 	bl	8000a90 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e123      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001aa6:	4b59      	ldr	r3, [pc, #356]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0ee      	beq.n	8001a90 <HAL_RCC_OscConfig+0x5f0>
 8001ab2:	e014      	b.n	8001ade <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab4:	f7fe ffec 	bl	8000a90 <HAL_GetTick>
 8001ab8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001aba:	e00a      	b.n	8001ad2 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abc:	f7fe ffe8 	bl	8000a90 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e10d      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ad2:	4b4e      	ldr	r3, [pc, #312]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1ee      	bne.n	8001abc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f000 8102 	beq.w	8001cec <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001ae8:	4b48      	ldr	r3, [pc, #288]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001af0:	2b18      	cmp	r3, #24
 8001af2:	f000 80bd 	beq.w	8001c70 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	f040 809e 	bne.w	8001c3c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b00:	4b42      	ldr	r3, [pc, #264]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a41      	ldr	r2, [pc, #260]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7fe ffc0 	bl	8000a90 <HAL_GetTick>
 8001b10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b14:	f7fe ffbc 	bl	8000a90 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e0e3      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b26:	4b39      	ldr	r3, [pc, #228]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b32:	4b36      	ldr	r3, [pc, #216]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b36:	4b37      	ldr	r3, [pc, #220]	; (8001c14 <HAL_RCC_OscConfig+0x774>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001b42:	0112      	lsls	r2, r2, #4
 8001b44:	430a      	orrs	r2, r1
 8001b46:	4931      	ldr	r1, [pc, #196]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	628b      	str	r3, [r1, #40]	; 0x28
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b50:	3b01      	subs	r3, #1
 8001b52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	025b      	lsls	r3, r3, #9
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b66:	3b01      	subs	r3, #1
 8001b68:	041b      	lsls	r3, r3, #16
 8001b6a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b74:	3b01      	subs	r3, #1
 8001b76:	061b      	lsls	r3, r3, #24
 8001b78:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001b7c:	4923      	ldr	r1, [pc, #140]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001b82:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b86:	4a21      	ldr	r2, [pc, #132]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b88:	f023 0301 	bic.w	r3, r3, #1
 8001b8c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001b8e:	4b1f      	ldr	r3, [pc, #124]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <HAL_RCC_OscConfig+0x778>)
 8001b94:	4013      	ands	r3, r2
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b9a:	00d2      	lsls	r2, r2, #3
 8001b9c:	491b      	ldr	r1, [pc, #108]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	f023 020c 	bic.w	r2, r3, #12
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4917      	ldr	r1, [pc, #92]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001bb4:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb8:	f023 0202 	bic.w	r2, r3, #2
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc0:	4912      	ldr	r1, [pc, #72]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001bc6:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bca:	4a10      	ldr	r2, [pc, #64]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bd0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd6:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bdc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001bde:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001bea:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bee:	4a07      	ldr	r2, [pc, #28]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf6:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a04      	ldr	r2, [pc, #16]	; (8001c0c <HAL_RCC_OscConfig+0x76c>)
 8001bfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c02:	f7fe ff45 	bl	8000a90 <HAL_GetTick>
 8001c06:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c08:	e011      	b.n	8001c2e <HAL_RCC_OscConfig+0x78e>
 8001c0a:	bf00      	nop
 8001c0c:	58024400 	.word	0x58024400
 8001c10:	58024800 	.word	0x58024800
 8001c14:	fffffc0c 	.word	0xfffffc0c
 8001c18:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1c:	f7fe ff38 	bl	8000a90 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e05f      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c2e:	4b32      	ldr	r3, [pc, #200]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0x77c>
 8001c3a:	e057      	b.n	8001cec <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3c:	4b2e      	ldr	r3, [pc, #184]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a2d      	ldr	r2, [pc, #180]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c48:	f7fe ff22 	bl	8000a90 <HAL_GetTick>
 8001c4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c50:	f7fe ff1e 	bl	8000a90 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e045      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c62:	4b25      	ldr	r3, [pc, #148]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x7b0>
 8001c6e:	e03d      	b.n	8001cec <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001c70:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c74:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001c76:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <HAL_RCC_OscConfig+0x858>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d031      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	f003 0203 	and.w	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d12a      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	091b      	lsrs	r3, r3, #4
 8001c96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d122      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cac:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d11a      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	0a5b      	lsrs	r3, r3, #9
 8001cb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cbe:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d111      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	0c1b      	lsrs	r3, r3, #16
 8001cc8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d108      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	0e1b      	lsrs	r3, r3, #24
 8001cda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d001      	beq.n	8001cec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e000      	b.n	8001cee <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3730      	adds	r7, #48	; 0x30
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	58024400 	.word	0x58024400

08001cfc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e19c      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b8a      	ldr	r3, [pc, #552]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 030f 	and.w	r3, r3, #15
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b87      	ldr	r3, [pc, #540]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 020f 	bic.w	r2, r3, #15
 8001d26:	4985      	ldr	r1, [pc, #532]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b83      	ldr	r3, [pc, #524]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e184      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d010      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	4b7b      	ldr	r3, [pc, #492]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d908      	bls.n	8001d6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d5c:	4b78      	ldr	r3, [pc, #480]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	4975      	ldr	r1, [pc, #468]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d010      	beq.n	8001d9c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	4b70      	ldr	r3, [pc, #448]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d908      	bls.n	8001d9c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d8a:	4b6d      	ldr	r3, [pc, #436]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	496a      	ldr	r1, [pc, #424]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d010      	beq.n	8001dca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	699a      	ldr	r2, [r3, #24]
 8001dac:	4b64      	ldr	r3, [pc, #400]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d908      	bls.n	8001dca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001db8:	4b61      	ldr	r3, [pc, #388]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	495e      	ldr	r1, [pc, #376]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d010      	beq.n	8001df8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69da      	ldr	r2, [r3, #28]
 8001dda:	4b59      	ldr	r3, [pc, #356]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d908      	bls.n	8001df8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001de6:	4b56      	ldr	r3, [pc, #344]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4953      	ldr	r1, [pc, #332]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0302 	and.w	r3, r3, #2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d010      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4b4d      	ldr	r3, [pc, #308]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f003 030f 	and.w	r3, r3, #15
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d908      	bls.n	8001e26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e14:	4b4a      	ldr	r3, [pc, #296]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f023 020f 	bic.w	r2, r3, #15
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	4947      	ldr	r1, [pc, #284]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d055      	beq.n	8001ede <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001e32:	4b43      	ldr	r3, [pc, #268]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	4940      	ldr	r1, [pc, #256]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d107      	bne.n	8001e5c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e4c:	4b3c      	ldr	r3, [pc, #240]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d121      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0f6      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b03      	cmp	r3, #3
 8001e62:	d107      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e64:	4b36      	ldr	r3, [pc, #216]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d115      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0ea      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d107      	bne.n	8001e8c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e7c:	4b30      	ldr	r3, [pc, #192]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d109      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0de      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e8c:	4b2c      	ldr	r3, [pc, #176]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e0d6      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e9c:	4b28      	ldr	r3, [pc, #160]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	f023 0207 	bic.w	r2, r3, #7
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	4925      	ldr	r1, [pc, #148]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eae:	f7fe fdef 	bl	8000a90 <HAL_GetTick>
 8001eb2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb4:	e00a      	b.n	8001ecc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eb6:	f7fe fdeb 	bl	8000a90 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d901      	bls.n	8001ecc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e0be      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ecc:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d1eb      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d010      	beq.n	8001f0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	4b14      	ldr	r3, [pc, #80]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d208      	bcs.n	8001f0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001efa:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	f023 020f 	bic.w	r2, r3, #15
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	490e      	ldr	r1, [pc, #56]	; (8001f40 <HAL_RCC_ClockConfig+0x244>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 030f 	and.w	r3, r3, #15
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d214      	bcs.n	8001f44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1a:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 020f 	bic.w	r2, r3, #15
 8001f22:	4906      	ldr	r1, [pc, #24]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2a:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <HAL_RCC_ClockConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d005      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e086      	b.n	800204a <HAL_RCC_ClockConfig+0x34e>
 8001f3c:	52002000 	.word	0x52002000
 8001f40:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d010      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691a      	ldr	r2, [r3, #16]
 8001f54:	4b3f      	ldr	r3, [pc, #252]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d208      	bcs.n	8001f72 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001f60:	4b3c      	ldr	r3, [pc, #240]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	4939      	ldr	r1, [pc, #228]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d010      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	695a      	ldr	r2, [r3, #20]
 8001f82:	4b34      	ldr	r3, [pc, #208]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d208      	bcs.n	8001fa0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001f8e:	4b31      	ldr	r3, [pc, #196]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	492e      	ldr	r1, [pc, #184]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0310 	and.w	r3, r3, #16
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d010      	beq.n	8001fce <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	699a      	ldr	r2, [r3, #24]
 8001fb0:	4b28      	ldr	r3, [pc, #160]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d208      	bcs.n	8001fce <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001fbc:	4b25      	ldr	r3, [pc, #148]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001fbe:	69db      	ldr	r3, [r3, #28]
 8001fc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4922      	ldr	r1, [pc, #136]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d010      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69da      	ldr	r2, [r3, #28]
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d208      	bcs.n	8001ffc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001fea:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	4917      	ldr	r1, [pc, #92]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ffc:	f000 f834 	bl	8002068 <HAL_RCC_GetSysClockFreq>
 8002000:	4602      	mov	r2, r0
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	f003 030f 	and.w	r3, r3, #15
 800200c:	4912      	ldr	r1, [pc, #72]	; (8002058 <HAL_RCC_ClockConfig+0x35c>)
 800200e:	5ccb      	ldrb	r3, [r1, r3]
 8002010:	f003 031f 	and.w	r3, r3, #31
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
 8002018:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800201a:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <HAL_RCC_ClockConfig+0x358>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	4a0d      	ldr	r2, [pc, #52]	; (8002058 <HAL_RCC_ClockConfig+0x35c>)
 8002024:	5cd3      	ldrb	r3, [r2, r3]
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	fa22 f303 	lsr.w	r3, r2, r3
 8002030:	4a0a      	ldr	r2, [pc, #40]	; (800205c <HAL_RCC_ClockConfig+0x360>)
 8002032:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002034:	4a0a      	ldr	r2, [pc, #40]	; (8002060 <HAL_RCC_ClockConfig+0x364>)
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800203a:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <HAL_RCC_ClockConfig+0x368>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fcdc 	bl	80009fc <HAL_InitTick>
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002048:	7bfb      	ldrb	r3, [r7, #15]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	58024400 	.word	0x58024400
 8002058:	08003b34 	.word	0x08003b34
 800205c:	24000004 	.word	0x24000004
 8002060:	24000000 	.word	0x24000000
 8002064:	24000008 	.word	0x24000008

08002068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002068:	b480      	push	{r7}
 800206a:	b089      	sub	sp, #36	; 0x24
 800206c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800206e:	4bb3      	ldr	r3, [pc, #716]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002076:	2b18      	cmp	r3, #24
 8002078:	f200 8155 	bhi.w	8002326 <HAL_RCC_GetSysClockFreq+0x2be>
 800207c:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <HAL_RCC_GetSysClockFreq+0x1c>)
 800207e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002082:	bf00      	nop
 8002084:	080020e9 	.word	0x080020e9
 8002088:	08002327 	.word	0x08002327
 800208c:	08002327 	.word	0x08002327
 8002090:	08002327 	.word	0x08002327
 8002094:	08002327 	.word	0x08002327
 8002098:	08002327 	.word	0x08002327
 800209c:	08002327 	.word	0x08002327
 80020a0:	08002327 	.word	0x08002327
 80020a4:	0800210f 	.word	0x0800210f
 80020a8:	08002327 	.word	0x08002327
 80020ac:	08002327 	.word	0x08002327
 80020b0:	08002327 	.word	0x08002327
 80020b4:	08002327 	.word	0x08002327
 80020b8:	08002327 	.word	0x08002327
 80020bc:	08002327 	.word	0x08002327
 80020c0:	08002327 	.word	0x08002327
 80020c4:	08002115 	.word	0x08002115
 80020c8:	08002327 	.word	0x08002327
 80020cc:	08002327 	.word	0x08002327
 80020d0:	08002327 	.word	0x08002327
 80020d4:	08002327 	.word	0x08002327
 80020d8:	08002327 	.word	0x08002327
 80020dc:	08002327 	.word	0x08002327
 80020e0:	08002327 	.word	0x08002327
 80020e4:	0800211b 	.word	0x0800211b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80020e8:	4b94      	ldr	r3, [pc, #592]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0320 	and.w	r3, r3, #32
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d009      	beq.n	8002108 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80020f4:	4b91      	ldr	r3, [pc, #580]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	08db      	lsrs	r3, r3, #3
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	4a90      	ldr	r2, [pc, #576]	; (8002340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002100:	fa22 f303 	lsr.w	r3, r2, r3
 8002104:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002106:	e111      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002108:	4b8d      	ldr	r3, [pc, #564]	; (8002340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800210a:	61bb      	str	r3, [r7, #24]
    break;
 800210c:	e10e      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800210e:	4b8d      	ldr	r3, [pc, #564]	; (8002344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002110:	61bb      	str	r3, [r7, #24]
    break;
 8002112:	e10b      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002114:	4b8c      	ldr	r3, [pc, #560]	; (8002348 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002116:	61bb      	str	r3, [r7, #24]
    break;
 8002118:	e108      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800211a:	4b88      	ldr	r3, [pc, #544]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002124:	4b85      	ldr	r3, [pc, #532]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800212e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002130:	4b82      	ldr	r3, [pc, #520]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800213a:	4b80      	ldr	r3, [pc, #512]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800213c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800213e:	08db      	lsrs	r3, r3, #3
 8002140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	fb02 f303 	mul.w	r3, r2, r3
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002152:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 80e1 	beq.w	8002320 <HAL_RCC_GetSysClockFreq+0x2b8>
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	2b02      	cmp	r3, #2
 8002162:	f000 8083 	beq.w	800226c <HAL_RCC_GetSysClockFreq+0x204>
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2b02      	cmp	r3, #2
 800216a:	f200 80a1 	bhi.w	80022b0 <HAL_RCC_GetSysClockFreq+0x248>
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x114>
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d056      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x1c0>
 800217a:	e099      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800217c:	4b6f      	ldr	r3, [pc, #444]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0320 	and.w	r3, r3, #32
 8002184:	2b00      	cmp	r3, #0
 8002186:	d02d      	beq.n	80021e4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002188:	4b6c      	ldr	r3, [pc, #432]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	08db      	lsrs	r3, r3, #3
 800218e:	f003 0303 	and.w	r3, r3, #3
 8002192:	4a6b      	ldr	r2, [pc, #428]	; (8002340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
 8002198:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	ee07 3a90 	vmov	s15, r3
 80021a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	ee07 3a90 	vmov	s15, r3
 80021aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021b2:	4b62      	ldr	r3, [pc, #392]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021ba:	ee07 3a90 	vmov	s15, r3
 80021be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80021c6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800234c <HAL_RCC_GetSysClockFreq+0x2e4>
 80021ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80021e2:	e087      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ee:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002350 <HAL_RCC_GetSysClockFreq+0x2e8>
 80021f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021f6:	4b51      	ldr	r3, [pc, #324]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002206:	ed97 6a02 	vldr	s12, [r7, #8]
 800220a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800234c <HAL_RCC_GetSysClockFreq+0x2e4>
 800220e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002216:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800221a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800221e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002226:	e065      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	ee07 3a90 	vmov	s15, r3
 800222e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002232:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002354 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800223a:	4b40      	ldr	r3, [pc, #256]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800224a:	ed97 6a02 	vldr	s12, [r7, #8]
 800224e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800234c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800225a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800225e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800226a:	e043      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	ee07 3a90 	vmov	s15, r3
 8002272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002276:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002358 <HAL_RCC_GetSysClockFreq+0x2f0>
 800227a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800227e:	4b2f      	ldr	r3, [pc, #188]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002286:	ee07 3a90 	vmov	s15, r3
 800228a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800228e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002292:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800234c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800229a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800229e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80022a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022ae:	e021      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ba:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002354 <HAL_RCC_GetSysClockFreq+0x2ec>
 80022be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022c2:	4b1e      	ldr	r3, [pc, #120]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80022d6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800234c <HAL_RCC_GetSysClockFreq+0x2e4>
 80022da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80022e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022f2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80022f4:	4b11      	ldr	r3, [pc, #68]	; (800233c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f8:	0a5b      	lsrs	r3, r3, #9
 80022fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022fe:	3301      	adds	r3, #1
 8002300:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	ee07 3a90 	vmov	s15, r3
 8002308:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800230c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002318:	ee17 3a90 	vmov	r3, s15
 800231c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800231e:	e005      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
    break;
 8002324:	e002      	b.n	800232c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002328:	61bb      	str	r3, [r7, #24]
    break;
 800232a:	bf00      	nop
  }

  return sysclockfreq;
 800232c:	69bb      	ldr	r3, [r7, #24]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3724      	adds	r7, #36	; 0x24
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	58024400 	.word	0x58024400
 8002340:	03d09000 	.word	0x03d09000
 8002344:	003d0900 	.word	0x003d0900
 8002348:	007a1200 	.word	0x007a1200
 800234c:	46000000 	.word	0x46000000
 8002350:	4c742400 	.word	0x4c742400
 8002354:	4a742400 	.word	0x4a742400
 8002358:	4af42400 	.word	0x4af42400

0800235c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002364:	2300      	movs	r3, #0
 8002366:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002368:	2300      	movs	r3, #0
 800236a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d03f      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800237c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002380:	d02a      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002382:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002386:	d824      	bhi.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002388:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800238c:	d018      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800238e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002392:	d81e      	bhi.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002398:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800239c:	d007      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x52>
 800239e:	e018      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023a0:	4ba3      	ldr	r3, [pc, #652]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	4aa2      	ldr	r2, [pc, #648]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80023ac:	e015      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2102      	movs	r1, #2
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 ff17 	bl	80031e8 <RCCEx_PLL2_Config>
 80023ba:	4603      	mov	r3, r0
 80023bc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80023be:	e00c      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3324      	adds	r3, #36	; 0x24
 80023c4:	2102      	movs	r1, #2
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 ffc0 	bl	800334c <RCCEx_PLL3_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80023d0:	e003      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	75fb      	strb	r3, [r7, #23]
      break;
 80023d6:	e000      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80023d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023da:	7dfb      	ldrb	r3, [r7, #23]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d109      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80023e0:	4b93      	ldr	r3, [pc, #588]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ec:	4990      	ldr	r1, [pc, #576]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	650b      	str	r3, [r1, #80]	; 0x50
 80023f2:	e001      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
 80023f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002400:	2b00      	cmp	r3, #0
 8002402:	d03d      	beq.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002408:	2b04      	cmp	r3, #4
 800240a:	d826      	bhi.n	800245a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800240c:	a201      	add	r2, pc, #4	; (adr r2, 8002414 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800240e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002412:	bf00      	nop
 8002414:	08002429 	.word	0x08002429
 8002418:	08002437 	.word	0x08002437
 800241c:	08002449 	.word	0x08002449
 8002420:	08002461 	.word	0x08002461
 8002424:	08002461 	.word	0x08002461
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002428:	4b81      	ldr	r3, [pc, #516]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	4a80      	ldr	r2, [pc, #512]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800242e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002432:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002434:	e015      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f000 fed3 	bl	80031e8 <RCCEx_PLL2_Config>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002446:	e00c      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3324      	adds	r3, #36	; 0x24
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f000 ff7c 	bl	800334c <RCCEx_PLL3_Config>
 8002454:	4603      	mov	r3, r0
 8002456:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002458:	e003      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	75fb      	strb	r3, [r7, #23]
      break;
 800245e:	e000      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002460:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002462:	7dfb      	ldrb	r3, [r7, #23]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d109      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002468:	4b71      	ldr	r3, [pc, #452]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800246a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800246c:	f023 0207 	bic.w	r2, r3, #7
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002474:	496e      	ldr	r1, [pc, #440]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002476:	4313      	orrs	r3, r2
 8002478:	650b      	str	r3, [r1, #80]	; 0x50
 800247a:	e001      	b.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800247c:	7dfb      	ldrb	r3, [r7, #23]
 800247e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002488:	2b00      	cmp	r3, #0
 800248a:	d042      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002490:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002494:	d02b      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x192>
 8002496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800249a:	d825      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800249c:	2bc0      	cmp	r3, #192	; 0xc0
 800249e:	d028      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80024a0:	2bc0      	cmp	r3, #192	; 0xc0
 80024a2:	d821      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80024a4:	2b80      	cmp	r3, #128	; 0x80
 80024a6:	d016      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80024a8:	2b80      	cmp	r3, #128	; 0x80
 80024aa:	d81d      	bhi.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d002      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80024b0:	2b40      	cmp	r3, #64	; 0x40
 80024b2:	d007      	beq.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80024b4:	e018      	b.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024b6:	4b5e      	ldr	r3, [pc, #376]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	4a5d      	ldr	r2, [pc, #372]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80024c2:	e017      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3304      	adds	r3, #4
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fe8c 	bl	80031e8 <RCCEx_PLL2_Config>
 80024d0:	4603      	mov	r3, r0
 80024d2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80024d4:	e00e      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3324      	adds	r3, #36	; 0x24
 80024da:	2100      	movs	r1, #0
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 ff35 	bl	800334c <RCCEx_PLL3_Config>
 80024e2:	4603      	mov	r3, r0
 80024e4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80024e6:	e005      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	75fb      	strb	r3, [r7, #23]
      break;
 80024ec:	e002      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80024ee:	bf00      	nop
 80024f0:	e000      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80024f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024f4:	7dfb      	ldrb	r3, [r7, #23]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d109      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80024fa:	4b4d      	ldr	r3, [pc, #308]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80024fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024fe:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002506:	494a      	ldr	r1, [pc, #296]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002508:	4313      	orrs	r3, r2
 800250a:	650b      	str	r3, [r1, #80]	; 0x50
 800250c:	e001      	b.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800250e:	7dfb      	ldrb	r3, [r7, #23]
 8002510:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251a:	2b00      	cmp	r3, #0
 800251c:	d049      	beq.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002524:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002528:	d030      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x230>
 800252a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800252e:	d82a      	bhi.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002530:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002534:	d02c      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002536:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800253a:	d824      	bhi.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800253c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002540:	d018      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8002542:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002546:	d81e      	bhi.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d003      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800254c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002550:	d007      	beq.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002552:	e018      	b.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002554:	4b36      	ldr	r3, [pc, #216]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002558:	4a35      	ldr	r2, [pc, #212]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800255a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800255e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002560:	e017      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	2100      	movs	r1, #0
 8002568:	4618      	mov	r0, r3
 800256a:	f000 fe3d 	bl	80031e8 <RCCEx_PLL2_Config>
 800256e:	4603      	mov	r3, r0
 8002570:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002572:	e00e      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3324      	adds	r3, #36	; 0x24
 8002578:	2100      	movs	r1, #0
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fee6 	bl	800334c <RCCEx_PLL3_Config>
 8002580:	4603      	mov	r3, r0
 8002582:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002584:	e005      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	75fb      	strb	r3, [r7, #23]
      break;
 800258a:	e002      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800258c:	bf00      	nop
 800258e:	e000      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002592:	7dfb      	ldrb	r3, [r7, #23]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10a      	bne.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002598:	4b25      	ldr	r3, [pc, #148]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800259c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80025a6:	4922      	ldr	r1, [pc, #136]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	658b      	str	r3, [r1, #88]	; 0x58
 80025ac:	e001      	b.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
 80025b0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d04b      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80025c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025c8:	d030      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80025ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025ce:	d82a      	bhi.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80025d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80025d4:	d02e      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80025d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80025da:	d824      	bhi.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80025dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80025e0:	d018      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80025e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80025e6:	d81e      	bhi.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80025ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025f0:	d007      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80025f2:	e018      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025f4:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80025f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f8:	4a0d      	ldr	r2, [pc, #52]	; (8002630 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80025fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002600:	e019      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3304      	adds	r3, #4
 8002606:	2100      	movs	r1, #0
 8002608:	4618      	mov	r0, r3
 800260a:	f000 fded 	bl	80031e8 <RCCEx_PLL2_Config>
 800260e:	4603      	mov	r3, r0
 8002610:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002612:	e010      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3324      	adds	r3, #36	; 0x24
 8002618:	2100      	movs	r1, #0
 800261a:	4618      	mov	r0, r3
 800261c:	f000 fe96 	bl	800334c <RCCEx_PLL3_Config>
 8002620:	4603      	mov	r3, r0
 8002622:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002624:	e007      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	75fb      	strb	r3, [r7, #23]
      break;
 800262a:	e004      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800262c:	bf00      	nop
 800262e:	e002      	b.n	8002636 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002630:	58024400 	.word	0x58024400
      break;
 8002634:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002636:	7dfb      	ldrb	r3, [r7, #23]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10a      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800263c:	4b99      	ldr	r3, [pc, #612]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800263e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002640:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800264a:	4996      	ldr	r1, [pc, #600]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800264c:	4313      	orrs	r3, r2
 800264e:	658b      	str	r3, [r1, #88]	; 0x58
 8002650:	e001      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d032      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002666:	2b30      	cmp	r3, #48	; 0x30
 8002668:	d01c      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800266a:	2b30      	cmp	r3, #48	; 0x30
 800266c:	d817      	bhi.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800266e:	2b20      	cmp	r3, #32
 8002670:	d00c      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002672:	2b20      	cmp	r3, #32
 8002674:	d813      	bhi.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002676:	2b00      	cmp	r3, #0
 8002678:	d016      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800267a:	2b10      	cmp	r3, #16
 800267c:	d10f      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800267e:	4b89      	ldr	r3, [pc, #548]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002682:	4a88      	ldr	r2, [pc, #544]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002688:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800268a:	e00e      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	2102      	movs	r1, #2
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fda8 	bl	80031e8 <RCCEx_PLL2_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800269c:	e005      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	75fb      	strb	r3, [r7, #23]
      break;
 80026a2:	e002      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80026a4:	bf00      	nop
 80026a6:	e000      	b.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80026a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026aa:	7dfb      	ldrb	r3, [r7, #23]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d109      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80026b0:	4b7c      	ldr	r3, [pc, #496]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80026b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026bc:	4979      	ldr	r1, [pc, #484]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80026c2:	e001      	b.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026c4:	7dfb      	ldrb	r3, [r7, #23]
 80026c6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d047      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026dc:	d030      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80026de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026e2:	d82a      	bhi.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80026e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80026e8:	d02c      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80026ea:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80026ee:	d824      	bhi.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80026f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f4:	d018      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80026f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026fa:	d81e      	bhi.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8002700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002704:	d007      	beq.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8002706:	e018      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002708:	4b66      	ldr	r3, [pc, #408]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800270a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270c:	4a65      	ldr	r2, [pc, #404]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800270e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002712:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002714:	e017      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3304      	adds	r3, #4
 800271a:	2100      	movs	r1, #0
 800271c:	4618      	mov	r0, r3
 800271e:	f000 fd63 	bl	80031e8 <RCCEx_PLL2_Config>
 8002722:	4603      	mov	r3, r0
 8002724:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002726:	e00e      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3324      	adds	r3, #36	; 0x24
 800272c:	2100      	movs	r1, #0
 800272e:	4618      	mov	r0, r3
 8002730:	f000 fe0c 	bl	800334c <RCCEx_PLL3_Config>
 8002734:	4603      	mov	r3, r0
 8002736:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002738:	e005      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	75fb      	strb	r3, [r7, #23]
      break;
 800273e:	e002      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002740:	bf00      	nop
 8002742:	e000      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8002744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002746:	7dfb      	ldrb	r3, [r7, #23]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d109      	bne.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800274c:	4b55      	ldr	r3, [pc, #340]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800274e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002750:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002758:	4952      	ldr	r1, [pc, #328]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800275a:	4313      	orrs	r3, r2
 800275c:	650b      	str	r3, [r1, #80]	; 0x50
 800275e:	e001      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002760:	7dfb      	ldrb	r3, [r7, #23]
 8002762:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d049      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002774:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002778:	d02e      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800277a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800277e:	d828      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002780:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002784:	d02a      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x480>
 8002786:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800278a:	d822      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800278c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002790:	d026      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002792:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002796:	d81c      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002798:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800279c:	d010      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800279e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027a2:	d816      	bhi.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d01d      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80027a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ac:	d111      	bne.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 fd17 	bl	80031e8 <RCCEx_PLL2_Config>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80027be:	e012      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3324      	adds	r3, #36	; 0x24
 80027c4:	2101      	movs	r1, #1
 80027c6:	4618      	mov	r0, r3
 80027c8:	f000 fdc0 	bl	800334c <RCCEx_PLL3_Config>
 80027cc:	4603      	mov	r3, r0
 80027ce:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80027d0:	e009      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	75fb      	strb	r3, [r7, #23]
      break;
 80027d6:	e006      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80027d8:	bf00      	nop
 80027da:	e004      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80027dc:	bf00      	nop
 80027de:	e002      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80027e0:	bf00      	nop
 80027e2:	e000      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80027e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027e6:	7dfb      	ldrb	r3, [r7, #23]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d109      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80027ec:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80027ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027f0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027f8:	492a      	ldr	r1, [pc, #168]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	650b      	str	r3, [r1, #80]	; 0x50
 80027fe:	e001      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d04d      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002816:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281a:	d02e      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800281c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002820:	d828      	bhi.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002826:	d02a      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8002828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800282c:	d822      	bhi.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800282e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002832:	d026      	beq.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8002834:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002838:	d81c      	bhi.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800283a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800283e:	d010      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002840:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002844:	d816      	bhi.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01d      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800284a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800284e:	d111      	bne.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3304      	adds	r3, #4
 8002854:	2101      	movs	r1, #1
 8002856:	4618      	mov	r0, r3
 8002858:	f000 fcc6 	bl	80031e8 <RCCEx_PLL2_Config>
 800285c:	4603      	mov	r3, r0
 800285e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002860:	e012      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3324      	adds	r3, #36	; 0x24
 8002866:	2101      	movs	r1, #1
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fd6f 	bl	800334c <RCCEx_PLL3_Config>
 800286e:	4603      	mov	r3, r0
 8002870:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002872:	e009      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	75fb      	strb	r3, [r7, #23]
      break;
 8002878:	e006      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800287a:	bf00      	nop
 800287c:	e004      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800287e:	bf00      	nop
 8002880:	e002      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002882:	bf00      	nop
 8002884:	e000      	b.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002886:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002888:	7dfb      	ldrb	r3, [r7, #23]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10c      	bne.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800288e:	4b05      	ldr	r3, [pc, #20]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002892:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800289c:	4901      	ldr	r1, [pc, #4]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	658b      	str	r3, [r1, #88]	; 0x58
 80028a2:	e003      	b.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x550>
 80028a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028a8:	7dfb      	ldrb	r3, [r7, #23]
 80028aa:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d02f      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028c0:	d00e      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80028c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028c6:	d814      	bhi.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d015      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80028cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028d0:	d10f      	bne.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028d2:	4baf      	ldr	r3, [pc, #700]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d6:	4aae      	ldr	r2, [pc, #696]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80028de:	e00c      	b.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3304      	adds	r3, #4
 80028e4:	2101      	movs	r1, #1
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 fc7e 	bl	80031e8 <RCCEx_PLL2_Config>
 80028ec:	4603      	mov	r3, r0
 80028ee:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80028f0:	e003      	b.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	75fb      	strb	r3, [r7, #23]
      break;
 80028f6:	e000      	b.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80028f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028fa:	7dfb      	ldrb	r3, [r7, #23]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d109      	bne.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002900:	4ba3      	ldr	r3, [pc, #652]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002904:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800290c:	49a0      	ldr	r1, [pc, #640]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800290e:	4313      	orrs	r3, r2
 8002910:	650b      	str	r3, [r1, #80]	; 0x50
 8002912:	e001      	b.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002914:	7dfb      	ldrb	r3, [r7, #23]
 8002916:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d032      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002928:	2b03      	cmp	r3, #3
 800292a:	d81b      	bhi.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800292c:	a201      	add	r2, pc, #4	; (adr r2, 8002934 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800292e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002932:	bf00      	nop
 8002934:	0800296b 	.word	0x0800296b
 8002938:	08002945 	.word	0x08002945
 800293c:	08002953 	.word	0x08002953
 8002940:	0800296b 	.word	0x0800296b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002944:	4b92      	ldr	r3, [pc, #584]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002948:	4a91      	ldr	r2, [pc, #580]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800294a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800294e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002950:	e00c      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3304      	adds	r3, #4
 8002956:	2102      	movs	r1, #2
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fc45 	bl	80031e8 <RCCEx_PLL2_Config>
 800295e:	4603      	mov	r3, r0
 8002960:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002962:	e003      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	75fb      	strb	r3, [r7, #23]
      break;
 8002968:	e000      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800296a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d109      	bne.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002972:	4b87      	ldr	r3, [pc, #540]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	f023 0203 	bic.w	r2, r3, #3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297e:	4984      	ldr	r1, [pc, #528]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002980:	4313      	orrs	r3, r2
 8002982:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002984:	e001      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002986:	7dfb      	ldrb	r3, [r7, #23]
 8002988:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 8086 	beq.w	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002998:	4b7e      	ldr	r3, [pc, #504]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a7d      	ldr	r2, [pc, #500]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800299e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029a4:	f7fe f874 	bl	8000a90 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029aa:	e009      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ac:	f7fe f870 	bl	8000a90 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b64      	cmp	r3, #100	; 0x64
 80029b8:	d902      	bls.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	75fb      	strb	r3, [r7, #23]
        break;
 80029be:	e005      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029c0:	4b74      	ldr	r3, [pc, #464]	; (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0ef      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80029cc:	7dfb      	ldrb	r3, [r7, #23]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d166      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80029d2:	4b6f      	ldr	r3, [pc, #444]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80029dc:	4053      	eors	r3, r2
 80029de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d013      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029e6:	4b6a      	ldr	r3, [pc, #424]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ee:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029f0:	4b67      	ldr	r3, [pc, #412]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f4:	4a66      	ldr	r2, [pc, #408]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029fa:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029fc:	4b64      	ldr	r3, [pc, #400]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a00:	4a63      	ldr	r2, [pc, #396]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a06:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002a08:	4a61      	ldr	r2, [pc, #388]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a18:	d115      	bne.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1a:	f7fe f839 	bl	8000a90 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a20:	e00b      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7fe f835 	bl	8000a90 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d902      	bls.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	75fb      	strb	r3, [r7, #23]
            break;
 8002a38:	e005      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a3a:	4b55      	ldr	r3, [pc, #340]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0ed      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d126      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a5a:	d10d      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8002a5c:	4b4c      	ldr	r3, [pc, #304]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a6a:	0919      	lsrs	r1, r3, #4
 8002a6c:	4b4a      	ldr	r3, [pc, #296]	; (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8002a6e:	400b      	ands	r3, r1
 8002a70:	4947      	ldr	r1, [pc, #284]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	610b      	str	r3, [r1, #16]
 8002a76:	e005      	b.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8002a78:	4b45      	ldr	r3, [pc, #276]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	4a44      	ldr	r2, [pc, #272]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a7e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a82:	6113      	str	r3, [r2, #16]
 8002a84:	4b42      	ldr	r3, [pc, #264]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a92:	493f      	ldr	r1, [pc, #252]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	670b      	str	r3, [r1, #112]	; 0x70
 8002a98:	e004      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a9a:	7dfb      	ldrb	r3, [r7, #23]
 8002a9c:	75bb      	strb	r3, [r7, #22]
 8002a9e:	e001      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa0:	7dfb      	ldrb	r3, [r7, #23]
 8002aa2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f000 8085 	beq.w	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ab6:	2b28      	cmp	r3, #40	; 0x28
 8002ab8:	d866      	bhi.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8002aba:	a201      	add	r2, pc, #4	; (adr r2, 8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8002abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac0:	08002b9d 	.word	0x08002b9d
 8002ac4:	08002b89 	.word	0x08002b89
 8002ac8:	08002b89 	.word	0x08002b89
 8002acc:	08002b89 	.word	0x08002b89
 8002ad0:	08002b89 	.word	0x08002b89
 8002ad4:	08002b89 	.word	0x08002b89
 8002ad8:	08002b89 	.word	0x08002b89
 8002adc:	08002b89 	.word	0x08002b89
 8002ae0:	08002b65 	.word	0x08002b65
 8002ae4:	08002b89 	.word	0x08002b89
 8002ae8:	08002b89 	.word	0x08002b89
 8002aec:	08002b89 	.word	0x08002b89
 8002af0:	08002b89 	.word	0x08002b89
 8002af4:	08002b89 	.word	0x08002b89
 8002af8:	08002b89 	.word	0x08002b89
 8002afc:	08002b89 	.word	0x08002b89
 8002b00:	08002b77 	.word	0x08002b77
 8002b04:	08002b89 	.word	0x08002b89
 8002b08:	08002b89 	.word	0x08002b89
 8002b0c:	08002b89 	.word	0x08002b89
 8002b10:	08002b89 	.word	0x08002b89
 8002b14:	08002b89 	.word	0x08002b89
 8002b18:	08002b89 	.word	0x08002b89
 8002b1c:	08002b89 	.word	0x08002b89
 8002b20:	08002b9d 	.word	0x08002b9d
 8002b24:	08002b89 	.word	0x08002b89
 8002b28:	08002b89 	.word	0x08002b89
 8002b2c:	08002b89 	.word	0x08002b89
 8002b30:	08002b89 	.word	0x08002b89
 8002b34:	08002b89 	.word	0x08002b89
 8002b38:	08002b89 	.word	0x08002b89
 8002b3c:	08002b89 	.word	0x08002b89
 8002b40:	08002b9d 	.word	0x08002b9d
 8002b44:	08002b89 	.word	0x08002b89
 8002b48:	08002b89 	.word	0x08002b89
 8002b4c:	08002b89 	.word	0x08002b89
 8002b50:	08002b89 	.word	0x08002b89
 8002b54:	08002b89 	.word	0x08002b89
 8002b58:	08002b89 	.word	0x08002b89
 8002b5c:	08002b89 	.word	0x08002b89
 8002b60:	08002b9d 	.word	0x08002b9d
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3304      	adds	r3, #4
 8002b68:	2101      	movs	r1, #1
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 fb3c 	bl	80031e8 <RCCEx_PLL2_Config>
 8002b70:	4603      	mov	r3, r0
 8002b72:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002b74:	e013      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3324      	adds	r3, #36	; 0x24
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f000 fbe5 	bl	800334c <RCCEx_PLL3_Config>
 8002b82:	4603      	mov	r3, r0
 8002b84:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002b86:	e00a      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	75fb      	strb	r3, [r7, #23]
      break;
 8002b8c:	e007      	b.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002b8e:	bf00      	nop
 8002b90:	58024400 	.word	0x58024400
 8002b94:	58024800 	.word	0x58024800
 8002b98:	00ffffcf 	.word	0x00ffffcf
      break;
 8002b9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d109      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002ba4:	4b96      	ldr	r3, [pc, #600]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bb0:	4993      	ldr	r1, [pc, #588]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	654b      	str	r3, [r1, #84]	; 0x54
 8002bb6:	e001      	b.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d038      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bcc:	2b05      	cmp	r3, #5
 8002bce:	d821      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8002bd0:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002c1b 	.word	0x08002c1b
 8002bdc:	08002bf1 	.word	0x08002bf1
 8002be0:	08002c03 	.word	0x08002c03
 8002be4:	08002c1b 	.word	0x08002c1b
 8002be8:	08002c1b 	.word	0x08002c1b
 8002bec:	08002c1b 	.word	0x08002c1b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f000 faf6 	bl	80031e8 <RCCEx_PLL2_Config>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002c00:	e00c      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3324      	adds	r3, #36	; 0x24
 8002c06:	2101      	movs	r1, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 fb9f 	bl	800334c <RCCEx_PLL3_Config>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002c12:	e003      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	75fb      	strb	r3, [r7, #23]
      break;
 8002c18:	e000      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8002c1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c1c:	7dfb      	ldrb	r3, [r7, #23]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d109      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002c22:	4b77      	ldr	r3, [pc, #476]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c26:	f023 0207 	bic.w	r2, r3, #7
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c2e:	4974      	ldr	r1, [pc, #464]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	654b      	str	r3, [r1, #84]	; 0x54
 8002c34:	e001      	b.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c36:	7dfb      	ldrb	r3, [r7, #23]
 8002c38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d03a      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4c:	2b05      	cmp	r3, #5
 8002c4e:	d821      	bhi.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8002c50:	a201      	add	r2, pc, #4	; (adr r2, 8002c58 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8002c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c56:	bf00      	nop
 8002c58:	08002c9b 	.word	0x08002c9b
 8002c5c:	08002c71 	.word	0x08002c71
 8002c60:	08002c83 	.word	0x08002c83
 8002c64:	08002c9b 	.word	0x08002c9b
 8002c68:	08002c9b 	.word	0x08002c9b
 8002c6c:	08002c9b 	.word	0x08002c9b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3304      	adds	r3, #4
 8002c74:	2101      	movs	r1, #1
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 fab6 	bl	80031e8 <RCCEx_PLL2_Config>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002c80:	e00c      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3324      	adds	r3, #36	; 0x24
 8002c86:	2101      	movs	r1, #1
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 fb5f 	bl	800334c <RCCEx_PLL3_Config>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002c92:	e003      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	75fb      	strb	r3, [r7, #23]
      break;
 8002c98:	e000      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8002c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c9c:	7dfb      	ldrb	r3, [r7, #23]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10a      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ca2:	4b57      	ldr	r3, [pc, #348]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	f023 0207 	bic.w	r2, r3, #7
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb0:	4953      	ldr	r1, [pc, #332]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	658b      	str	r3, [r1, #88]	; 0x58
 8002cb6:	e001      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cb8:	7dfb      	ldrb	r3, [r7, #23]
 8002cba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0320 	and.w	r3, r3, #32
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d04b      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cd2:	d02e      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8002cd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cd8:	d828      	bhi.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cde:	d02a      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8002ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce4:	d822      	bhi.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002ce6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002cea:	d026      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8002cec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002cf0:	d81c      	bhi.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002cf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cf6:	d010      	beq.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8002cf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cfc:	d816      	bhi.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d01d      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8002d02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d06:	d111      	bne.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 fa6a 	bl	80031e8 <RCCEx_PLL2_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002d18:	e012      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3324      	adds	r3, #36	; 0x24
 8002d1e:	2102      	movs	r1, #2
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 fb13 	bl	800334c <RCCEx_PLL3_Config>
 8002d26:	4603      	mov	r3, r0
 8002d28:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002d2a:	e009      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	75fb      	strb	r3, [r7, #23]
      break;
 8002d30:	e006      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002d32:	bf00      	nop
 8002d34:	e004      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002d36:	bf00      	nop
 8002d38:	e002      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002d3a:	bf00      	nop
 8002d3c:	e000      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002d3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10a      	bne.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d46:	4b2e      	ldr	r3, [pc, #184]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d4a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d54:	492a      	ldr	r1, [pc, #168]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	654b      	str	r3, [r1, #84]	; 0x54
 8002d5a:	e001      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d5c:	7dfb      	ldrb	r3, [r7, #23]
 8002d5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d04d      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d72:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d76:	d02e      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8002d78:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d7c:	d828      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d82:	d02a      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8002d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d88:	d822      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d8a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d8e:	d026      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8002d90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d94:	d81c      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d9a:	d010      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8002d9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002da0:	d816      	bhi.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01d      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8002da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002daa:	d111      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3304      	adds	r3, #4
 8002db0:	2100      	movs	r1, #0
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 fa18 	bl	80031e8 <RCCEx_PLL2_Config>
 8002db8:	4603      	mov	r3, r0
 8002dba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002dbc:	e012      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3324      	adds	r3, #36	; 0x24
 8002dc2:	2102      	movs	r1, #2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f000 fac1 	bl	800334c <RCCEx_PLL3_Config>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002dce:	e009      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8002dd4:	e006      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002dd6:	bf00      	nop
 8002dd8:	e004      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002dda:	bf00      	nop
 8002ddc:	e002      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002dde:	bf00      	nop
 8002de0:	e000      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002de2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002de4:	7dfb      	ldrb	r3, [r7, #23]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10c      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dee:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002df8:	4901      	ldr	r1, [pc, #4]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	658b      	str	r3, [r1, #88]	; 0x58
 8002dfe:	e003      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8002e00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e04:	7dfb      	ldrb	r3, [r7, #23]
 8002e06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d04b      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e1a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002e1e:	d02e      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8002e20:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002e24:	d828      	bhi.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e2a:	d02a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8002e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e30:	d822      	bhi.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002e32:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002e36:	d026      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8002e38:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002e3c:	d81c      	bhi.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002e3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e42:	d010      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8002e44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e48:	d816      	bhi.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d01d      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8002e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e52:	d111      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3304      	adds	r3, #4
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 f9c4 	bl	80031e8 <RCCEx_PLL2_Config>
 8002e60:	4603      	mov	r3, r0
 8002e62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002e64:	e012      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3324      	adds	r3, #36	; 0x24
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 fa6d 	bl	800334c <RCCEx_PLL3_Config>
 8002e72:	4603      	mov	r3, r0
 8002e74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002e76:	e009      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	75fb      	strb	r3, [r7, #23]
      break;
 8002e7c:	e006      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e7e:	bf00      	nop
 8002e80:	e004      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e82:	bf00      	nop
 8002e84:	e002      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e86:	bf00      	nop
 8002e88:	e000      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e8c:	7dfb      	ldrb	r3, [r7, #23]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d10a      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002e92:	4b9d      	ldr	r3, [pc, #628]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ea0:	4999      	ldr	r1, [pc, #612]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	658b      	str	r3, [r1, #88]	; 0x58
 8002ea6:	e001      	b.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ea8:	7dfb      	ldrb	r3, [r7, #23]
 8002eaa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0308 	and.w	r3, r3, #8
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01a      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec2:	d10a      	bne.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3324      	adds	r3, #36	; 0x24
 8002ec8:	2102      	movs	r1, #2
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 fa3e 	bl	800334c <RCCEx_PLL3_Config>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002eda:	4b8b      	ldr	r3, [pc, #556]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ede:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ee8:	4987      	ldr	r1, [pc, #540]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d01a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f04:	d10a      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3324      	adds	r3, #36	; 0x24
 8002f0a:	2102      	movs	r1, #2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 fa1d 	bl	800334c <RCCEx_PLL3_Config>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f1c:	4b7a      	ldr	r3, [pc, #488]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f2a:	4977      	ldr	r1, [pc, #476]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d034      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002f42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f46:	d01d      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8002f48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f4c:	d817      	bhi.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8002f52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f56:	d009      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8002f58:	e011      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2100      	movs	r1, #0
 8002f60:	4618      	mov	r0, r3
 8002f62:	f000 f941 	bl	80031e8 <RCCEx_PLL2_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002f6a:	e00c      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3324      	adds	r3, #36	; 0x24
 8002f70:	2102      	movs	r1, #2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 f9ea 	bl	800334c <RCCEx_PLL3_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002f7c:	e003      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	75fb      	strb	r3, [r7, #23]
      break;
 8002f82:	e000      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8002f84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10a      	bne.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f8c:	4b5e      	ldr	r3, [pc, #376]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002f9a:	495b      	ldr	r1, [pc, #364]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	658b      	str	r3, [r1, #88]	; 0x58
 8002fa0:	e001      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
 8002fa4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d033      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fb8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002fbc:	d01c      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8002fbe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002fc2:	d816      	bhi.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8002fc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fc8:	d003      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8002fca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002fce:	d007      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8002fd0:	e00f      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fd2:	4b4d      	ldr	r3, [pc, #308]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd6:	4a4c      	ldr	r2, [pc, #304]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002fd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fdc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8002fde:	e00c      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3324      	adds	r3, #36	; 0x24
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f000 f9b0 	bl	800334c <RCCEx_PLL3_Config>
 8002fec:	4603      	mov	r3, r0
 8002fee:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8002ff0:	e003      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	75fb      	strb	r3, [r7, #23]
      break;
 8002ff6:	e000      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8002ff8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ffa:	7dfb      	ldrb	r3, [r7, #23]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003000:	4b41      	ldr	r3, [pc, #260]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003004:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800300e:	493e      	ldr	r1, [pc, #248]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003010:	4313      	orrs	r3, r2
 8003012:	654b      	str	r3, [r1, #84]	; 0x54
 8003014:	e001      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003016:	7dfb      	ldrb	r3, [r7, #23]
 8003018:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d029      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800302e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003032:	d007      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003034:	e00f      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003036:	4b34      	ldr	r3, [pc, #208]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303a:	4a33      	ldr	r2, [pc, #204]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800303c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003040:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003042:	e00b      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3304      	adds	r3, #4
 8003048:	2102      	movs	r1, #2
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f8cc 	bl	80031e8 <RCCEx_PLL2_Config>
 8003050:	4603      	mov	r3, r0
 8003052:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003054:	e002      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
      break;
 800305a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800305c:	7dfb      	ldrb	r3, [r7, #23]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003062:	4b29      	ldr	r3, [pc, #164]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003066:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	4926      	ldr	r1, [pc, #152]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003070:	4313      	orrs	r3, r2
 8003072:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003074:	e001      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003076:	7dfb      	ldrb	r3, [r7, #23]
 8003078:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00a      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3324      	adds	r3, #36	; 0x24
 800308a:	2102      	movs	r1, #2
 800308c:	4618      	mov	r0, r3
 800308e:	f000 f95d 	bl	800334c <RCCEx_PLL3_Config>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d033      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030b0:	d017      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80030b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030b6:	d811      	bhi.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80030b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030bc:	d013      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80030be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030c2:	d80b      	bhi.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d010      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80030c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030cc:	d106      	bne.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030ce:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80030d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d2:	4a0d      	ldr	r2, [pc, #52]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80030d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030d8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80030da:	e007      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	75fb      	strb	r3, [r7, #23]
      break;
 80030e0:	e004      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80030e2:	bf00      	nop
 80030e4:	e002      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80030e6:	bf00      	nop
 80030e8:	e000      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80030ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ec:	7dfb      	ldrb	r3, [r7, #23]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10c      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030fe:	4902      	ldr	r1, [pc, #8]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003100:	4313      	orrs	r3, r2
 8003102:	654b      	str	r3, [r1, #84]	; 0x54
 8003104:	e004      	b.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003106:	bf00      	nop
 8003108:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800310c:	7dfb      	ldrb	r3, [r7, #23]
 800310e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800311c:	4b31      	ldr	r3, [pc, #196]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800311e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003120:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003128:	492e      	ldr	r1, [pc, #184]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800312a:	4313      	orrs	r3, r2
 800312c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d009      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800313a:	4b2a      	ldr	r3, [pc, #168]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003148:	4926      	ldr	r1, [pc, #152]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800314a:	4313      	orrs	r3, r2
 800314c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800315a:	4b22      	ldr	r3, [pc, #136]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800315c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800315e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003166:	491f      	ldr	r1, [pc, #124]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003168:	4313      	orrs	r3, r2
 800316a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00d      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003178:	4b1a      	ldr	r3, [pc, #104]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	4a19      	ldr	r2, [pc, #100]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800317e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003182:	6113      	str	r3, [r2, #16]
 8003184:	4b17      	ldr	r3, [pc, #92]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800318e:	4915      	ldr	r1, [pc, #84]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003190:	4313      	orrs	r3, r2
 8003192:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	da08      	bge.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800319c:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800319e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031a8:	490e      	ldr	r1, [pc, #56]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d009      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031ba:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80031bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c8:	4906      	ldr	r1, [pc, #24]	; (80031e4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80031ce:	7dbb      	ldrb	r3, [r7, #22]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	e000      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3718      	adds	r7, #24
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	58024400 	.word	0x58024400

080031e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031f2:	2300      	movs	r3, #0
 80031f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80031f6:	4b53      	ldr	r3, [pc, #332]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d101      	bne.n	8003206 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e099      	b.n	800333a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003206:	4b4f      	ldr	r3, [pc, #316]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a4e      	ldr	r2, [pc, #312]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800320c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003210:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003212:	f7fd fc3d 	bl	8000a90 <HAL_GetTick>
 8003216:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003218:	e008      	b.n	800322c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800321a:	f7fd fc39 	bl	8000a90 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e086      	b.n	800333a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800322c:	4b45      	ldr	r3, [pc, #276]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f0      	bne.n	800321a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003238:	4b42      	ldr	r3, [pc, #264]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	031b      	lsls	r3, r3, #12
 8003246:	493f      	ldr	r1, [pc, #252]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003248:	4313      	orrs	r3, r2
 800324a:	628b      	str	r3, [r1, #40]	; 0x28
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	3b01      	subs	r3, #1
 8003252:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	3b01      	subs	r3, #1
 800325c:	025b      	lsls	r3, r3, #9
 800325e:	b29b      	uxth	r3, r3
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	3b01      	subs	r3, #1
 8003268:	041b      	lsls	r3, r3, #16
 800326a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	3b01      	subs	r3, #1
 8003276:	061b      	lsls	r3, r3, #24
 8003278:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800327c:	4931      	ldr	r1, [pc, #196]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800327e:	4313      	orrs	r3, r2
 8003280:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003282:	4b30      	ldr	r3, [pc, #192]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	492d      	ldr	r1, [pc, #180]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003290:	4313      	orrs	r3, r2
 8003292:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003294:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	f023 0220 	bic.w	r2, r3, #32
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	4928      	ldr	r1, [pc, #160]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80032a6:	4b27      	ldr	r3, [pc, #156]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	4a26      	ldr	r2, [pc, #152]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032ac:	f023 0310 	bic.w	r3, r3, #16
 80032b0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80032b2:	4b24      	ldr	r3, [pc, #144]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032b6:	4b24      	ldr	r3, [pc, #144]	; (8003348 <RCCEx_PLL2_Config+0x160>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	69d2      	ldr	r2, [r2, #28]
 80032be:	00d2      	lsls	r2, r2, #3
 80032c0:	4920      	ldr	r1, [pc, #128]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80032c6:	4b1f      	ldr	r3, [pc, #124]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ca:	4a1e      	ldr	r2, [pc, #120]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032cc:	f043 0310 	orr.w	r3, r3, #16
 80032d0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d106      	bne.n	80032e6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80032d8:	4b1a      	ldr	r3, [pc, #104]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	4a19      	ldr	r2, [pc, #100]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80032e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80032e4:	e00f      	b.n	8003306 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d106      	bne.n	80032fa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80032ec:	4b15      	ldr	r3, [pc, #84]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f0:	4a14      	ldr	r2, [pc, #80]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80032f8:	e005      	b.n	8003306 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80032fa:	4b12      	ldr	r3, [pc, #72]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 80032fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fe:	4a11      	ldr	r2, [pc, #68]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003300:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003304:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003306:	4b0f      	ldr	r3, [pc, #60]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a0e      	ldr	r2, [pc, #56]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800330c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003310:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003312:	f7fd fbbd 	bl	8000a90 <HAL_GetTick>
 8003316:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003318:	e008      	b.n	800332c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800331a:	f7fd fbb9 	bl	8000a90 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e006      	b.n	800333a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <RCCEx_PLL2_Config+0x15c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003338:	7bfb      	ldrb	r3, [r7, #15]
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	58024400 	.word	0x58024400
 8003348:	ffff0007 	.word	0xffff0007

0800334c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003356:	2300      	movs	r3, #0
 8003358:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800335a:	4b53      	ldr	r3, [pc, #332]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800335c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	2b03      	cmp	r3, #3
 8003364:	d101      	bne.n	800336a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e099      	b.n	800349e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800336a:	4b4f      	ldr	r3, [pc, #316]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a4e      	ldr	r2, [pc, #312]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003370:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003374:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003376:	f7fd fb8b 	bl	8000a90 <HAL_GetTick>
 800337a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800337c:	e008      	b.n	8003390 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800337e:	f7fd fb87 	bl	8000a90 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d901      	bls.n	8003390 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e086      	b.n	800349e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003390:	4b45      	ldr	r3, [pc, #276]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d1f0      	bne.n	800337e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800339c:	4b42      	ldr	r3, [pc, #264]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800339e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	051b      	lsls	r3, r3, #20
 80033aa:	493f      	ldr	r1, [pc, #252]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	628b      	str	r3, [r1, #40]	; 0x28
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	3b01      	subs	r3, #1
 80033b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	3b01      	subs	r3, #1
 80033c0:	025b      	lsls	r3, r3, #9
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	041b      	lsls	r3, r3, #16
 80033ce:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	3b01      	subs	r3, #1
 80033da:	061b      	lsls	r3, r3, #24
 80033dc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80033e0:	4931      	ldr	r1, [pc, #196]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80033e6:	4b30      	ldr	r3, [pc, #192]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 80033e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	492d      	ldr	r1, [pc, #180]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80033f8:	4b2b      	ldr	r3, [pc, #172]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	4928      	ldr	r1, [pc, #160]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003406:	4313      	orrs	r3, r2
 8003408:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800340a:	4b27      	ldr	r3, [pc, #156]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800340c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340e:	4a26      	ldr	r2, [pc, #152]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003414:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003416:	4b24      	ldr	r3, [pc, #144]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800341a:	4b24      	ldr	r3, [pc, #144]	; (80034ac <RCCEx_PLL3_Config+0x160>)
 800341c:	4013      	ands	r3, r2
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	69d2      	ldr	r2, [r2, #28]
 8003422:	00d2      	lsls	r2, r2, #3
 8003424:	4920      	ldr	r1, [pc, #128]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003426:	4313      	orrs	r3, r2
 8003428:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800342a:	4b1f      	ldr	r3, [pc, #124]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	4a1e      	ldr	r2, [pc, #120]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003434:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d106      	bne.n	800344a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800343c:	4b1a      	ldr	r3, [pc, #104]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	4a19      	ldr	r2, [pc, #100]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003442:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003446:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003448:	e00f      	b.n	800346a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d106      	bne.n	800345e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003450:	4b15      	ldr	r3, [pc, #84]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	4a14      	ldr	r2, [pc, #80]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003456:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800345a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800345c:	e005      	b.n	800346a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800345e:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003462:	4a11      	ldr	r2, [pc, #68]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003464:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003468:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800346a:	4b0f      	ldr	r3, [pc, #60]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a0e      	ldr	r2, [pc, #56]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003476:	f7fd fb0b 	bl	8000a90 <HAL_GetTick>
 800347a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800347c:	e008      	b.n	8003490 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800347e:	f7fd fb07 	bl	8000a90 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e006      	b.n	800349e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003490:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <RCCEx_PLL3_Config+0x15c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f0      	beq.n	800347e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3710      	adds	r7, #16
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	58024400 	.word	0x58024400
 80034ac:	ffff0007 	.word	0xffff0007

080034b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80034b0:	b084      	sub	sp, #16
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b084      	sub	sp, #16
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
 80034ba:	f107 001c 	add.w	r0, r7, #28
 80034be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d120      	bne.n	800350a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	4b2a      	ldr	r3, [pc, #168]	; (8003584 <USB_CoreInit+0xd4>)
 80034da:	4013      	ands	r3, r2
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80034ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d105      	bne.n	80034fe <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 faac 	bl	8003a5c <USB_CoreReset>
 8003504:	4603      	mov	r3, r0
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	e01a      	b.n	8003540 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f000 faa0 	bl	8003a5c <USB_CoreReset>
 800351c:	4603      	mov	r3, r0
 800351e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003520:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003522:	2b00      	cmp	r3, #0
 8003524:	d106      	bne.n	8003534 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	639a      	str	r2, [r3, #56]	; 0x38
 8003532:	e005      	b.n	8003540 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003538:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003542:	2b01      	cmp	r3, #1
 8003544:	d116      	bne.n	8003574 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354a:	b29a      	uxth	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003554:	4b0c      	ldr	r3, [pc, #48]	; (8003588 <USB_CoreInit+0xd8>)
 8003556:	4313      	orrs	r3, r2
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f043 0206 	orr.w	r2, r3, #6
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f043 0220 	orr.w	r2, r3, #32
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003574:	7bfb      	ldrb	r3, [r7, #15]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003580:	b004      	add	sp, #16
 8003582:	4770      	bx	lr
 8003584:	ffbdffbf 	.word	0xffbdffbf
 8003588:	03ee0000 	.word	0x03ee0000

0800358c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f023 0201 	bic.w	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
 80035b6:	460b      	mov	r3, r1
 80035b8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d115      	bne.n	80035fc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80035dc:	2001      	movs	r0, #1
 80035de:	f7fd fa63 	bl	8000aa8 <HAL_Delay>
      ms++;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	3301      	adds	r3, #1
 80035e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fa29 	bl	8003a40 <USB_GetMode>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d01e      	beq.n	8003632 <USB_SetCurrentMode+0x84>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b31      	cmp	r3, #49	; 0x31
 80035f8:	d9f0      	bls.n	80035dc <USB_SetCurrentMode+0x2e>
 80035fa:	e01a      	b.n	8003632 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80035fc:	78fb      	ldrb	r3, [r7, #3]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d115      	bne.n	800362e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800360e:	2001      	movs	r0, #1
 8003610:	f7fd fa4a 	bl	8000aa8 <HAL_Delay>
      ms++;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3301      	adds	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 fa10 	bl	8003a40 <USB_GetMode>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d005      	beq.n	8003632 <USB_SetCurrentMode+0x84>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b31      	cmp	r3, #49	; 0x31
 800362a:	d9f0      	bls.n	800360e <USB_SetCurrentMode+0x60>
 800362c:	e001      	b.n	8003632 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e005      	b.n	800363e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2b32      	cmp	r3, #50	; 0x32
 8003636:	d101      	bne.n	800363c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003648:	b084      	sub	sp, #16
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003656:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003662:	2300      	movs	r3, #0
 8003664:	613b      	str	r3, [r7, #16]
 8003666:	e009      	b.n	800367c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	3340      	adds	r3, #64	; 0x40
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	4413      	add	r3, r2
 8003672:	2200      	movs	r2, #0
 8003674:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	3301      	adds	r3, #1
 800367a:	613b      	str	r3, [r7, #16]
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	2b0e      	cmp	r3, #14
 8003680:	d9f2      	bls.n	8003668 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003682:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003684:	2b00      	cmp	r3, #0
 8003686:	d11c      	bne.n	80036c2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003696:	f043 0302 	orr.w	r3, r3, #2
 800369a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	e005      	b.n	80036ce <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80036d4:	461a      	mov	r2, r3
 80036d6:	2300      	movs	r3, #0
 80036d8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036e0:	4619      	mov	r1, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036e8:	461a      	mov	r2, r3
 80036ea:	680b      	ldr	r3, [r1, #0]
 80036ec:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d10c      	bne.n	800370e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80036f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d104      	bne.n	8003704 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80036fa:	2100      	movs	r1, #0
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f965 	bl	80039cc <USB_SetDevSpeed>
 8003702:	e008      	b.n	8003716 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003704:	2101      	movs	r1, #1
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f960 	bl	80039cc <USB_SetDevSpeed>
 800370c:	e003      	b.n	8003716 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800370e:	2103      	movs	r1, #3
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f95b 	bl	80039cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003716:	2110      	movs	r1, #16
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 f8f3 	bl	8003904 <USB_FlushTxFifo>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f91f 	bl	800396c <USB_FlushRxFifo>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800373e:	461a      	mov	r2, r3
 8003740:	2300      	movs	r3, #0
 8003742:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800374a:	461a      	mov	r2, r3
 800374c:	2300      	movs	r3, #0
 800374e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003756:	461a      	mov	r2, r3
 8003758:	2300      	movs	r3, #0
 800375a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800375c:	2300      	movs	r3, #0
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	e043      	b.n	80037ea <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	015a      	lsls	r2, r3, #5
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4413      	add	r3, r2
 800376a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003774:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003778:	d118      	bne.n	80037ac <USB_DevInit+0x164>
    {
      if (i == 0U)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10a      	bne.n	8003796 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	015a      	lsls	r2, r3, #5
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4413      	add	r3, r2
 8003788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800378c:	461a      	mov	r2, r3
 800378e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003792:	6013      	str	r3, [r2, #0]
 8003794:	e013      	b.n	80037be <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	015a      	lsls	r2, r3, #5
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	4413      	add	r3, r2
 800379e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037a2:	461a      	mov	r2, r3
 80037a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e008      	b.n	80037be <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037b8:	461a      	mov	r2, r3
 80037ba:	2300      	movs	r3, #0
 80037bc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	015a      	lsls	r2, r3, #5
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037ca:	461a      	mov	r2, r3
 80037cc:	2300      	movs	r3, #0
 80037ce:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	015a      	lsls	r2, r3, #5
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4413      	add	r3, r2
 80037d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037dc:	461a      	mov	r2, r3
 80037de:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80037e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	3301      	adds	r3, #1
 80037e8:	613b      	str	r3, [r7, #16]
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d3b7      	bcc.n	8003762 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037f2:	2300      	movs	r3, #0
 80037f4:	613b      	str	r3, [r7, #16]
 80037f6:	e043      	b.n	8003880 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	015a      	lsls	r2, r3, #5
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	4413      	add	r3, r2
 8003800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800380a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800380e:	d118      	bne.n	8003842 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10a      	bne.n	800382c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	015a      	lsls	r2, r3, #5
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4413      	add	r3, r2
 800381e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003822:	461a      	mov	r2, r3
 8003824:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	e013      	b.n	8003854 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	015a      	lsls	r2, r3, #5
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	4413      	add	r3, r2
 8003834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003838:	461a      	mov	r2, r3
 800383a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800383e:	6013      	str	r3, [r2, #0]
 8003840:	e008      	b.n	8003854 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	015a      	lsls	r2, r3, #5
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	4413      	add	r3, r2
 800384a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800384e:	461a      	mov	r2, r3
 8003850:	2300      	movs	r3, #0
 8003852:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	015a      	lsls	r2, r3, #5
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4413      	add	r3, r2
 800385c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003860:	461a      	mov	r2, r3
 8003862:	2300      	movs	r3, #0
 8003864:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	015a      	lsls	r2, r3, #5
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4413      	add	r3, r2
 800386e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003872:	461a      	mov	r2, r3
 8003874:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003878:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	3301      	adds	r3, #1
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	429a      	cmp	r2, r3
 8003886:	d3b7      	bcc.n	80037f8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800389a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80038a8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80038aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d105      	bne.n	80038bc <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f043 0210 	orr.w	r2, r3, #16
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699a      	ldr	r2, [r3, #24]
 80038c0:	4b0e      	ldr	r3, [pc, #56]	; (80038fc <USB_DevInit+0x2b4>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80038c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d005      	beq.n	80038da <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f043 0208 	orr.w	r2, r3, #8
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80038da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d105      	bne.n	80038ec <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	699a      	ldr	r2, [r3, #24]
 80038e4:	4b06      	ldr	r3, [pc, #24]	; (8003900 <USB_DevInit+0x2b8>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80038ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80038f8:	b004      	add	sp, #16
 80038fa:	4770      	bx	lr
 80038fc:	803c3800 	.word	0x803c3800
 8003900:	40000004 	.word	0x40000004

08003904 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3301      	adds	r3, #1
 8003916:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4a13      	ldr	r2, [pc, #76]	; (8003968 <USB_FlushTxFifo+0x64>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e01b      	b.n	800395c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	daf2      	bge.n	8003912 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	019b      	lsls	r3, r3, #6
 8003934:	f043 0220 	orr.w	r2, r3, #32
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	3301      	adds	r3, #1
 8003940:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	4a08      	ldr	r2, [pc, #32]	; (8003968 <USB_FlushTxFifo+0x64>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e006      	b.n	800395c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b20      	cmp	r3, #32
 8003958:	d0f0      	beq.n	800393c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	00030d40 	.word	0x00030d40

0800396c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	3301      	adds	r3, #1
 800397c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4a11      	ldr	r2, [pc, #68]	; (80039c8 <USB_FlushRxFifo+0x5c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d901      	bls.n	800398a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e018      	b.n	80039bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	2b00      	cmp	r3, #0
 8003990:	daf2      	bge.n	8003978 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2210      	movs	r2, #16
 800399a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	3301      	adds	r3, #1
 80039a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4a08      	ldr	r2, [pc, #32]	; (80039c8 <USB_FlushRxFifo+0x5c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d901      	bls.n	80039ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e006      	b.n	80039bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	2b10      	cmp	r3, #16
 80039b8:	d0f0      	beq.n	800399c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3714      	adds	r7, #20
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	00030d40 	.word	0x00030d40

080039cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	78fb      	ldrb	r3, [r7, #3]
 80039e6:	68f9      	ldr	r1, [r7, #12]
 80039e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039ec:	4313      	orrs	r3, r2
 80039ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3714      	adds	r7, #20
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr

080039fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b085      	sub	sp, #20
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003a18:	f023 0303 	bic.w	r3, r3, #3
 8003a1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a2c:	f043 0302 	orr.w	r3, r3, #2
 8003a30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	f003 0301 	and.w	r3, r3, #1
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4a13      	ldr	r2, [pc, #76]	; (8003ac0 <USB_CoreReset+0x64>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d901      	bls.n	8003a7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e01b      	b.n	8003ab2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	daf2      	bge.n	8003a68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	f043 0201 	orr.w	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	3301      	adds	r3, #1
 8003a96:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a09      	ldr	r2, [pc, #36]	; (8003ac0 <USB_CoreReset+0x64>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d901      	bls.n	8003aa4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e006      	b.n	8003ab2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d0f0      	beq.n	8003a92 <USB_CoreReset+0x36>

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	00030d40 	.word	0x00030d40

08003ac4 <__libc_init_array>:
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	4d0d      	ldr	r5, [pc, #52]	; (8003afc <__libc_init_array+0x38>)
 8003ac8:	4c0d      	ldr	r4, [pc, #52]	; (8003b00 <__libc_init_array+0x3c>)
 8003aca:	1b64      	subs	r4, r4, r5
 8003acc:	10a4      	asrs	r4, r4, #2
 8003ace:	2600      	movs	r6, #0
 8003ad0:	42a6      	cmp	r6, r4
 8003ad2:	d109      	bne.n	8003ae8 <__libc_init_array+0x24>
 8003ad4:	4d0b      	ldr	r5, [pc, #44]	; (8003b04 <__libc_init_array+0x40>)
 8003ad6:	4c0c      	ldr	r4, [pc, #48]	; (8003b08 <__libc_init_array+0x44>)
 8003ad8:	f000 f820 	bl	8003b1c <_init>
 8003adc:	1b64      	subs	r4, r4, r5
 8003ade:	10a4      	asrs	r4, r4, #2
 8003ae0:	2600      	movs	r6, #0
 8003ae2:	42a6      	cmp	r6, r4
 8003ae4:	d105      	bne.n	8003af2 <__libc_init_array+0x2e>
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
 8003ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aec:	4798      	blx	r3
 8003aee:	3601      	adds	r6, #1
 8003af0:	e7ee      	b.n	8003ad0 <__libc_init_array+0xc>
 8003af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003af6:	4798      	blx	r3
 8003af8:	3601      	adds	r6, #1
 8003afa:	e7f2      	b.n	8003ae2 <__libc_init_array+0x1e>
 8003afc:	08003b44 	.word	0x08003b44
 8003b00:	08003b44 	.word	0x08003b44
 8003b04:	08003b44 	.word	0x08003b44
 8003b08:	08003b48 	.word	0x08003b48

08003b0c <memset>:
 8003b0c:	4402      	add	r2, r0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <_init>:
 8003b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1e:	bf00      	nop
 8003b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b22:	bc08      	pop	{r3}
 8003b24:	469e      	mov	lr, r3
 8003b26:	4770      	bx	lr

08003b28 <_fini>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	bf00      	nop
 8003b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b2e:	bc08      	pop	{r3}
 8003b30:	469e      	mov	lr, r3
 8003b32:	4770      	bx	lr
