## ğŸ“˜ 1. Mathematical Basis for Bank Mapping

Given the weight access pattern:

- Each cycle loads 4 columns â†’ 1 block
- Arrays read blocks in strides of 16 columns (4 blocks):
  
\[
block\_id(cycle) = 4(cycle - 1)
\]

When mapped into memory banks using modulo:
\[
bank\_id = block\_id \bmod N_{\text{bank}}
\]

This produces a modular sequence:
\[
a_k = 4k \bmod N_{\text{bank}}
\]

---

## ğŸ“˜ 2. Number of Distinct Residue Classes

A fundamental theorem from number theory states:

> The number of distinct residues produced by  
> \( a_k = stride \cdot k \mod N \)  
> is  
> \[
\#\text{class} = \frac{N}{\gcd(N, stride)}
\]

This is the orbit size of stride under the cyclic group \( \mathbb{Z}_N \).

For our stride = 4, the residue class count becomes:

\[
\#\text{class} = \frac{N_{\text{bank}}}{\gcd(N_{\text{bank}}, 4)}
\]

---

## ğŸ“˜ 3. Why residue classes matter?

The number of residue classes determines:

- how evenly `block_id` values distribute across banks  
- how many banks are actually exercised in the access pattern  
- whether different arrays can be mapped to *different residue classes*  
- whether **dual-port RAM** (up to 2 reads per bank per cycle) is sufficient  
- whether **temporal conflicts** occur (due to 2-cycle read latency)

In a **single-port** design, we typically require:

\[
\#\text{class} \ge 4 
\]

so that 4 arrays can be mapped to four distinct classes without 3-way conflicts.

However, in a **dual-port** design like ours:

- arrays are naturally grouped into two pairs (A1/A3 and A2/A4),  
- each pair can share a bank using two ports,  
- therefore **3 residue classes are sufficient** to schedule the two pairs safely.

Thus:

- with single-port RAM â†’ class â‰¥ 4 is necessary  
- with dual-port RAM â†’ class â‰¥ 3 is sufficient

---

## ğŸ“˜ 4. Residue Class Table (Key Result)

| Nbank | gcd(N,4) | #class | Status |
|------:|----------:|--------:|--------|
| 4 | 4 | 1 | âŒ impossible |
| 6 | 2 | 3 | âœ”ï¸ feasible with dual-port pairing |
| 8 | 4 | 2 | âŒ not feasible |
| 10 | 2 | 5 | âœ”ï¸ ideal (most uniform distribution) |
| 12 | 4 | 3 | âœ”ï¸ feasible (original over-provisioned design) |

Summary:

- **6-bank â†’ the smallest feasible configuration.**  
  - Residue classes = 3  
  - Arrays must be scheduled in two pairs (A1/A3 and A2/A4)  
  - Dual-port RAM ensures both pairs can safely coexist  
  - Requires careful pairing but fully correct and stable

- **10-bank â†’ the most robust configuration.**  
  - Residue classes = 5  
  - Very uniform distribution of accesses  
  - No special scheduling constraints  
  - Naturally conflict-free and temporally safe


## ğŸ§© Choosing the Number of Banks

### âœ” Requirement:
We must support 4 arrays reading in parallel, with:

- dual-port RAM (up to 2 reads per bank per cycle)
- 2-cycle read latency (no temporal conflict allowed)
- fixed block_stride = 4

---

## ğŸŸ¥ Why 6-bank is viable?

- Only 3 residue classes â†’ {0,2,4}
- Pairs must be carefully placed into banks to avoid 3-way collision
- Dual-port must be strictly port-alternated cycle-by-cycle
- Works, but fragile

---

## ğŸŸ§ Why 10-bank is optimal?

- 5 residue classes â†’ {0,4,8,2,6}
- Bank usage is maximally even
- Dual-port is naturally balanced
- No special scheduling required
- No temporal conflict risk

---

## ğŸ“Œ Final design choice:
- **6-bank** â†’ smallest feasible (requires careful scheduling)
- **10-bank** â†’ recommended (best balance, most robust)

# ğŸ§± Bankâ€“Column Mapping (Nbank = 6)

### Residue classes for block_id = 4k mod 6:
{0, 4, 2}

| **Bank ID** | **col_block_id (4-column block IDs)**                                   | **Column Range** |
|-------------|---------------------------------------------------------------------------|------------------|
| **bank0** | 0, 6, 12, 18, 24, 30, 36, 42, 48, 54, 60 | col0â€“3, 24â€“27, 48â€“51, 72â€“75, 96â€“99, 120â€“123, 144â€“147, 168â€“171, 192â€“195, 216â€“219, 240â€“243 |
| **bank1** | 1, 7, 13, 19, 25, 31, 37, 43, 49, 55, 61 | col4â€“7, 28â€“31, 52â€“55, 76â€“79, 100â€“103, 124â€“127, 148â€“151, 172â€“175, 196â€“199, 220â€“223, 244â€“247 |
| **bank2** | 2, 8, 14, 20, 26, 32, 38, 44, 50, 56, 62 | col8â€“11, 32â€“35, 56â€“59, 80â€“83, 104â€“107, 128â€“131, 152â€“155, 176â€“179, 200â€“203, 224â€“227, 248â€“251 |
| **bank3** | 3, 9, 15, 21, 27, 33, 39, 45, 51, 57, 63 | col12â€“15, 36â€“39, 60â€“63, 84â€“87, 108â€“111, 132â€“135, 156â€“159, 180â€“183, 204â€“207, 228â€“231, 252â€“255 |
| **bank4** | 4, 10, 16, 22, 28, 34, 40, 46, 52, 58     | col16â€“19, 40â€“43, 64â€“67, 88â€“91, 112â€“115, 136â€“139, 160â€“163, 184â€“187, 208â€“211, 232â€“235 |
| **bank5** | 5, 11, 17, 23, 29, 35, 41, 47, 53, 59     | col20â€“23, 44â€“47, 68â€“71, 92â€“95, 116â€“119, 140â€“143, 164â€“167, 188â€“191, 212â€“215, 236â€“239 |

# ğŸ•“ Timeline + Bank Access Visualization (Nbank = 6)

| **Cycle** | **A1 â†’ bank** | **A2 â†’ bank** | **A3 â†’ bank** | **A4 â†’ bank** | **Banks Active** |
|:--------:|:--------------:|:--------------:|:--------------:|:--------------:|:-----------------:|
| **1** | bank0 | â€“      | â€“      | â€“      | {0} |
| **2** | bank4 | bank1 | â€“      | â€“      | {1,4} |
| **3** | bank2 | bank5 | bank2 | â€“      | {2,5} |
| **4** | bank0 | bank3 | bank0 | bank3 | {0,3} |
| **5** | bank4 | bank1 | bank4 | bank1 | {1,4} |
| **6** | bank2 | bank5 | bank2 | bank5 | {2,5} |
| **7** | bank0 | bank3 | bank0 | bank3 | {0,3} |
| **8** | bank4 | bank1 | bank4 | bank1 | {1,4} |
| **9** | bank2 | bank5 | bank2 | bank5 | {2,5} |
| **10** | bank0 | bank3 | bank0 | bank3 | {0,3} |
| **11** | bank4 | bank1 | bank4 | bank1 | {1,4} |
| **12** | bank2 | bank5 | bank2 | bank5 | {2,5} |

