

================================================================
== Vitis HLS Report for 'input_layer'
================================================================
* Date:           Tue Nov 26 16:00:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1281|  8390657|  12.810 us|  83.907 ms|  1281|  8390657|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_0  |     1280|  8390656|  10 ~ 65552|          -|          -|   128|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 13 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 14 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 16 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 0, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 19 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body" [src/RNI.cpp:64]   --->   Operation 20 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%neuron_index_1 = load i8 %neuron_index"   --->   Operation 21 'load' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln64 = icmp_eq  i8 %neuron_index_1, i8 128" [src/RNI.cpp:64]   --->   Operation 22 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln64 = add i8 %neuron_index_1, i8 1" [src/RNI.cpp:64]   --->   Operation 23 'add' 'add_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.body.split_ifconv, void %for.end32" [src/RNI.cpp:64]   --->   Operation 24 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %neuron_index_1" [src/RNI.cpp:64]   --->   Operation 25 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln64" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 26 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 27 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [src/RNI.cpp:76]   --->   Operation 28 'ret' 'ret_ln76' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 29 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 30 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (5.58ns)   --->   "%mul_ln171 = mul i33 %sext_ln171, i33 59296" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 31 'mul' 'mul_ln171' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%leaked_membrane = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %mul_ln171, i32 16, i32 31" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 33 'partselect' 'leaked_membrane' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 31" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 15" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 35 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 36 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln64" [src/RNI.cpp:67]   --->   Operation 37 'getelementptr' 'BIASES_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:67]   --->   Operation 38 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_3" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 39 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%leaked_membrane_1 = add i16 %zext_ln171, i16 %leaked_membrane" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 40 'add' 'leaked_membrane_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %leaked_membrane_1, i32 15" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 41 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%xor_ln171 = xor i1 %tmp_4, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 42 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171 = and i1 %tmp_2, i1 %xor_ln171" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 43 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_2)   --->   "%xor_ln171_1 = xor i1 %tmp_2, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 44 'xor' 'xor_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_2 = or i1 %tmp_4, i1 %xor_ln171_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 45 'or' 'or_ln171_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_4 = xor i1 %tmp_5, i1 %or_ln171_2" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 46 'xor' 'xor_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 47 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%xor_ln171_6 = xor i1 %tmp_6, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 48 'xor' 'xor_ln171_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%or_ln171_4 = or i1 %or_ln171_2, i1 %xor_ln171_6" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 49 'or' 'or_ln171_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_4)   --->   "%and_ln171_1 = and i1 %tmp_5, i1 %or_ln171_4" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 50 'and' 'and_ln171_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171_2 = and i1 %and_ln171, i1 %tmp_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 51 'and' 'and_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_2 = xor i1 %xor_ln171_4, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 52 'xor' 'xor_ln171_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%or_ln171 = or i1 %tmp_4, i1 %xor_ln171_2" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 53 'or' 'or_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_3)   --->   "%xor_ln171_3 = xor i1 %tmp, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 54 'xor' 'xor_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_3 = and i1 %or_ln171, i1 %xor_ln171_3" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 55 'and' 'and_ln171_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_4 = and i1 %tmp_4, i1 %and_ln171_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 56 'and' 'and_ln171_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%or_ln171_3 = or i1 %and_ln171_2, i1 %and_ln171_4" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 57 'or' 'or_ln171_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%xor_ln171_5 = xor i1 %or_ln171_3, i1 1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 58 'xor' 'xor_ln171_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_1)   --->   "%and_ln171_5 = and i1 %tmp, i1 %xor_ln171_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 59 'and' 'and_ln171_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node leaked_membrane_2)   --->   "%select_ln171 = select i1 %and_ln171_3, i16 32767, i16 32768" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 60 'select' 'select_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_1 = or i1 %and_ln171_3, i1 %and_ln171_5" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 61 'or' 'or_ln171_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%leaked_membrane_2 = select i1 %or_ln171_1, i16 %select_ln171, i16 %leaked_membrane_1" [src/RNI.cpp:171->src/RNI.cpp:66]   --->   Operation 62 'select' 'leaked_membrane_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:67]   --->   Operation 63 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:64]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/RNI.cpp:64]   --->   Operation 65 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %leaked_membrane_2" [src/RNI.cpp:67]   --->   Operation 66 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i8 %BIASES_load" [src/RNI.cpp:67]   --->   Operation 67 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i8 %BIASES_load" [src/RNI.cpp:67]   --->   Operation 68 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.07ns)   --->   "%add_ln67 = add i17 %sext_ln67, i17 %sext_ln67_1" [src/RNI.cpp:67]   --->   Operation 69 'add' 'add_ln67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln67, i32 16" [src/RNI.cpp:67]   --->   Operation 70 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln67_1 = add i16 %leaked_membrane_2, i16 %sext_ln67_2" [src/RNI.cpp:67]   --->   Operation 71 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 %add_ln67_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 72 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln67_1, i32 15" [src/RNI.cpp:67]   --->   Operation 73 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %tmp_7, i1 1" [src/RNI.cpp:67]   --->   Operation 74 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %tmp_8, i1 %xor_ln67" [src/RNI.cpp:67]   --->   Operation 75 'and' 'and_ln67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%xor_ln67_1 = xor i1 %tmp_8, i1 1" [src/RNI.cpp:67]   --->   Operation 76 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln67_1 = and i1 %tmp_7, i1 %xor_ln67_1" [src/RNI.cpp:67]   --->   Operation 77 'and' 'and_ln67_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.97ns)   --->   "%xor_ln67_2 = xor i1 %tmp_7, i1 %tmp_8" [src/RNI.cpp:67]   --->   Operation 78 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %xor_ln67_2, void %WEIGHTS_LOOP_0, void %if.end.i.i.i142" [src/RNI.cpp:67]   --->   Operation 79 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67, void %if.else.i.i.i153, void %if.then2.i.i.i152" [src/RNI.cpp:67]   --->   Operation 80 'br' 'br_ln67' <Predicate = (xor_ln67_2)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %and_ln67_1, void %if.end15.i.i.i160, void %if.then9.i.i.i159" [src/RNI.cpp:67]   --->   Operation 81 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 82 'store' 'store_ln67' <Predicate = (xor_ln67_2 & !and_ln67 & and_ln67_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln67 = br void %if.end15.i.i.i160" [src/RNI.cpp:67]   --->   Operation 83 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67 & and_ln67_1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln67 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:67]   --->   Operation 84 'br' 'br_ln67' <Predicate = (xor_ln67_2 & !and_ln67)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:67]   --->   Operation 85 'store' 'store_ln67' <Predicate = (xor_ln67_2 & and_ln67)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln67 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:67]   --->   Operation 86 'br' 'br_ln67' <Predicate = (xor_ln67_2 & and_ln67)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty = trunc i8 %neuron_index_1"   --->   Operation 87 'trunc' 'empty' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.12>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln64" [src/RNI.cpp:69]   --->   Operation 88 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:69]   --->   Operation 89 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty"   --->   Operation 90 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.87ns)   --->   "%add_i_i70 = add i8 %neuron_index_cast_cast, i8 1"   --->   Operation 91 'add' 'add_i_i70' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%conv_i58 = zext i8 %add_i_i70"   --->   Operation 92 'zext' 'conv_i58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i58"   --->   Operation 93 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 94 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 95 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 9 <SV = 8> <Delay = 6.65>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:69]   --->   Operation 96 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_9 : Operation 97 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 97 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_9 : Operation 98 [1/1] (1.81ns)   --->   "%icmp_ln69 = icmp_ult  i14 %weight_index, i14 %WEIGHTS_INDEX_load" [src/RNI.cpp:69]   --->   Operation 98 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 99 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_9 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc30, void %for.body18.lr.ph" [src/RNI.cpp:69]   --->   Operation 100 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 101 [2/2] (1.58ns)   --->   "%call_ln69 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %NEURONS_MEMBRANE_load_1, i14 %WEIGHTS_INDEX_load, i32 %p_read_7, i32 %p_read16, i32 %p_read_6, i32 %p_read_5, i16 %p_loc, i8 %WEIGHTS" [src/RNI.cpp:69]   --->   Operation 101 'call' 'call_ln69' <Predicate = (icmp_ln69)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln69 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i16 %NEURONS_MEMBRANE_load_1, i14 %WEIGHTS_INDEX_load, i32 %p_read_7, i32 %p_read16, i32 %p_read_6, i32 %p_read_5, i16 %p_loc, i8 %WEIGHTS" [src/RNI.cpp:69]   --->   Operation 102 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc_load = load i16 %p_loc"   --->   Operation 103 'load' 'p_loc_load' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %p_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:71]   --->   Operation 104 'store' 'store_ln71' <Predicate = (icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_11 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln74 = br void %for.inc30" [src/RNI.cpp:74]   --->   Operation 105 'br' 'br_ln74' <Predicate = (icmp_ln69)> <Delay = 1.58>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln178)   --->   "%empty_28 = phi i16 %p_loc_load, void %for.body18.lr.ph, i16 %NEURONS_MEMBRANE_load_1, void %WEIGHTS_LOOP_0" [src/RNI.cpp:71]   --->   Operation 106 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln178 = icmp_sgt  i16 %empty_28, i16 126" [src/RNI.cpp:178->src/RNI.cpp:74]   --->   Operation 107 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:178->src/RNI.cpp:74]   --->   Operation 108 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln64" [src/RNI.cpp:180->src/RNI.cpp:74]   --->   Operation 109 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln180 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:180->src/RNI.cpp:74]   --->   Operation 110 'store' 'store_ln180' <Predicate = (icmp_ln178)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:181->src/RNI.cpp:74]   --->   Operation 111 'store' 'store_ln181' <Predicate = (icmp_ln178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln182 = br void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit" [src/RNI.cpp:182->src/RNI.cpp:74]   --->   Operation 112 'br' 'br_ln182' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 %add_ln64, i8 %neuron_index" [src/RNI.cpp:64]   --->   Operation 113 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body" [src/RNI.cpp:64]   --->   Operation 114 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [10]  (0.000 ns)
	'store' operation ('store_ln64', src/RNI.cpp:64) of constant 0 on local variable 'neuron_index' [16]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('neuron_index') on local variable 'neuron_index' [19]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:171->src/RNI.cpp:66) [27]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:171->src/RNI.cpp:66) on array 'NEURONS_MEMBRANE' [28]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:171->src/RNI.cpp:66) on array 'NEURONS_MEMBRANE' [28]  (3.254 ns)

 <State 4>: 5.587ns
The critical path consists of the following:
	'mul' operation ('mul_ln171', src/RNI.cpp:171->src/RNI.cpp:66) [30]  (5.587 ns)

 <State 5>: 5.816ns
The critical path consists of the following:
	'add' operation ('leaked_membrane', src/RNI.cpp:171->src/RNI.cpp:66) [36]  (2.077 ns)
	'or' operation ('or_ln171_2', src/RNI.cpp:171->src/RNI.cpp:66) [42]  (0.978 ns)
	'or' operation ('or_ln171_4', src/RNI.cpp:171->src/RNI.cpp:66) [46]  (0.000 ns)
	'and' operation ('and_ln171_1', src/RNI.cpp:171->src/RNI.cpp:66) [47]  (0.000 ns)
	'and' operation ('and_ln171_4', src/RNI.cpp:171->src/RNI.cpp:66) [53]  (0.978 ns)
	'or' operation ('or_ln171_3', src/RNI.cpp:171->src/RNI.cpp:66) [54]  (0.000 ns)
	'xor' operation ('xor_ln171_5', src/RNI.cpp:171->src/RNI.cpp:66) [55]  (0.000 ns)
	'and' operation ('and_ln171_5', src/RNI.cpp:171->src/RNI.cpp:66) [56]  (0.000 ns)
	'or' operation ('or_ln171_1', src/RNI.cpp:171->src/RNI.cpp:66) [58]  (0.978 ns)
	'select' operation ('leaked_membrane', src/RNI.cpp:171->src/RNI.cpp:66) [59]  (0.805 ns)

 <State 6>: 5.331ns
The critical path consists of the following:
	'add' operation ('add_ln67_1', src/RNI.cpp:67) [67]  (2.077 ns)
	'store' operation ('store_ln67', src/RNI.cpp:67) of variable 'add_ln67_1', src/RNI.cpp:67 on array 'NEURONS_MEMBRANE' [68]  (3.254 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln67', src/RNI.cpp:67) of constant 32768 on array 'NEURONS_MEMBRANE' [81]  (3.254 ns)

 <State 8>: 5.124ns
The critical path consists of the following:
	'add' operation ('add_i_i70') [93]  (1.870 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_1') [95]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load') on array 'WEIGHTS_INDEX' [96]  (3.254 ns)

 <State 9>: 6.654ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:69) on array 'WEIGHTS_INDEX' [90]  (3.254 ns)
	'icmp' operation ('icmp_ln69', src/RNI.cpp:69) [97]  (1.812 ns)
	multiplexor before 'phi' operation ('empty_28', src/RNI.cpp:71) with incoming values : ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:71) ('p_loc_load') [106]  (1.588 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 5.987ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [102]  (0.000 ns)
	multiplexor before 'phi' operation ('empty_28', src/RNI.cpp:71) with incoming values : ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:71) ('p_loc_load') [106]  (1.588 ns)
	'phi' operation ('empty_28', src/RNI.cpp:71) with incoming values : ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:71) ('p_loc_load') [106]  (0.000 ns)
	'icmp' operation ('icmp_ln178', src/RNI.cpp:178->src/RNI.cpp:74) [107]  (2.077 ns)
	blocking operation 2.322 ns on control path)

 <State 12>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln181', src/RNI.cpp:181->src/RNI.cpp:74) of constant 0 on array 'NEURONS_MEMBRANE' [112]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
