ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB333:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Config.h"
  25:Core/Src/main.c **** #include "Functions.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  48:Core/Src/main.c **** UART_HandleTypeDef huart4;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** static void MX_GPIO_Init(void);
  62:Core/Src/main.c **** static void MX_DMA_Init(void);
  63:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  64:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  65:Core/Src/main.c **** static void MX_TIM4_Init(void);
  66:Core/Src/main.c **** static void MX_UART4_Init(void);
  67:Core/Src/main.c **** static void MX_TIM3_Init(void);
  68:Core/Src/main.c **** static void MX_ADC1_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** uint32_t value[ADC_CHANNELS]; 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_DMA_Init();
 107:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 108:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 109:Core/Src/main.c ****   MX_TIM4_Init();
 110:Core/Src/main.c ****   MX_UART4_Init();
 111:Core/Src/main.c ****   MX_TIM3_Init();
 112:Core/Src/main.c ****   MX_ADC1_Init();
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 114:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 115:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 116:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 117:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 118:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 119:Core/Src/main.c ****   /* USER CODE END 2 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Infinite loop */
 122:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****   while (1)
 124:Core/Src/main.c ****   {
 125:Core/Src/main.c ****     char buffer[30];
 126:Core/Src/main.c ****     sprintf(buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), val
 127:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 128:Core/Src/main.c ****     // HAL_Delay(200);
 129:Core/Src/main.c ****     // uint16_t speed = 300;
 130:Core/Src/main.c ****     // TIM3->CCR3 = 100;
 131:Core/Src/main.c ****     
 132:Core/Src/main.c ****     SetFanSpeed(HOT_END_FAN, 100);
 133:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 134:Core/Src/main.c **** 	  {
 135:Core/Src/main.c ****       CHANGE_MOTOR_DIR(E_AXIS_DIR, COUNTERCLOCKWISE);
 136:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 137:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 138:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 139:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 140:Core/Src/main.c **** 	  }
 141:Core/Src/main.c ****     /* USER CODE END WHILE */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c ****   /* USER CODE END 3 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 4


 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****   * @brief System Clock Configuration
 150:Core/Src/main.c ****   * @retval None
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c **** void SystemClock_Config(void)
 153:Core/Src/main.c **** {
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 165:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 171:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /**
 200:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 201:Core/Src/main.c ****   * @param None
 202:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 5


 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** static void MX_ADC1_Init(void)
 205:Core/Src/main.c **** {
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 212:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Common config
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   hadc1.Instance = ADC1;
 221:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 222:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 223:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 224:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 225:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 226:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 227:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 228:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 229:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 230:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 231:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 232:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 233:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 234:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 236:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 237:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 238:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 239:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /** Configure the ADC multi-mode
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 247:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /** Configure Regular Channel
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 256:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 257:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 258:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 259:Core/Src/main.c ****   sConfig.Offset = 0;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 6


 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /** Configure Regular Channel
 266:Core/Src/main.c ****   */
 267:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 268:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 269:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 270:Core/Src/main.c ****   {
 271:Core/Src/main.c ****     Error_Handler();
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /** Configure Regular Channel
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 277:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 278:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** }
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** /**
 289:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 290:Core/Src/main.c ****   * @param None
 291:Core/Src/main.c ****   * @retval None
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 294:Core/Src/main.c **** {
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 303:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 304:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 305:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 306:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 307:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 308:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 309:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 310:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 311:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 312:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 313:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 314:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 315:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 320:Core/Src/main.c ****   {
 321:Core/Src/main.c ****     Error_Handler();
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     Error_Handler();
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** }
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****   * @brief UART4 Initialization Function
 339:Core/Src/main.c ****   * @param None
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** static void MX_UART4_Init(void)
 343:Core/Src/main.c **** {
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 352:Core/Src/main.c ****   huart4.Instance = UART4;
 353:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 354:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 355:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 356:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 357:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 358:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 359:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 360:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 361:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 362:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 363:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 364:Core/Src/main.c ****   {
 365:Core/Src/main.c ****     Error_Handler();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 8


 374:Core/Src/main.c ****   }
 375:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** }
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /**
 386:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 387:Core/Src/main.c ****   * @param None
 388:Core/Src/main.c ****   * @retval None
 389:Core/Src/main.c ****   */
 390:Core/Src/main.c **** static void MX_TIM3_Init(void)
 391:Core/Src/main.c **** {
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 398:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 399:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 404:Core/Src/main.c ****   htim3.Instance = TIM3;
 405:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 406:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 407:Core/Src/main.c ****   htim3.Init.Period = 99;
 408:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 409:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 410:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 411:Core/Src/main.c ****   {
 412:Core/Src/main.c ****     Error_Handler();
 413:Core/Src/main.c ****   }
 414:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 415:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****     Error_Handler();
 418:Core/Src/main.c ****   }
 419:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 420:Core/Src/main.c ****   {
 421:Core/Src/main.c ****     Error_Handler();
 422:Core/Src/main.c ****   }
 423:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 424:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 425:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 426:Core/Src/main.c ****   {
 427:Core/Src/main.c ****     Error_Handler();
 428:Core/Src/main.c ****   }
 429:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 430:Core/Src/main.c ****   sConfigOC.Pulse = 0;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 9


 431:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 432:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 433:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 434:Core/Src/main.c ****   {
 435:Core/Src/main.c ****     Error_Handler();
 436:Core/Src/main.c ****   }
 437:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 442:Core/Src/main.c ****   {
 443:Core/Src/main.c ****     Error_Handler();
 444:Core/Src/main.c ****   }
 445:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 448:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 449:Core/Src/main.c **** 
 450:Core/Src/main.c **** }
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** /**
 453:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 454:Core/Src/main.c ****   * @param None
 455:Core/Src/main.c ****   * @retval None
 456:Core/Src/main.c ****   */
 457:Core/Src/main.c **** static void MX_TIM4_Init(void)
 458:Core/Src/main.c **** {
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 465:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 470:Core/Src/main.c ****   htim4.Instance = TIM4;
 471:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 472:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 473:Core/Src/main.c ****   htim4.Init.Period = 65535;
 474:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 475:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 476:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 477:Core/Src/main.c ****   {
 478:Core/Src/main.c ****     Error_Handler();
 479:Core/Src/main.c ****   }
 480:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 481:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 482:Core/Src/main.c ****   {
 483:Core/Src/main.c ****     Error_Handler();
 484:Core/Src/main.c ****   }
 485:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 486:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 487:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 10


 488:Core/Src/main.c ****   {
 489:Core/Src/main.c ****     Error_Handler();
 490:Core/Src/main.c ****   }
 491:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** /**
 498:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 499:Core/Src/main.c ****   * @param None
 500:Core/Src/main.c ****   * @retval None
 501:Core/Src/main.c ****   */
 502:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 503:Core/Src/main.c **** {
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 512:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 513:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 514:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 515:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 516:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 517:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 518:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 519:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 520:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 521:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 522:Core/Src/main.c ****   {
 523:Core/Src/main.c ****     Error_Handler();
 524:Core/Src/main.c ****   }
 525:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** }
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /**
 532:Core/Src/main.c ****   * Enable DMA controller clock
 533:Core/Src/main.c ****   */
 534:Core/Src/main.c **** static void MX_DMA_Init(void)
 535:Core/Src/main.c **** {
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* DMA controller clock enable */
 538:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 539:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* DMA interrupt init */
 542:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 543:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 544:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 11


 545:Core/Src/main.c **** 
 546:Core/Src/main.c **** }
 547:Core/Src/main.c **** 
 548:Core/Src/main.c **** /**
 549:Core/Src/main.c ****   * @brief GPIO Initialization Function
 550:Core/Src/main.c ****   * @param None
 551:Core/Src/main.c ****   * @retval None
 552:Core/Src/main.c ****   */
 553:Core/Src/main.c **** static void MX_GPIO_Init(void)
 554:Core/Src/main.c **** {
  28              		.loc 1 554 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 555:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 555 3 view .LVU1
  44              		.loc 1 555 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 558:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 558 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 558 3 view .LVU4
  54              		.loc 1 558 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 558 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 558 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 558 3 view .LVU8
 559:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 559 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 559 3 view .LVU10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 12


  70              		.loc 1 559 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 559 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 559 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 559 3 view .LVU14
 560:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 560 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 560 3 view .LVU16
  85              		.loc 1 560 3 view .LVU17
  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 560 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 560 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 560 3 view .LVU20
 561:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 561 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 561 3 view .LVU22
 100              		.loc 1 561 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 561 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 561 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 561 3 view .LVU26
 562:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 562 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 562 3 view .LVU28
 115              		.loc 1 562 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 562 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 562 3 view .LVU31
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 13


 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 562 3 view .LVU32
 563:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 563 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 563 3 view .LVU34
 130              		.loc 1 563 3 view .LVU35
 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 563 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 563 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 563 3 view .LVU38
 564:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 564 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 564 3 view .LVU40
 145              		.loc 1 564 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
 148 0086 DA64     		str	r2, [r3, #76]
 149              		.loc 1 564 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 564 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 564 3 view .LVU44
 565:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 565 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 568:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 568 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C821     		movs	r1, #200
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 571:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 571 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 14


 172              	.LVL2:
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 574:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 574 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 577:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 577 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 578:Core/Src/main.c **** 
 579:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 580:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 580 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
 189 00ce 2246     		mov	r2, r4
 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 581:Core/Src/main.c **** 
 582:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 583:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 583 3 view .LVU51
 195              		.loc 1 583 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 584:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 584 3 is_stmt 1 view .LVU53
 199              		.loc 1 584 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 585:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 585 3 is_stmt 1 view .LVU55
 203              		.loc 1 585 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 586:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 586 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 589:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 589 3 view .LVU58
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 15


 211              		.loc 1 589 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 590:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 590 3 is_stmt 1 view .LVU60
 215              		.loc 1 590 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 591:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 591 3 is_stmt 1 view .LVU62
 218              		.loc 1 591 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 592:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 592 3 is_stmt 1 view .LVU64
 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /*Configure GPIO pins : PF3 PF6 PF7 */
 595:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 595 3 view .LVU65
 226              		.loc 1 595 23 is_stmt 0 view .LVU66
 227 00fe C823     		movs	r3, #200
 228 0100 0793     		str	r3, [sp, #28]
 596:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 596 3 is_stmt 1 view .LVU67
 230              		.loc 1 596 24 is_stmt 0 view .LVU68
 231 0102 0895     		str	r5, [sp, #32]
 597:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 597 3 is_stmt 1 view .LVU69
 233              		.loc 1 597 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 598:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 598 3 is_stmt 1 view .LVU71
 236              		.loc 1 598 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 599:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 599 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 602:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 602 3 view .LVU74
 244              		.loc 1 602 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 603:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 603 3 is_stmt 1 view .LVU76
 248              		.loc 1 603 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 604:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 604 3 is_stmt 1 view .LVU78
 251              		.loc 1 604 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 16


 605:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 605 3 is_stmt 1 view .LVU80
 254              		.loc 1 605 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 606:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 606 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 609:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
 261              		.loc 1 609 3 view .LVU83
 262              		.loc 1 609 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
 610:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 610 3 is_stmt 1 view .LVU85
 266              		.loc 1 610 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 611:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 611 3 is_stmt 1 view .LVU87
 269              		.loc 1 611 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 612:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 612 3 is_stmt 1 view .LVU89
 272              		.loc 1 612 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 613:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 613 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 616:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 616 3 view .LVU92
 280              		.loc 1 616 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 617:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 617 3 is_stmt 1 view .LVU94
 284              		.loc 1 617 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 618:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 618 3 is_stmt 1 view .LVU96
 287              		.loc 1 618 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 619:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 619 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 620:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 17


 621:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 622:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 622 3 view .LVU99
 295              		.loc 1 622 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 623:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 623 3 is_stmt 1 view .LVU101
 299              		.loc 1 623 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 624:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 624 3 is_stmt 1 view .LVU103
 302              		.loc 1 624 24 is_stmt 0 view .LVU104
 303 0152 0994     		str	r4, [sp, #36]
 625:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 625 3 is_stmt 1 view .LVU105
 305              		.loc 1 625 25 is_stmt 0 view .LVU106
 306 0154 0A94     		str	r4, [sp, #40]
 626:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 626 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 629:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 312              		.loc 1 629 3 view .LVU108
 313              		.loc 1 629 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 630:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 630 3 is_stmt 1 view .LVU110
 316              		.loc 1 630 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 631:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 631 3 is_stmt 1 view .LVU112
 319              		.loc 1 631 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 632:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 632 3 is_stmt 1 view .LVU114
 322              		.loc 1 632 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 633:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 633 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 634:Core/Src/main.c **** 
 635:Core/Src/main.c **** }
 329              		.loc 1 635 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 18


 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE333:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB332:
 535:Core/Src/main.c **** 
 353              		.loc 1 535 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 362              		.loc 1 538 3 view .LVU119
 363              	.LBB11:
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 538 3 view .LVU120
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 538 3 view .LVU121
 366 0004 0E4B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 538 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 538 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 538:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 538 3 view .LVU124
 539:Core/Src/main.c **** 
 378              		.loc 1 539 3 view .LVU125
 379              	.LBB12:
 539:Core/Src/main.c **** 
 380              		.loc 1 539 3 view .LVU126
 539:Core/Src/main.c **** 
 381              		.loc 1 539 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 19


 539:Core/Src/main.c **** 
 385              		.loc 1 539 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 539:Core/Src/main.c **** 
 389              		.loc 1 539 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
 391              	.LBE12:
 539:Core/Src/main.c **** 
 392              		.loc 1 539 3 view .LVU130
 543:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 543 3 view .LVU131
 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL14:
 544:Core/Src/main.c **** 
 399              		.loc 1 544 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 546:Core/Src/main.c **** 
 403              		.loc 1 546 1 is_stmt 0 view .LVU133
 404 003a 03B0     		add	sp, sp, #12
 405              		.cfi_def_cfa_offset 4
 406              		@ sp needed
 407 003c 5DF804FB 		ldr	pc, [sp], #4
 408              	.L8:
 409              		.align	2
 410              	.L7:
 411 0040 00100240 		.word	1073876992
 412              		.cfi_endproc
 413              	.LFE332:
 415              		.section	.text.Error_Handler,"ax",%progbits
 416              		.align	1
 417              		.global	Error_Handler
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	Error_Handler:
 423              	.LFB334:
 636:Core/Src/main.c **** 
 637:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 638:Core/Src/main.c **** 
 639:Core/Src/main.c **** /* USER CODE END 4 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** /**
 642:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 643:Core/Src/main.c ****   * @retval None
 644:Core/Src/main.c ****   */
 645:Core/Src/main.c **** void Error_Handler(void)
 646:Core/Src/main.c **** {
 424              		.loc 1 646 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ Volatile: function does not return.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 20


 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 647:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 648:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 649:Core/Src/main.c ****   __disable_irq();
 430              		.loc 1 649 3 view .LVU135
 431              	.LBB13:
 432              	.LBI13:
 433              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 21


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 22


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 23


 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 434              		.loc 2 207 27 view .LVU136
 435              	.LBB14:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 436              		.loc 2 209 3 view .LVU137
 437              		.syntax unified
 438              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 439 0000 72B6     		cpsid i
 440              	@ 0 "" 2
 441              		.thumb
 442              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 24


 443              	.L10:
 444              	.LBE14:
 445              	.LBE13:
 650:Core/Src/main.c ****   while (1)
 446              		.loc 1 650 3 discriminator 1 view .LVU138
 651:Core/Src/main.c ****   {
 652:Core/Src/main.c ****   }
 447              		.loc 1 652 3 discriminator 1 view .LVU139
 650:Core/Src/main.c ****   while (1)
 448              		.loc 1 650 9 discriminator 1 view .LVU140
 449 0002 FEE7     		b	.L10
 450              		.cfi_endproc
 451              	.LFE334:
 453              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 454              		.align	1
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	MX_LPUART1_UART_Init:
 460              	.LFB327:
 294:Core/Src/main.c **** 
 461              		.loc 1 294 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465 0000 08B5     		push	{r3, lr}
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 303:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 469              		.loc 1 303 3 view .LVU142
 303:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 470              		.loc 1 303 21 is_stmt 0 view .LVU143
 471 0002 1748     		ldr	r0, .L21
 472 0004 174B     		ldr	r3, .L21+4
 473 0006 0360     		str	r3, [r0]
 304:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 474              		.loc 1 304 3 is_stmt 1 view .LVU144
 304:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 475              		.loc 1 304 26 is_stmt 0 view .LVU145
 476 0008 4FF4E133 		mov	r3, #115200
 477 000c 4360     		str	r3, [r0, #4]
 305:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 478              		.loc 1 305 3 is_stmt 1 view .LVU146
 305:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 479              		.loc 1 305 28 is_stmt 0 view .LVU147
 480 000e 0023     		movs	r3, #0
 481 0010 8360     		str	r3, [r0, #8]
 306:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 482              		.loc 1 306 3 is_stmt 1 view .LVU148
 306:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 483              		.loc 1 306 26 is_stmt 0 view .LVU149
 484 0012 C360     		str	r3, [r0, #12]
 307:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 485              		.loc 1 307 3 is_stmt 1 view .LVU150
 307:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 486              		.loc 1 307 24 is_stmt 0 view .LVU151
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 25


 487 0014 0361     		str	r3, [r0, #16]
 308:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 488              		.loc 1 308 3 is_stmt 1 view .LVU152
 308:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 489              		.loc 1 308 22 is_stmt 0 view .LVU153
 490 0016 0C22     		movs	r2, #12
 491 0018 4261     		str	r2, [r0, #20]
 309:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 492              		.loc 1 309 3 is_stmt 1 view .LVU154
 309:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 493              		.loc 1 309 27 is_stmt 0 view .LVU155
 494 001a 8361     		str	r3, [r0, #24]
 310:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 495              		.loc 1 310 3 is_stmt 1 view .LVU156
 310:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 496              		.loc 1 310 32 is_stmt 0 view .LVU157
 497 001c 0362     		str	r3, [r0, #32]
 311:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 498              		.loc 1 311 3 is_stmt 1 view .LVU158
 311:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 499              		.loc 1 311 32 is_stmt 0 view .LVU159
 500 001e 4362     		str	r3, [r0, #36]
 312:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 501              		.loc 1 312 3 is_stmt 1 view .LVU160
 312:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 502              		.loc 1 312 40 is_stmt 0 view .LVU161
 503 0020 1022     		movs	r2, #16
 504 0022 8262     		str	r2, [r0, #40]
 313:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 505              		.loc 1 313 3 is_stmt 1 view .LVU162
 313:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 506              		.loc 1 313 40 is_stmt 0 view .LVU163
 507 0024 4FF48052 		mov	r2, #4096
 508 0028 C263     		str	r2, [r0, #60]
 314:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 509              		.loc 1 314 3 is_stmt 1 view .LVU164
 314:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 510              		.loc 1 314 21 is_stmt 0 view .LVU165
 511 002a 4366     		str	r3, [r0, #100]
 315:Core/Src/main.c ****   {
 512              		.loc 1 315 3 is_stmt 1 view .LVU166
 315:Core/Src/main.c ****   {
 513              		.loc 1 315 7 is_stmt 0 view .LVU167
 514 002c FFF7FEFF 		bl	HAL_UART_Init
 515              	.LVL16:
 315:Core/Src/main.c ****   {
 516              		.loc 1 315 6 view .LVU168
 517 0030 70B9     		cbnz	r0, .L17
 319:Core/Src/main.c ****   {
 518              		.loc 1 319 3 is_stmt 1 view .LVU169
 319:Core/Src/main.c ****   {
 519              		.loc 1 319 7 is_stmt 0 view .LVU170
 520 0032 0021     		movs	r1, #0
 521 0034 0A48     		ldr	r0, .L21
 522 0036 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 523              	.LVL17:
 319:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 26


 524              		.loc 1 319 6 view .LVU171
 525 003a 58B9     		cbnz	r0, .L18
 323:Core/Src/main.c ****   {
 526              		.loc 1 323 3 is_stmt 1 view .LVU172
 323:Core/Src/main.c ****   {
 527              		.loc 1 323 7 is_stmt 0 view .LVU173
 528 003c 0021     		movs	r1, #0
 529 003e 0848     		ldr	r0, .L21
 530 0040 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 531              	.LVL18:
 323:Core/Src/main.c ****   {
 532              		.loc 1 323 6 view .LVU174
 533 0044 40B9     		cbnz	r0, .L19
 327:Core/Src/main.c ****   {
 534              		.loc 1 327 3 is_stmt 1 view .LVU175
 327:Core/Src/main.c ****   {
 535              		.loc 1 327 7 is_stmt 0 view .LVU176
 536 0046 0648     		ldr	r0, .L21
 537 0048 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 538              	.LVL19:
 327:Core/Src/main.c ****   {
 539              		.loc 1 327 6 view .LVU177
 540 004c 30B9     		cbnz	r0, .L20
 335:Core/Src/main.c **** 
 541              		.loc 1 335 1 view .LVU178
 542 004e 08BD     		pop	{r3, pc}
 543              	.L17:
 317:Core/Src/main.c ****   }
 544              		.loc 1 317 5 is_stmt 1 view .LVU179
 545 0050 FFF7FEFF 		bl	Error_Handler
 546              	.LVL20:
 547              	.L18:
 321:Core/Src/main.c ****   }
 548              		.loc 1 321 5 view .LVU180
 549 0054 FFF7FEFF 		bl	Error_Handler
 550              	.LVL21:
 551              	.L19:
 325:Core/Src/main.c ****   }
 552              		.loc 1 325 5 view .LVU181
 553 0058 FFF7FEFF 		bl	Error_Handler
 554              	.LVL22:
 555              	.L20:
 329:Core/Src/main.c ****   }
 556              		.loc 1 329 5 view .LVU182
 557 005c FFF7FEFF 		bl	Error_Handler
 558              	.LVL23:
 559              	.L22:
 560              		.align	2
 561              	.L21:
 562 0060 00000000 		.word	.LANCHOR0
 563 0064 00800040 		.word	1073774592
 564              		.cfi_endproc
 565              	.LFE327:
 567              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 568              		.align	1
 569              		.syntax unified
 570              		.thumb
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 27


 571              		.thumb_func
 573              	MX_USB_OTG_FS_PCD_Init:
 574              	.LFB331:
 503:Core/Src/main.c **** 
 575              		.loc 1 503 1 view -0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 0
 578              		@ frame_needed = 0, uses_anonymous_args = 0
 579 0000 08B5     		push	{r3, lr}
 580              		.cfi_def_cfa_offset 8
 581              		.cfi_offset 3, -8
 582              		.cfi_offset 14, -4
 512:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 583              		.loc 1 512 3 view .LVU184
 512:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 584              		.loc 1 512 28 is_stmt 0 view .LVU185
 585 0002 0B48     		ldr	r0, .L27
 586 0004 4FF0A043 		mov	r3, #1342177280
 587 0008 0360     		str	r3, [r0]
 513:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 588              		.loc 1 513 3 is_stmt 1 view .LVU186
 513:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 589              		.loc 1 513 38 is_stmt 0 view .LVU187
 590 000a 0623     		movs	r3, #6
 591 000c 4360     		str	r3, [r0, #4]
 514:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 592              		.loc 1 514 3 is_stmt 1 view .LVU188
 514:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 593              		.loc 1 514 35 is_stmt 0 view .LVU189
 594 000e 0223     		movs	r3, #2
 595 0010 8361     		str	r3, [r0, #24]
 515:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 596              		.loc 1 515 3 is_stmt 1 view .LVU190
 515:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 597              		.loc 1 515 35 is_stmt 0 view .LVU191
 598 0012 0123     		movs	r3, #1
 599 0014 C361     		str	r3, [r0, #28]
 516:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 600              		.loc 1 516 3 is_stmt 1 view .LVU192
 516:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 601              		.loc 1 516 41 is_stmt 0 view .LVU193
 602 0016 0022     		movs	r2, #0
 603 0018 0262     		str	r2, [r0, #32]
 517:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 604              		.loc 1 517 3 is_stmt 1 view .LVU194
 517:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 605              		.loc 1 517 35 is_stmt 0 view .LVU195
 606 001a 4262     		str	r2, [r0, #36]
 518:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 607              		.loc 1 518 3 is_stmt 1 view .LVU196
 518:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 608              		.loc 1 518 48 is_stmt 0 view .LVU197
 609 001c 8362     		str	r3, [r0, #40]
 519:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 610              		.loc 1 519 3 is_stmt 1 view .LVU198
 519:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 611              		.loc 1 519 42 is_stmt 0 view .LVU199
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 28


 612 001e 0263     		str	r2, [r0, #48]
 520:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 613              		.loc 1 520 3 is_stmt 1 view .LVU200
 520:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 614              		.loc 1 520 44 is_stmt 0 view .LVU201
 615 0020 C362     		str	r3, [r0, #44]
 521:Core/Src/main.c ****   {
 616              		.loc 1 521 3 is_stmt 1 view .LVU202
 521:Core/Src/main.c ****   {
 617              		.loc 1 521 7 is_stmt 0 view .LVU203
 618 0022 FFF7FEFF 		bl	HAL_PCD_Init
 619              	.LVL24:
 521:Core/Src/main.c ****   {
 620              		.loc 1 521 6 view .LVU204
 621 0026 00B9     		cbnz	r0, .L26
 529:Core/Src/main.c **** 
 622              		.loc 1 529 1 view .LVU205
 623 0028 08BD     		pop	{r3, pc}
 624              	.L26:
 523:Core/Src/main.c ****   }
 625              		.loc 1 523 5 is_stmt 1 view .LVU206
 626 002a FFF7FEFF 		bl	Error_Handler
 627              	.LVL25:
 628              	.L28:
 629 002e 00BF     		.align	2
 630              	.L27:
 631 0030 00000000 		.word	.LANCHOR1
 632              		.cfi_endproc
 633              	.LFE331:
 635              		.section	.text.MX_TIM4_Init,"ax",%progbits
 636              		.align	1
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	MX_TIM4_Init:
 642              	.LFB330:
 458:Core/Src/main.c **** 
 643              		.loc 1 458 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 32
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647 0000 00B5     		push	{lr}
 648              		.cfi_def_cfa_offset 4
 649              		.cfi_offset 14, -4
 650 0002 89B0     		sub	sp, sp, #36
 651              		.cfi_def_cfa_offset 40
 464:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 652              		.loc 1 464 3 view .LVU208
 464:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 653              		.loc 1 464 26 is_stmt 0 view .LVU209
 654 0004 0023     		movs	r3, #0
 655 0006 0493     		str	r3, [sp, #16]
 656 0008 0593     		str	r3, [sp, #20]
 657 000a 0693     		str	r3, [sp, #24]
 658 000c 0793     		str	r3, [sp, #28]
 465:Core/Src/main.c **** 
 659              		.loc 1 465 3 is_stmt 1 view .LVU210
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 29


 465:Core/Src/main.c **** 
 660              		.loc 1 465 27 is_stmt 0 view .LVU211
 661 000e 0193     		str	r3, [sp, #4]
 662 0010 0293     		str	r3, [sp, #8]
 663 0012 0393     		str	r3, [sp, #12]
 470:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 664              		.loc 1 470 3 is_stmt 1 view .LVU212
 470:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 665              		.loc 1 470 18 is_stmt 0 view .LVU213
 666 0014 1348     		ldr	r0, .L37
 667 0016 144A     		ldr	r2, .L37+4
 668 0018 0260     		str	r2, [r0]
 471:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 669              		.loc 1 471 3 is_stmt 1 view .LVU214
 471:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 670              		.loc 1 471 24 is_stmt 0 view .LVU215
 671 001a 7722     		movs	r2, #119
 672 001c 4260     		str	r2, [r0, #4]
 472:Core/Src/main.c ****   htim4.Init.Period = 65535;
 673              		.loc 1 472 3 is_stmt 1 view .LVU216
 472:Core/Src/main.c ****   htim4.Init.Period = 65535;
 674              		.loc 1 472 26 is_stmt 0 view .LVU217
 675 001e 8360     		str	r3, [r0, #8]
 473:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 676              		.loc 1 473 3 is_stmt 1 view .LVU218
 473:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 677              		.loc 1 473 21 is_stmt 0 view .LVU219
 678 0020 4FF6FF72 		movw	r2, #65535
 679 0024 C260     		str	r2, [r0, #12]
 474:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 680              		.loc 1 474 3 is_stmt 1 view .LVU220
 474:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 681              		.loc 1 474 28 is_stmt 0 view .LVU221
 682 0026 0361     		str	r3, [r0, #16]
 475:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 683              		.loc 1 475 3 is_stmt 1 view .LVU222
 475:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 684              		.loc 1 475 32 is_stmt 0 view .LVU223
 685 0028 8361     		str	r3, [r0, #24]
 476:Core/Src/main.c ****   {
 686              		.loc 1 476 3 is_stmt 1 view .LVU224
 476:Core/Src/main.c ****   {
 687              		.loc 1 476 7 is_stmt 0 view .LVU225
 688 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 689              	.LVL26:
 476:Core/Src/main.c ****   {
 690              		.loc 1 476 6 view .LVU226
 691 002e 90B9     		cbnz	r0, .L34
 480:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 692              		.loc 1 480 3 is_stmt 1 view .LVU227
 480:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 693              		.loc 1 480 34 is_stmt 0 view .LVU228
 694 0030 4FF48053 		mov	r3, #4096
 695 0034 0493     		str	r3, [sp, #16]
 481:Core/Src/main.c ****   {
 696              		.loc 1 481 3 is_stmt 1 view .LVU229
 481:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 30


 697              		.loc 1 481 7 is_stmt 0 view .LVU230
 698 0036 04A9     		add	r1, sp, #16
 699 0038 0A48     		ldr	r0, .L37
 700 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 701              	.LVL27:
 481:Core/Src/main.c ****   {
 702              		.loc 1 481 6 view .LVU231
 703 003e 60B9     		cbnz	r0, .L35
 485:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 704              		.loc 1 485 3 is_stmt 1 view .LVU232
 485:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 705              		.loc 1 485 37 is_stmt 0 view .LVU233
 706 0040 0023     		movs	r3, #0
 707 0042 0193     		str	r3, [sp, #4]
 486:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 708              		.loc 1 486 3 is_stmt 1 view .LVU234
 486:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 709              		.loc 1 486 33 is_stmt 0 view .LVU235
 710 0044 0393     		str	r3, [sp, #12]
 487:Core/Src/main.c ****   {
 711              		.loc 1 487 3 is_stmt 1 view .LVU236
 487:Core/Src/main.c ****   {
 712              		.loc 1 487 7 is_stmt 0 view .LVU237
 713 0046 01A9     		add	r1, sp, #4
 714 0048 0648     		ldr	r0, .L37
 715 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 716              	.LVL28:
 487:Core/Src/main.c ****   {
 717              		.loc 1 487 6 view .LVU238
 718 004e 30B9     		cbnz	r0, .L36
 495:Core/Src/main.c **** 
 719              		.loc 1 495 1 view .LVU239
 720 0050 09B0     		add	sp, sp, #36
 721              		.cfi_remember_state
 722              		.cfi_def_cfa_offset 4
 723              		@ sp needed
 724 0052 5DF804FB 		ldr	pc, [sp], #4
 725              	.L34:
 726              		.cfi_restore_state
 478:Core/Src/main.c ****   }
 727              		.loc 1 478 5 is_stmt 1 view .LVU240
 728 0056 FFF7FEFF 		bl	Error_Handler
 729              	.LVL29:
 730              	.L35:
 483:Core/Src/main.c ****   }
 731              		.loc 1 483 5 view .LVU241
 732 005a FFF7FEFF 		bl	Error_Handler
 733              	.LVL30:
 734              	.L36:
 489:Core/Src/main.c ****   }
 735              		.loc 1 489 5 view .LVU242
 736 005e FFF7FEFF 		bl	Error_Handler
 737              	.LVL31:
 738              	.L38:
 739 0062 00BF     		.align	2
 740              	.L37:
 741 0064 00000000 		.word	.LANCHOR2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 31


 742 0068 00080040 		.word	1073743872
 743              		.cfi_endproc
 744              	.LFE330:
 746              		.section	.text.MX_UART4_Init,"ax",%progbits
 747              		.align	1
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 752              	MX_UART4_Init:
 753              	.LFB328:
 343:Core/Src/main.c **** 
 754              		.loc 1 343 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758 0000 08B5     		push	{r3, lr}
 759              		.cfi_def_cfa_offset 8
 760              		.cfi_offset 3, -8
 761              		.cfi_offset 14, -4
 352:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 762              		.loc 1 352 3 view .LVU244
 352:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 763              		.loc 1 352 19 is_stmt 0 view .LVU245
 764 0002 1548     		ldr	r0, .L49
 765 0004 154B     		ldr	r3, .L49+4
 766 0006 0360     		str	r3, [r0]
 353:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 767              		.loc 1 353 3 is_stmt 1 view .LVU246
 353:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 768              		.loc 1 353 24 is_stmt 0 view .LVU247
 769 0008 4FF4E133 		mov	r3, #115200
 770 000c 4360     		str	r3, [r0, #4]
 354:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 771              		.loc 1 354 3 is_stmt 1 view .LVU248
 354:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 772              		.loc 1 354 26 is_stmt 0 view .LVU249
 773 000e 0023     		movs	r3, #0
 774 0010 8360     		str	r3, [r0, #8]
 355:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 775              		.loc 1 355 3 is_stmt 1 view .LVU250
 355:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 776              		.loc 1 355 24 is_stmt 0 view .LVU251
 777 0012 C360     		str	r3, [r0, #12]
 356:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 778              		.loc 1 356 3 is_stmt 1 view .LVU252
 356:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 779              		.loc 1 356 22 is_stmt 0 view .LVU253
 780 0014 0361     		str	r3, [r0, #16]
 357:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 781              		.loc 1 357 3 is_stmt 1 view .LVU254
 357:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 782              		.loc 1 357 20 is_stmt 0 view .LVU255
 783 0016 0C22     		movs	r2, #12
 784 0018 4261     		str	r2, [r0, #20]
 358:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 785              		.loc 1 358 3 is_stmt 1 view .LVU256
 358:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 32


 786              		.loc 1 358 25 is_stmt 0 view .LVU257
 787 001a 8361     		str	r3, [r0, #24]
 359:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 788              		.loc 1 359 3 is_stmt 1 view .LVU258
 359:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 789              		.loc 1 359 28 is_stmt 0 view .LVU259
 790 001c C361     		str	r3, [r0, #28]
 360:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 791              		.loc 1 360 3 is_stmt 1 view .LVU260
 360:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 792              		.loc 1 360 30 is_stmt 0 view .LVU261
 793 001e 0362     		str	r3, [r0, #32]
 361:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 794              		.loc 1 361 3 is_stmt 1 view .LVU262
 361:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 795              		.loc 1 361 30 is_stmt 0 view .LVU263
 796 0020 4362     		str	r3, [r0, #36]
 362:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 797              		.loc 1 362 3 is_stmt 1 view .LVU264
 362:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 798              		.loc 1 362 38 is_stmt 0 view .LVU265
 799 0022 8362     		str	r3, [r0, #40]
 363:Core/Src/main.c ****   {
 800              		.loc 1 363 3 is_stmt 1 view .LVU266
 363:Core/Src/main.c ****   {
 801              		.loc 1 363 7 is_stmt 0 view .LVU267
 802 0024 FFF7FEFF 		bl	HAL_UART_Init
 803              	.LVL32:
 363:Core/Src/main.c ****   {
 804              		.loc 1 363 6 view .LVU268
 805 0028 70B9     		cbnz	r0, .L45
 367:Core/Src/main.c ****   {
 806              		.loc 1 367 3 is_stmt 1 view .LVU269
 367:Core/Src/main.c ****   {
 807              		.loc 1 367 7 is_stmt 0 view .LVU270
 808 002a 0021     		movs	r1, #0
 809 002c 0A48     		ldr	r0, .L49
 810 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 811              	.LVL33:
 367:Core/Src/main.c ****   {
 812              		.loc 1 367 6 view .LVU271
 813 0032 58B9     		cbnz	r0, .L46
 371:Core/Src/main.c ****   {
 814              		.loc 1 371 3 is_stmt 1 view .LVU272
 371:Core/Src/main.c ****   {
 815              		.loc 1 371 7 is_stmt 0 view .LVU273
 816 0034 0021     		movs	r1, #0
 817 0036 0848     		ldr	r0, .L49
 818 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 819              	.LVL34:
 371:Core/Src/main.c ****   {
 820              		.loc 1 371 6 view .LVU274
 821 003c 40B9     		cbnz	r0, .L47
 375:Core/Src/main.c ****   {
 822              		.loc 1 375 3 is_stmt 1 view .LVU275
 375:Core/Src/main.c ****   {
 823              		.loc 1 375 7 is_stmt 0 view .LVU276
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 33


 824 003e 0648     		ldr	r0, .L49
 825 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 826              	.LVL35:
 375:Core/Src/main.c ****   {
 827              		.loc 1 375 6 view .LVU277
 828 0044 30B9     		cbnz	r0, .L48
 383:Core/Src/main.c **** 
 829              		.loc 1 383 1 view .LVU278
 830 0046 08BD     		pop	{r3, pc}
 831              	.L45:
 365:Core/Src/main.c ****   }
 832              		.loc 1 365 5 is_stmt 1 view .LVU279
 833 0048 FFF7FEFF 		bl	Error_Handler
 834              	.LVL36:
 835              	.L46:
 369:Core/Src/main.c ****   }
 836              		.loc 1 369 5 view .LVU280
 837 004c FFF7FEFF 		bl	Error_Handler
 838              	.LVL37:
 839              	.L47:
 373:Core/Src/main.c ****   }
 840              		.loc 1 373 5 view .LVU281
 841 0050 FFF7FEFF 		bl	Error_Handler
 842              	.LVL38:
 843              	.L48:
 377:Core/Src/main.c ****   }
 844              		.loc 1 377 5 view .LVU282
 845 0054 FFF7FEFF 		bl	Error_Handler
 846              	.LVL39:
 847              	.L50:
 848              		.align	2
 849              	.L49:
 850 0058 00000000 		.word	.LANCHOR3
 851 005c 004C0040 		.word	1073761280
 852              		.cfi_endproc
 853              	.LFE328:
 855              		.section	.text.MX_TIM3_Init,"ax",%progbits
 856              		.align	1
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 861              	MX_TIM3_Init:
 862              	.LFB329:
 391:Core/Src/main.c **** 
 863              		.loc 1 391 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 56
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867 0000 00B5     		push	{lr}
 868              		.cfi_def_cfa_offset 4
 869              		.cfi_offset 14, -4
 870 0002 8FB0     		sub	sp, sp, #60
 871              		.cfi_def_cfa_offset 64
 397:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 872              		.loc 1 397 3 view .LVU284
 397:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 873              		.loc 1 397 26 is_stmt 0 view .LVU285
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 34


 874 0004 0023     		movs	r3, #0
 875 0006 0A93     		str	r3, [sp, #40]
 876 0008 0B93     		str	r3, [sp, #44]
 877 000a 0C93     		str	r3, [sp, #48]
 878 000c 0D93     		str	r3, [sp, #52]
 398:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 879              		.loc 1 398 3 is_stmt 1 view .LVU286
 398:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 880              		.loc 1 398 27 is_stmt 0 view .LVU287
 881 000e 0793     		str	r3, [sp, #28]
 882 0010 0893     		str	r3, [sp, #32]
 883 0012 0993     		str	r3, [sp, #36]
 399:Core/Src/main.c **** 
 884              		.loc 1 399 3 is_stmt 1 view .LVU288
 399:Core/Src/main.c **** 
 885              		.loc 1 399 22 is_stmt 0 view .LVU289
 886 0014 0093     		str	r3, [sp]
 887 0016 0193     		str	r3, [sp, #4]
 888 0018 0293     		str	r3, [sp, #8]
 889 001a 0393     		str	r3, [sp, #12]
 890 001c 0493     		str	r3, [sp, #16]
 891 001e 0593     		str	r3, [sp, #20]
 892 0020 0693     		str	r3, [sp, #24]
 404:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 893              		.loc 1 404 3 is_stmt 1 view .LVU290
 404:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 894              		.loc 1 404 18 is_stmt 0 view .LVU291
 895 0022 2748     		ldr	r0, .L67
 896 0024 274A     		ldr	r2, .L67+4
 897 0026 0260     		str	r2, [r0]
 405:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 898              		.loc 1 405 3 is_stmt 1 view .LVU292
 405:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 899              		.loc 1 405 24 is_stmt 0 view .LVU293
 900 0028 7722     		movs	r2, #119
 901 002a 4260     		str	r2, [r0, #4]
 406:Core/Src/main.c ****   htim3.Init.Period = 99;
 902              		.loc 1 406 3 is_stmt 1 view .LVU294
 406:Core/Src/main.c ****   htim3.Init.Period = 99;
 903              		.loc 1 406 26 is_stmt 0 view .LVU295
 904 002c 8360     		str	r3, [r0, #8]
 407:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 905              		.loc 1 407 3 is_stmt 1 view .LVU296
 407:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 906              		.loc 1 407 21 is_stmt 0 view .LVU297
 907 002e 6322     		movs	r2, #99
 908 0030 C260     		str	r2, [r0, #12]
 408:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 909              		.loc 1 408 3 is_stmt 1 view .LVU298
 408:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 910              		.loc 1 408 28 is_stmt 0 view .LVU299
 911 0032 0361     		str	r3, [r0, #16]
 409:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 912              		.loc 1 409 3 is_stmt 1 view .LVU300
 409:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 913              		.loc 1 409 32 is_stmt 0 view .LVU301
 914 0034 8023     		movs	r3, #128
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 35


 915 0036 8361     		str	r3, [r0, #24]
 410:Core/Src/main.c ****   {
 916              		.loc 1 410 3 is_stmt 1 view .LVU302
 410:Core/Src/main.c ****   {
 917              		.loc 1 410 7 is_stmt 0 view .LVU303
 918 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 919              	.LVL40:
 410:Core/Src/main.c ****   {
 920              		.loc 1 410 6 view .LVU304
 921 003c 0028     		cmp	r0, #0
 922 003e 30D1     		bne	.L60
 414:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 923              		.loc 1 414 3 is_stmt 1 view .LVU305
 414:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 924              		.loc 1 414 34 is_stmt 0 view .LVU306
 925 0040 4FF48053 		mov	r3, #4096
 926 0044 0A93     		str	r3, [sp, #40]
 415:Core/Src/main.c ****   {
 927              		.loc 1 415 3 is_stmt 1 view .LVU307
 415:Core/Src/main.c ****   {
 928              		.loc 1 415 7 is_stmt 0 view .LVU308
 929 0046 0AA9     		add	r1, sp, #40
 930 0048 1D48     		ldr	r0, .L67
 931 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 932              	.LVL41:
 415:Core/Src/main.c ****   {
 933              		.loc 1 415 6 view .LVU309
 934 004e 50BB     		cbnz	r0, .L61
 419:Core/Src/main.c ****   {
 935              		.loc 1 419 3 is_stmt 1 view .LVU310
 419:Core/Src/main.c ****   {
 936              		.loc 1 419 7 is_stmt 0 view .LVU311
 937 0050 1B48     		ldr	r0, .L67
 938 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 939              	.LVL42:
 419:Core/Src/main.c ****   {
 940              		.loc 1 419 6 view .LVU312
 941 0056 40BB     		cbnz	r0, .L62
 423:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 942              		.loc 1 423 3 is_stmt 1 view .LVU313
 423:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 943              		.loc 1 423 37 is_stmt 0 view .LVU314
 944 0058 0023     		movs	r3, #0
 945 005a 0793     		str	r3, [sp, #28]
 424:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 946              		.loc 1 424 3 is_stmt 1 view .LVU315
 424:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 947              		.loc 1 424 33 is_stmt 0 view .LVU316
 948 005c 0993     		str	r3, [sp, #36]
 425:Core/Src/main.c ****   {
 949              		.loc 1 425 3 is_stmt 1 view .LVU317
 425:Core/Src/main.c ****   {
 950              		.loc 1 425 7 is_stmt 0 view .LVU318
 951 005e 07A9     		add	r1, sp, #28
 952 0060 1748     		ldr	r0, .L67
 953 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 954              	.LVL43:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 36


 425:Core/Src/main.c ****   {
 955              		.loc 1 425 6 view .LVU319
 956 0066 10BB     		cbnz	r0, .L63
 429:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 957              		.loc 1 429 3 is_stmt 1 view .LVU320
 429:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 958              		.loc 1 429 20 is_stmt 0 view .LVU321
 959 0068 6023     		movs	r3, #96
 960 006a 0093     		str	r3, [sp]
 430:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 961              		.loc 1 430 3 is_stmt 1 view .LVU322
 430:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 962              		.loc 1 430 19 is_stmt 0 view .LVU323
 963 006c 0022     		movs	r2, #0
 964 006e 0192     		str	r2, [sp, #4]
 431:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 965              		.loc 1 431 3 is_stmt 1 view .LVU324
 431:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 966              		.loc 1 431 24 is_stmt 0 view .LVU325
 967 0070 0292     		str	r2, [sp, #8]
 432:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 968              		.loc 1 432 3 is_stmt 1 view .LVU326
 432:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 969              		.loc 1 432 24 is_stmt 0 view .LVU327
 970 0072 0492     		str	r2, [sp, #16]
 433:Core/Src/main.c ****   {
 971              		.loc 1 433 3 is_stmt 1 view .LVU328
 433:Core/Src/main.c ****   {
 972              		.loc 1 433 7 is_stmt 0 view .LVU329
 973 0074 6946     		mov	r1, sp
 974 0076 1248     		ldr	r0, .L67
 975 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 976              	.LVL44:
 433:Core/Src/main.c ****   {
 977              		.loc 1 433 6 view .LVU330
 978 007c C8B9     		cbnz	r0, .L64
 437:Core/Src/main.c ****   {
 979              		.loc 1 437 3 is_stmt 1 view .LVU331
 437:Core/Src/main.c ****   {
 980              		.loc 1 437 7 is_stmt 0 view .LVU332
 981 007e 0422     		movs	r2, #4
 982 0080 6946     		mov	r1, sp
 983 0082 0F48     		ldr	r0, .L67
 984 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 985              	.LVL45:
 437:Core/Src/main.c ****   {
 986              		.loc 1 437 6 view .LVU333
 987 0088 A8B9     		cbnz	r0, .L65
 441:Core/Src/main.c ****   {
 988              		.loc 1 441 3 is_stmt 1 view .LVU334
 441:Core/Src/main.c ****   {
 989              		.loc 1 441 7 is_stmt 0 view .LVU335
 990 008a 0822     		movs	r2, #8
 991 008c 6946     		mov	r1, sp
 992 008e 0C48     		ldr	r0, .L67
 993 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 994              	.LVL46:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 37


 441:Core/Src/main.c ****   {
 995              		.loc 1 441 6 view .LVU336
 996 0094 88B9     		cbnz	r0, .L66
 448:Core/Src/main.c **** 
 997              		.loc 1 448 3 is_stmt 1 view .LVU337
 998 0096 0A48     		ldr	r0, .L67
 999 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1000              	.LVL47:
 450:Core/Src/main.c **** 
 1001              		.loc 1 450 1 is_stmt 0 view .LVU338
 1002 009c 0FB0     		add	sp, sp, #60
 1003              		.cfi_remember_state
 1004              		.cfi_def_cfa_offset 4
 1005              		@ sp needed
 1006 009e 5DF804FB 		ldr	pc, [sp], #4
 1007              	.L60:
 1008              		.cfi_restore_state
 412:Core/Src/main.c ****   }
 1009              		.loc 1 412 5 is_stmt 1 view .LVU339
 1010 00a2 FFF7FEFF 		bl	Error_Handler
 1011              	.LVL48:
 1012              	.L61:
 417:Core/Src/main.c ****   }
 1013              		.loc 1 417 5 view .LVU340
 1014 00a6 FFF7FEFF 		bl	Error_Handler
 1015              	.LVL49:
 1016              	.L62:
 421:Core/Src/main.c ****   }
 1017              		.loc 1 421 5 view .LVU341
 1018 00aa FFF7FEFF 		bl	Error_Handler
 1019              	.LVL50:
 1020              	.L63:
 427:Core/Src/main.c ****   }
 1021              		.loc 1 427 5 view .LVU342
 1022 00ae FFF7FEFF 		bl	Error_Handler
 1023              	.LVL51:
 1024              	.L64:
 435:Core/Src/main.c ****   }
 1025              		.loc 1 435 5 view .LVU343
 1026 00b2 FFF7FEFF 		bl	Error_Handler
 1027              	.LVL52:
 1028              	.L65:
 439:Core/Src/main.c ****   }
 1029              		.loc 1 439 5 view .LVU344
 1030 00b6 FFF7FEFF 		bl	Error_Handler
 1031              	.LVL53:
 1032              	.L66:
 443:Core/Src/main.c ****   }
 1033              		.loc 1 443 5 view .LVU345
 1034 00ba FFF7FEFF 		bl	Error_Handler
 1035              	.LVL54:
 1036              	.L68:
 1037 00be 00BF     		.align	2
 1038              	.L67:
 1039 00c0 00000000 		.word	.LANCHOR4
 1040 00c4 00040040 		.word	1073742848
 1041              		.cfi_endproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 38


 1042              	.LFE329:
 1044              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1045              		.align	1
 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1050              	MX_ADC1_Init:
 1051              	.LFB326:
 205:Core/Src/main.c **** 
 1052              		.loc 1 205 1 view -0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 40
 1055              		@ frame_needed = 0, uses_anonymous_args = 0
 1056 0000 00B5     		push	{lr}
 1057              		.cfi_def_cfa_offset 4
 1058              		.cfi_offset 14, -4
 1059 0002 8BB0     		sub	sp, sp, #44
 1060              		.cfi_def_cfa_offset 48
 211:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1061              		.loc 1 211 3 view .LVU347
 211:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1062              		.loc 1 211 24 is_stmt 0 view .LVU348
 1063 0004 0023     		movs	r3, #0
 1064 0006 0793     		str	r3, [sp, #28]
 1065 0008 0893     		str	r3, [sp, #32]
 1066 000a 0993     		str	r3, [sp, #36]
 212:Core/Src/main.c **** 
 1067              		.loc 1 212 3 is_stmt 1 view .LVU349
 212:Core/Src/main.c **** 
 1068              		.loc 1 212 26 is_stmt 0 view .LVU350
 1069 000c 0193     		str	r3, [sp, #4]
 1070 000e 0293     		str	r3, [sp, #8]
 1071 0010 0393     		str	r3, [sp, #12]
 1072 0012 0493     		str	r3, [sp, #16]
 1073 0014 0593     		str	r3, [sp, #20]
 1074 0016 0693     		str	r3, [sp, #24]
 220:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1075              		.loc 1 220 3 is_stmt 1 view .LVU351
 220:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1076              		.loc 1 220 18 is_stmt 0 view .LVU352
 1077 0018 2A48     		ldr	r0, .L81
 1078 001a 2B4A     		ldr	r2, .L81+4
 1079 001c 0260     		str	r2, [r0]
 221:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1080              		.loc 1 221 3 is_stmt 1 view .LVU353
 221:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1081              		.loc 1 221 29 is_stmt 0 view .LVU354
 1082 001e 4360     		str	r3, [r0, #4]
 222:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1083              		.loc 1 222 3 is_stmt 1 view .LVU355
 222:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1084              		.loc 1 222 25 is_stmt 0 view .LVU356
 1085 0020 8360     		str	r3, [r0, #8]
 223:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1086              		.loc 1 223 3 is_stmt 1 view .LVU357
 223:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1087              		.loc 1 223 24 is_stmt 0 view .LVU358
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 39


 1088 0022 C360     		str	r3, [r0, #12]
 224:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1089              		.loc 1 224 3 is_stmt 1 view .LVU359
 224:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1090              		.loc 1 224 27 is_stmt 0 view .LVU360
 1091 0024 0122     		movs	r2, #1
 1092 0026 0261     		str	r2, [r0, #16]
 225:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1093              		.loc 1 225 3 is_stmt 1 view .LVU361
 225:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1094              		.loc 1 225 27 is_stmt 0 view .LVU362
 1095 0028 0421     		movs	r1, #4
 1096 002a 4161     		str	r1, [r0, #20]
 226:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1097              		.loc 1 226 3 is_stmt 1 view .LVU363
 226:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1098              		.loc 1 226 31 is_stmt 0 view .LVU364
 1099 002c 0376     		strb	r3, [r0, #24]
 227:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1100              		.loc 1 227 3 is_stmt 1 view .LVU365
 227:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1101              		.loc 1 227 33 is_stmt 0 view .LVU366
 1102 002e 4276     		strb	r2, [r0, #25]
 228:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1103              		.loc 1 228 3 is_stmt 1 view .LVU367
 228:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1104              		.loc 1 228 30 is_stmt 0 view .LVU368
 1105 0030 0321     		movs	r1, #3
 1106 0032 C161     		str	r1, [r0, #28]
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1107              		.loc 1 229 3 is_stmt 1 view .LVU369
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1108              		.loc 1 229 36 is_stmt 0 view .LVU370
 1109 0034 80F82030 		strb	r3, [r0, #32]
 230:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1110              		.loc 1 230 3 is_stmt 1 view .LVU371
 230:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1111              		.loc 1 230 31 is_stmt 0 view .LVU372
 1112 0038 8362     		str	r3, [r0, #40]
 231:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1113              		.loc 1 231 3 is_stmt 1 view .LVU373
 231:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1114              		.loc 1 231 35 is_stmt 0 view .LVU374
 1115 003a C362     		str	r3, [r0, #44]
 232:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1116              		.loc 1 232 3 is_stmt 1 view .LVU375
 232:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1117              		.loc 1 232 36 is_stmt 0 view .LVU376
 1118 003c 80F83020 		strb	r2, [r0, #48]
 233:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1119              		.loc 1 233 3 is_stmt 1 view .LVU377
 233:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1120              		.loc 1 233 22 is_stmt 0 view .LVU378
 1121 0040 4363     		str	r3, [r0, #52]
 234:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1122              		.loc 1 234 3 is_stmt 1 view .LVU379
 234:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 40


 1123              		.loc 1 234 31 is_stmt 0 view .LVU380
 1124 0042 80F83820 		strb	r2, [r0, #56]
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1125              		.loc 1 235 3 is_stmt 1 view .LVU381
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1126              		.loc 1 235 33 is_stmt 0 view .LVU382
 1127 0046 0C21     		movs	r1, #12
 1128 0048 C163     		str	r1, [r0, #60]
 236:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1129              		.loc 1 236 3 is_stmt 1 view .LVU383
 236:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1130              		.loc 1 236 41 is_stmt 0 view .LVU384
 1131 004a 0364     		str	r3, [r0, #64]
 237:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1132              		.loc 1 237 3 is_stmt 1 view .LVU385
 237:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1133              		.loc 1 237 41 is_stmt 0 view .LVU386
 1134 004c 4364     		str	r3, [r0, #68]
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1135              		.loc 1 238 3 is_stmt 1 view .LVU387
 238:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1136              		.loc 1 238 49 is_stmt 0 view .LVU388
 1137 004e 8264     		str	r2, [r0, #72]
 239:Core/Src/main.c ****   {
 1138              		.loc 1 239 3 is_stmt 1 view .LVU389
 239:Core/Src/main.c ****   {
 1139              		.loc 1 239 7 is_stmt 0 view .LVU390
 1140 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1141              	.LVL55:
 239:Core/Src/main.c ****   {
 1142              		.loc 1 239 6 view .LVU391
 1143 0054 0028     		cmp	r0, #0
 1144 0056 2BD1     		bne	.L76
 246:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1145              		.loc 1 246 3 is_stmt 1 view .LVU392
 246:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1146              		.loc 1 246 18 is_stmt 0 view .LVU393
 1147 0058 0023     		movs	r3, #0
 1148 005a 0793     		str	r3, [sp, #28]
 247:Core/Src/main.c ****   {
 1149              		.loc 1 247 3 is_stmt 1 view .LVU394
 247:Core/Src/main.c ****   {
 1150              		.loc 1 247 7 is_stmt 0 view .LVU395
 1151 005c 07A9     		add	r1, sp, #28
 1152 005e 1948     		ldr	r0, .L81
 1153 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1154              	.LVL56:
 247:Core/Src/main.c ****   {
 1155              		.loc 1 247 6 view .LVU396
 1156 0064 30BB     		cbnz	r0, .L77
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1157              		.loc 1 254 3 is_stmt 1 view .LVU397
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1158              		.loc 1 254 19 is_stmt 0 view .LVU398
 1159 0066 194B     		ldr	r3, .L81+8
 1160 0068 0193     		str	r3, [sp, #4]
 255:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 41


 1161              		.loc 1 255 3 is_stmt 1 view .LVU399
 255:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1162              		.loc 1 255 16 is_stmt 0 view .LVU400
 1163 006a 0623     		movs	r3, #6
 1164 006c 0293     		str	r3, [sp, #8]
 256:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1165              		.loc 1 256 3 is_stmt 1 view .LVU401
 256:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1166              		.loc 1 256 24 is_stmt 0 view .LVU402
 1167 006e 0393     		str	r3, [sp, #12]
 257:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1168              		.loc 1 257 3 is_stmt 1 view .LVU403
 257:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1169              		.loc 1 257 22 is_stmt 0 view .LVU404
 1170 0070 7F23     		movs	r3, #127
 1171 0072 0493     		str	r3, [sp, #16]
 258:Core/Src/main.c ****   sConfig.Offset = 0;
 1172              		.loc 1 258 3 is_stmt 1 view .LVU405
 258:Core/Src/main.c ****   sConfig.Offset = 0;
 1173              		.loc 1 258 24 is_stmt 0 view .LVU406
 1174 0074 0423     		movs	r3, #4
 1175 0076 0593     		str	r3, [sp, #20]
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1176              		.loc 1 259 3 is_stmt 1 view .LVU407
 259:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1177              		.loc 1 259 18 is_stmt 0 view .LVU408
 1178 0078 0023     		movs	r3, #0
 1179 007a 0693     		str	r3, [sp, #24]
 260:Core/Src/main.c ****   {
 1180              		.loc 1 260 3 is_stmt 1 view .LVU409
 260:Core/Src/main.c ****   {
 1181              		.loc 1 260 7 is_stmt 0 view .LVU410
 1182 007c 01A9     		add	r1, sp, #4
 1183 007e 1148     		ldr	r0, .L81
 1184 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1185              	.LVL57:
 260:Core/Src/main.c ****   {
 1186              		.loc 1 260 6 view .LVU411
 1187 0084 C0B9     		cbnz	r0, .L78
 267:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1188              		.loc 1 267 3 is_stmt 1 view .LVU412
 267:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1189              		.loc 1 267 19 is_stmt 0 view .LVU413
 1190 0086 124B     		ldr	r3, .L81+12
 1191 0088 0193     		str	r3, [sp, #4]
 268:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1192              		.loc 1 268 3 is_stmt 1 view .LVU414
 268:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1193              		.loc 1 268 16 is_stmt 0 view .LVU415
 1194 008a 0C23     		movs	r3, #12
 1195 008c 0293     		str	r3, [sp, #8]
 269:Core/Src/main.c ****   {
 1196              		.loc 1 269 3 is_stmt 1 view .LVU416
 269:Core/Src/main.c ****   {
 1197              		.loc 1 269 7 is_stmt 0 view .LVU417
 1198 008e 01A9     		add	r1, sp, #4
 1199 0090 0C48     		ldr	r0, .L81
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 42


 1200 0092 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1201              	.LVL58:
 269:Core/Src/main.c ****   {
 1202              		.loc 1 269 6 view .LVU418
 1203 0096 88B9     		cbnz	r0, .L79
 276:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1204              		.loc 1 276 3 is_stmt 1 view .LVU419
 276:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1205              		.loc 1 276 19 is_stmt 0 view .LVU420
 1206 0098 0E4B     		ldr	r3, .L81+16
 1207 009a 0193     		str	r3, [sp, #4]
 277:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1208              		.loc 1 277 3 is_stmt 1 view .LVU421
 277:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1209              		.loc 1 277 16 is_stmt 0 view .LVU422
 1210 009c 1223     		movs	r3, #18
 1211 009e 0293     		str	r3, [sp, #8]
 278:Core/Src/main.c ****   {
 1212              		.loc 1 278 3 is_stmt 1 view .LVU423
 278:Core/Src/main.c ****   {
 1213              		.loc 1 278 7 is_stmt 0 view .LVU424
 1214 00a0 01A9     		add	r1, sp, #4
 1215 00a2 0848     		ldr	r0, .L81
 1216 00a4 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1217              	.LVL59:
 278:Core/Src/main.c ****   {
 1218              		.loc 1 278 6 view .LVU425
 1219 00a8 50B9     		cbnz	r0, .L80
 286:Core/Src/main.c **** 
 1220              		.loc 1 286 1 view .LVU426
 1221 00aa 0BB0     		add	sp, sp, #44
 1222              		.cfi_remember_state
 1223              		.cfi_def_cfa_offset 4
 1224              		@ sp needed
 1225 00ac 5DF804FB 		ldr	pc, [sp], #4
 1226              	.L76:
 1227              		.cfi_restore_state
 241:Core/Src/main.c ****   }
 1228              		.loc 1 241 5 is_stmt 1 view .LVU427
 1229 00b0 FFF7FEFF 		bl	Error_Handler
 1230              	.LVL60:
 1231              	.L77:
 249:Core/Src/main.c ****   }
 1232              		.loc 1 249 5 view .LVU428
 1233 00b4 FFF7FEFF 		bl	Error_Handler
 1234              	.LVL61:
 1235              	.L78:
 262:Core/Src/main.c ****   }
 1236              		.loc 1 262 5 view .LVU429
 1237 00b8 FFF7FEFF 		bl	Error_Handler
 1238              	.LVL62:
 1239              	.L79:
 271:Core/Src/main.c ****   }
 1240              		.loc 1 271 5 view .LVU430
 1241 00bc FFF7FEFF 		bl	Error_Handler
 1242              	.LVL63:
 1243              	.L80:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 43


 280:Core/Src/main.c ****   }
 1244              		.loc 1 280 5 view .LVU431
 1245 00c0 FFF7FEFF 		bl	Error_Handler
 1246              	.LVL64:
 1247              	.L82:
 1248              		.align	2
 1249              	.L81:
 1250 00c4 00000000 		.word	.LANCHOR5
 1251 00c8 00000450 		.word	1342439424
 1252 00cc 02003004 		.word	70254594
 1253 00d0 04006008 		.word	140509188
 1254 00d4 000052C7 		.word	-950927360
 1255              		.cfi_endproc
 1256              	.LFE326:
 1258              		.section	.text.SystemClock_Config,"ax",%progbits
 1259              		.align	1
 1260              		.global	SystemClock_Config
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	SystemClock_Config:
 1266              	.LFB325:
 153:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1267              		.loc 1 153 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 96
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271 0000 00B5     		push	{lr}
 1272              		.cfi_def_cfa_offset 4
 1273              		.cfi_offset 14, -4
 1274 0002 99B0     		sub	sp, sp, #100
 1275              		.cfi_def_cfa_offset 104
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1276              		.loc 1 154 3 view .LVU433
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1277              		.loc 1 154 22 is_stmt 0 view .LVU434
 1278 0004 4822     		movs	r2, #72
 1279 0006 0021     		movs	r1, #0
 1280 0008 06A8     		add	r0, sp, #24
 1281 000a FFF7FEFF 		bl	memset
 1282              	.LVL65:
 155:Core/Src/main.c **** 
 1283              		.loc 1 155 3 is_stmt 1 view .LVU435
 155:Core/Src/main.c **** 
 1284              		.loc 1 155 22 is_stmt 0 view .LVU436
 1285 000e 0020     		movs	r0, #0
 1286 0010 0190     		str	r0, [sp, #4]
 1287 0012 0290     		str	r0, [sp, #8]
 1288 0014 0390     		str	r0, [sp, #12]
 1289 0016 0490     		str	r0, [sp, #16]
 1290 0018 0590     		str	r0, [sp, #20]
 159:Core/Src/main.c ****   {
 1291              		.loc 1 159 3 is_stmt 1 view .LVU437
 159:Core/Src/main.c ****   {
 1292              		.loc 1 159 7 is_stmt 0 view .LVU438
 1293 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1294              	.LVL66:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 44


 159:Core/Src/main.c ****   {
 1295              		.loc 1 159 6 view .LVU439
 1296 001e 28BB     		cbnz	r0, .L88
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1297              		.loc 1 167 3 is_stmt 1 view .LVU440
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1298              		.loc 1 167 36 is_stmt 0 view .LVU441
 1299 0020 3023     		movs	r3, #48
 1300 0022 0693     		str	r3, [sp, #24]
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1301              		.loc 1 168 3 is_stmt 1 view .LVU442
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1302              		.loc 1 168 32 is_stmt 0 view .LVU443
 1303 0024 0122     		movs	r2, #1
 1304 0026 1092     		str	r2, [sp, #64]
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1305              		.loc 1 169 3 is_stmt 1 view .LVU444
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1306              		.loc 1 169 30 is_stmt 0 view .LVU445
 1307 0028 0D92     		str	r2, [sp, #52]
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1308              		.loc 1 170 3 is_stmt 1 view .LVU446
 170:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1309              		.loc 1 170 41 is_stmt 0 view .LVU447
 1310 002a 0023     		movs	r3, #0
 1311 002c 0E93     		str	r3, [sp, #56]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1312              		.loc 1 171 3 is_stmt 1 view .LVU448
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1313              		.loc 1 171 35 is_stmt 0 view .LVU449
 1314 002e 6023     		movs	r3, #96
 1315 0030 0F93     		str	r3, [sp, #60]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1316              		.loc 1 172 3 is_stmt 1 view .LVU450
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1317              		.loc 1 172 34 is_stmt 0 view .LVU451
 1318 0032 0223     		movs	r3, #2
 1319 0034 1193     		str	r3, [sp, #68]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1320              		.loc 1 173 3 is_stmt 1 view .LVU452
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1321              		.loc 1 173 35 is_stmt 0 view .LVU453
 1322 0036 1292     		str	r2, [sp, #72]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1323              		.loc 1 174 3 is_stmt 1 view .LVU454
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1324              		.loc 1 174 30 is_stmt 0 view .LVU455
 1325 0038 1392     		str	r2, [sp, #76]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1326              		.loc 1 175 3 is_stmt 1 view .LVU456
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1327              		.loc 1 175 30 is_stmt 0 view .LVU457
 1328 003a 3C22     		movs	r2, #60
 1329 003c 1492     		str	r2, [sp, #80]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1330              		.loc 1 176 3 is_stmt 1 view .LVU458
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 45


 1331              		.loc 1 176 30 is_stmt 0 view .LVU459
 1332 003e 1593     		str	r3, [sp, #84]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1333              		.loc 1 177 3 is_stmt 1 view .LVU460
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1334              		.loc 1 177 30 is_stmt 0 view .LVU461
 1335 0040 1693     		str	r3, [sp, #88]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1336              		.loc 1 178 3 is_stmt 1 view .LVU462
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1337              		.loc 1 178 30 is_stmt 0 view .LVU463
 1338 0042 1793     		str	r3, [sp, #92]
 179:Core/Src/main.c ****   {
 1339              		.loc 1 179 3 is_stmt 1 view .LVU464
 179:Core/Src/main.c ****   {
 1340              		.loc 1 179 7 is_stmt 0 view .LVU465
 1341 0044 06A8     		add	r0, sp, #24
 1342 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1343              	.LVL67:
 179:Core/Src/main.c ****   {
 1344              		.loc 1 179 6 view .LVU466
 1345 004a 88B9     		cbnz	r0, .L89
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1346              		.loc 1 186 3 is_stmt 1 view .LVU467
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1347              		.loc 1 186 31 is_stmt 0 view .LVU468
 1348 004c 0F23     		movs	r3, #15
 1349 004e 0193     		str	r3, [sp, #4]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1350              		.loc 1 188 3 is_stmt 1 view .LVU469
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1351              		.loc 1 188 34 is_stmt 0 view .LVU470
 1352 0050 0323     		movs	r3, #3
 1353 0052 0293     		str	r3, [sp, #8]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1354              		.loc 1 189 3 is_stmt 1 view .LVU471
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1355              		.loc 1 189 35 is_stmt 0 view .LVU472
 1356 0054 0023     		movs	r3, #0
 1357 0056 0393     		str	r3, [sp, #12]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1358              		.loc 1 190 3 is_stmt 1 view .LVU473
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1359              		.loc 1 190 36 is_stmt 0 view .LVU474
 1360 0058 0493     		str	r3, [sp, #16]
 191:Core/Src/main.c **** 
 1361              		.loc 1 191 3 is_stmt 1 view .LVU475
 191:Core/Src/main.c **** 
 1362              		.loc 1 191 36 is_stmt 0 view .LVU476
 1363 005a 0593     		str	r3, [sp, #20]
 193:Core/Src/main.c ****   {
 1364              		.loc 1 193 3 is_stmt 1 view .LVU477
 193:Core/Src/main.c ****   {
 1365              		.loc 1 193 7 is_stmt 0 view .LVU478
 1366 005c 0521     		movs	r1, #5
 1367 005e 01A8     		add	r0, sp, #4
 1368 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 46


 1369              	.LVL68:
 193:Core/Src/main.c ****   {
 1370              		.loc 1 193 6 view .LVU479
 1371 0064 30B9     		cbnz	r0, .L90
 197:Core/Src/main.c **** 
 1372              		.loc 1 197 1 view .LVU480
 1373 0066 19B0     		add	sp, sp, #100
 1374              		.cfi_remember_state
 1375              		.cfi_def_cfa_offset 4
 1376              		@ sp needed
 1377 0068 5DF804FB 		ldr	pc, [sp], #4
 1378              	.L88:
 1379              		.cfi_restore_state
 161:Core/Src/main.c ****   }
 1380              		.loc 1 161 5 is_stmt 1 view .LVU481
 1381 006c FFF7FEFF 		bl	Error_Handler
 1382              	.LVL69:
 1383              	.L89:
 181:Core/Src/main.c ****   }
 1384              		.loc 1 181 5 view .LVU482
 1385 0070 FFF7FEFF 		bl	Error_Handler
 1386              	.LVL70:
 1387              	.L90:
 195:Core/Src/main.c ****   }
 1388              		.loc 1 195 5 view .LVU483
 1389 0074 FFF7FEFF 		bl	Error_Handler
 1390              	.LVL71:
 1391              		.cfi_endproc
 1392              	.LFE325:
 1394              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1395              		.align	2
 1396              	.LC0:
 1397 0000 74656D70 		.ascii	"temp: %f, value: %d\015\012\000"
 1397      3A202566 
 1397      2C207661 
 1397      6C75653A 
 1397      2025640D 
 1398              		.section	.text.main,"ax",%progbits
 1399              		.align	1
 1400              		.global	main
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	main:
 1406              	.LFB324:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1407              		.loc 1 83 1 view -0
 1408              		.cfi_startproc
 1409              		@ Volatile: function does not return.
 1410              		@ args = 0, pretend = 0, frame = 32
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412 0000 00B5     		push	{lr}
 1413              		.cfi_def_cfa_offset 4
 1414              		.cfi_offset 14, -4
 1415 0002 8BB0     		sub	sp, sp, #44
 1416              		.cfi_def_cfa_offset 48
  91:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 47


 1417              		.loc 1 91 3 view .LVU485
 1418 0004 FFF7FEFF 		bl	HAL_Init
 1419              	.LVL72:
  98:Core/Src/main.c **** 
 1420              		.loc 1 98 3 view .LVU486
 1421 0008 FFF7FEFF 		bl	SystemClock_Config
 1422              	.LVL73:
 105:Core/Src/main.c ****   MX_DMA_Init();
 1423              		.loc 1 105 3 view .LVU487
 1424 000c FFF7FEFF 		bl	MX_GPIO_Init
 1425              	.LVL74:
 106:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1426              		.loc 1 106 3 view .LVU488
 1427 0010 FFF7FEFF 		bl	MX_DMA_Init
 1428              	.LVL75:
 107:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1429              		.loc 1 107 3 view .LVU489
 1430 0014 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1431              	.LVL76:
 108:Core/Src/main.c ****   MX_TIM4_Init();
 1432              		.loc 1 108 3 view .LVU490
 1433 0018 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1434              	.LVL77:
 109:Core/Src/main.c ****   MX_UART4_Init();
 1435              		.loc 1 109 3 view .LVU491
 1436 001c FFF7FEFF 		bl	MX_TIM4_Init
 1437              	.LVL78:
 110:Core/Src/main.c ****   MX_TIM3_Init();
 1438              		.loc 1 110 3 view .LVU492
 1439 0020 FFF7FEFF 		bl	MX_UART4_Init
 1440              	.LVL79:
 111:Core/Src/main.c ****   MX_ADC1_Init();
 1441              		.loc 1 111 3 view .LVU493
 1442 0024 FFF7FEFF 		bl	MX_TIM3_Init
 1443              	.LVL80:
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1444              		.loc 1 112 3 view .LVU494
 1445 0028 FFF7FEFF 		bl	MX_ADC1_Init
 1446              	.LVL81:
 114:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1447              		.loc 1 114 3 view .LVU495
 1448 002c 264C     		ldr	r4, .L95
 1449 002e 0021     		movs	r1, #0
 1450 0030 2046     		mov	r0, r4
 1451 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1452              	.LVL82:
 115:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1453              		.loc 1 115 3 view .LVU496
 1454 0036 0421     		movs	r1, #4
 1455 0038 2046     		mov	r0, r4
 1456 003a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1457              	.LVL83:
 116:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1458              		.loc 1 116 3 view .LVU497
 1459 003e 0821     		movs	r1, #8
 1460 0040 2046     		mov	r0, r4
 1461 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Start
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 48


 1462              	.LVL84:
 117:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 1463              		.loc 1 117 3 view .LVU498
 1464 0046 0322     		movs	r2, #3
 1465 0048 2049     		ldr	r1, .L95+4
 1466 004a 2148     		ldr	r0, .L95+8
 1467 004c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1468              	.LVL85:
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 1469              		.loc 1 118 3 view .LVU499
 1470 0050 2048     		ldr	r0, .L95+12
 1471 0052 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1472              	.LVL86:
 1473              	.L93:
 123:Core/Src/main.c ****   {
 1474              		.loc 1 123 3 view .LVU500
 1475              	.LBB15:
 125:Core/Src/main.c ****     sprintf(buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]), val
 1476              		.loc 1 125 5 view .LVU501
 126:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1477              		.loc 1 126 5 view .LVU502
 126:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1478              		.loc 1 126 81 is_stmt 0 view .LVU503
 1479 0056 1D4C     		ldr	r4, .L95+4
 126:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint16_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1480              		.loc 1 126 5 view .LVU504
 1481 0058 A188     		ldrh	r1, [r4, #4]
 1482 005a 0120     		movs	r0, #1
 1483 005c FFF7FEFF 		bl	GetTemperature
 1484              	.LVL87:
 1485 0060 53EC102B 		vmov	r2, r3, d0
 1486 0064 6168     		ldr	r1, [r4, #4]
 1487 0066 0091     		str	r1, [sp]
 1488 0068 1B49     		ldr	r1, .L95+16
 1489 006a 02A8     		add	r0, sp, #8
 1490 006c FFF7FEFF 		bl	sprintf
 1491              	.LVL88:
 127:Core/Src/main.c ****     // HAL_Delay(200);
 1492              		.loc 1 127 5 is_stmt 1 view .LVU505
 127:Core/Src/main.c ****     // HAL_Delay(200);
 1493              		.loc 1 127 53 is_stmt 0 view .LVU506
 1494 0070 02A8     		add	r0, sp, #8
 1495 0072 FFF7FEFF 		bl	strlen
 1496              	.LVL89:
 127:Core/Src/main.c ****     // HAL_Delay(200);
 1497              		.loc 1 127 5 view .LVU507
 1498 0076 4FF0FF33 		mov	r3, #-1
 1499 007a 82B2     		uxth	r2, r0
 1500 007c 02A9     		add	r1, sp, #8
 1501 007e 1748     		ldr	r0, .L95+20
 1502 0080 FFF7FEFF 		bl	HAL_UART_Transmit
 1503              	.LVL90:
 132:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 1504              		.loc 1 132 5 is_stmt 1 view .LVU508
 1505 0084 6421     		movs	r1, #100
 1506 0086 0020     		movs	r0, #0
 1507 0088 FFF7FEFF 		bl	SetFanSpeed
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 49


 1508              	.LVL91:
 133:Core/Src/main.c **** 	  {
 1509              		.loc 1 133 5 view .LVU509
 133:Core/Src/main.c **** 	  {
 1510              		.loc 1 133 8 is_stmt 0 view .LVU510
 1511 008c 4FF40051 		mov	r1, #8192
 1512 0090 1348     		ldr	r0, .L95+24
 1513 0092 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1514              	.LVL92:
 133:Core/Src/main.c **** 	  {
 1515              		.loc 1 133 7 view .LVU511
 1516 0096 0128     		cmp	r0, #1
 1517 0098 DDD1     		bne	.L93
 135:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1518              		.loc 1 135 7 is_stmt 1 view .LVU512
 1519 009a 0122     		movs	r2, #1
 1520 009c 0821     		movs	r1, #8
 1521 009e 1148     		ldr	r0, .L95+28
 1522 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1523              	.LVL93:
 135:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1524              		.loc 1 135 53 view .LVU513
 136:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1525              		.loc 1 136 7 view .LVU514
 1526 00a4 0121     		movs	r1, #1
 1527 00a6 1048     		ldr	r0, .L95+32
 1528 00a8 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1529              	.LVL94:
 136:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1530              		.loc 1 136 35 view .LVU515
 137:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 1531              		.loc 1 137 7 view .LVU516
 1532 00ac C821     		movs	r1, #200
 1533 00ae 0948     		ldr	r0, .L95+12
 1534 00b0 FFF7FEFF 		bl	DelayMicrosecond
 1535              	.LVL95:
 138:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 1536              		.loc 1 138 7 view .LVU517
 1537 00b4 1E21     		movs	r1, #30
 1538 00b6 0020     		movs	r0, #0
 1539 00b8 FFF7FEFF 		bl	SetHeating
 1540              	.LVL96:
 139:Core/Src/main.c **** 	  }
 1541              		.loc 1 139 7 view .LVU518
 1542 00bc 3221     		movs	r1, #50
 1543 00be 0020     		movs	r0, #0
 1544 00c0 FFF7FEFF 		bl	SetFanSpeed
 1545              	.LVL97:
 1546              	.LBE15:
 123:Core/Src/main.c ****   {
 1547              		.loc 1 123 9 view .LVU519
 124:Core/Src/main.c ****     char buffer[30];
 1548              		.loc 1 124 3 is_stmt 0 view .LVU520
 1549 00c4 C7E7     		b	.L93
 1550              	.L96:
 1551 00c6 00BF     		.align	2
 1552              	.L95:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 50


 1553 00c8 00000000 		.word	.LANCHOR4
 1554 00cc 00000000 		.word	.LANCHOR6
 1555 00d0 00000000 		.word	.LANCHOR5
 1556 00d4 00000000 		.word	.LANCHOR2
 1557 00d8 00000000 		.word	.LC0
 1558 00dc 00000000 		.word	.LANCHOR0
 1559 00e0 00080048 		.word	1207961600
 1560 00e4 00140048 		.word	1207964672
 1561 00e8 00040048 		.word	1207960576
 1562              		.cfi_endproc
 1563              	.LFE324:
 1565              		.global	value
 1566              		.global	hpcd_USB_OTG_FS
 1567              		.global	htim4
 1568              		.global	htim3
 1569              		.global	huart4
 1570              		.global	hlpuart1
 1571              		.global	hdma_adc1
 1572              		.global	hadc1
 1573              		.section	.bss.hadc1,"aw",%nobits
 1574              		.align	2
 1575              		.set	.LANCHOR5,. + 0
 1578              	hadc1:
 1579 0000 00000000 		.space	104
 1579      00000000 
 1579      00000000 
 1579      00000000 
 1579      00000000 
 1580              		.section	.bss.hdma_adc1,"aw",%nobits
 1581              		.align	2
 1584              	hdma_adc1:
 1585 0000 00000000 		.space	96
 1585      00000000 
 1585      00000000 
 1585      00000000 
 1585      00000000 
 1586              		.section	.bss.hlpuart1,"aw",%nobits
 1587              		.align	2
 1588              		.set	.LANCHOR0,. + 0
 1591              	hlpuart1:
 1592 0000 00000000 		.space	144
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1593              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1594              		.align	2
 1595              		.set	.LANCHOR1,. + 0
 1598              	hpcd_USB_OTG_FS:
 1599 0000 00000000 		.space	1292
 1599      00000000 
 1599      00000000 
 1599      00000000 
 1599      00000000 
 1600              		.section	.bss.htim3,"aw",%nobits
 1601              		.align	2
 1602              		.set	.LANCHOR4,. + 0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 51


 1605              	htim3:
 1606 0000 00000000 		.space	76
 1606      00000000 
 1606      00000000 
 1606      00000000 
 1606      00000000 
 1607              		.section	.bss.htim4,"aw",%nobits
 1608              		.align	2
 1609              		.set	.LANCHOR2,. + 0
 1612              	htim4:
 1613 0000 00000000 		.space	76
 1613      00000000 
 1613      00000000 
 1613      00000000 
 1613      00000000 
 1614              		.section	.bss.huart4,"aw",%nobits
 1615              		.align	2
 1616              		.set	.LANCHOR3,. + 0
 1619              	huart4:
 1620 0000 00000000 		.space	144
 1620      00000000 
 1620      00000000 
 1620      00000000 
 1620      00000000 
 1621              		.section	.bss.value,"aw",%nobits
 1622              		.align	2
 1623              		.set	.LANCHOR6,. + 0
 1626              	value:
 1627 0000 00000000 		.space	12
 1627      00000000 
 1627      00000000 
 1628              		.text
 1629              	.Letext0:
 1630              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1631              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1632              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1633              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1634              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1635              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1636              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1637              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1638              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1639              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1640              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1641              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1642              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1643              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1644              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1645              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1646              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1647              		.file 20 "Core/Inc/main.h"
 1648              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1649              		.file 22 "Core/Inc/Functions.h"
 1650              		.file 23 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1651              		.file 24 "<built-in>"
 1652              		.file 25 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:411    .text.MX_DMA_Init:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:416    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:422    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:454    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:459    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:562    .text.MX_LPUART1_UART_Init:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:568    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:573    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:631    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:636    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:641    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:741    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:747    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:752    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:850    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:856    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:861    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1039   .text.MX_TIM3_Init:00000000000000c0 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1045   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1050   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1250   .text.MX_ADC1_Init:00000000000000c4 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1259   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1265   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1395   .rodata.main.str1.4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1399   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1405   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1553   .text.main:00000000000000c8 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1626   .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1598   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1612   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1605   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1619   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1591   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1584   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1578   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1574   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1581   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1587   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1594   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1601   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1608   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1615   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s:1622   .bss.value:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccrEJLhR.s 			page 53


HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
GetTemperature
sprintf
strlen
HAL_UART_Transmit
SetFanSpeed
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
DelayMicrosecond
SetHeating
