Replace Part BT1 BAT_3034 in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with BAT_3034 from Project_Vega.IntLib
Replace Part J1 S3B-XH-A in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with S3B-XH-A from Project_Vega.IntLib
Replace Part LED1 LED_green in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with LED_green from Project_Vega.IntLib
Replace Part R1 RES_0603 in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with RES_0603 from Project_Vega.IntLib
Replace Part TP1 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part TP2 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part TP3 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part TP4 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part TP5 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part TP6 Test_point in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with Test_point from Project_Vega.IntLib
Replace Part U2 EFR32MG22C224F512IM32-C in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with EFR32MG22C224F512IM32-C from Project_Vega.IntLib
Replace Part Y1 OSC_38.4MHz in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with OSC_38.4MHz from Project_Vega.IntLib
Replace Part Y2 OSC_32.768KHz in C:\Users\jithe\OneDrive\Documents\GitHub\Project_Vega\PCB_Project_sch_layout\Sheet1.SchDoc with OSC_32.768KHz from Project_Vega.IntLib
