
STM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003108  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003218  08003218  00013218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003284  08003284  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003284  08003284  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003284  08003284  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003284  08003284  00013284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003288  08003288  00013288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800328c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000074  08003300  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08003300  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dddd  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e5  00000000  00000000  0002de7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  00030360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  00030e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018131  00000000  00000000  00031838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d900  00000000  00000000  00049969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000860af  00000000  00000000  00057269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dd318  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c88  00000000  00000000  000dd36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08003200 	.word	0x08003200

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08003200 	.word	0x08003200

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__gedf2>:
 800071c:	f04f 3cff 	mov.w	ip, #4294967295
 8000720:	e006      	b.n	8000730 <__cmpdf2+0x4>
 8000722:	bf00      	nop

08000724 <__ledf2>:
 8000724:	f04f 0c01 	mov.w	ip, #1
 8000728:	e002      	b.n	8000730 <__cmpdf2+0x4>
 800072a:	bf00      	nop

0800072c <__cmpdf2>:
 800072c:	f04f 0c01 	mov.w	ip, #1
 8000730:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000734:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000738:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800073c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000746:	d01b      	beq.n	8000780 <__cmpdf2+0x54>
 8000748:	b001      	add	sp, #4
 800074a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800074e:	bf0c      	ite	eq
 8000750:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000754:	ea91 0f03 	teqne	r1, r3
 8000758:	bf02      	ittt	eq
 800075a:	ea90 0f02 	teqeq	r0, r2
 800075e:	2000      	moveq	r0, #0
 8000760:	4770      	bxeq	lr
 8000762:	f110 0f00 	cmn.w	r0, #0
 8000766:	ea91 0f03 	teq	r1, r3
 800076a:	bf58      	it	pl
 800076c:	4299      	cmppl	r1, r3
 800076e:	bf08      	it	eq
 8000770:	4290      	cmpeq	r0, r2
 8000772:	bf2c      	ite	cs
 8000774:	17d8      	asrcs	r0, r3, #31
 8000776:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800077a:	f040 0001 	orr.w	r0, r0, #1
 800077e:	4770      	bx	lr
 8000780:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000784:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000788:	d102      	bne.n	8000790 <__cmpdf2+0x64>
 800078a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800078e:	d107      	bne.n	80007a0 <__cmpdf2+0x74>
 8000790:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000794:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000798:	d1d6      	bne.n	8000748 <__cmpdf2+0x1c>
 800079a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800079e:	d0d3      	beq.n	8000748 <__cmpdf2+0x1c>
 80007a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop

080007a8 <__aeabi_cdrcmple>:
 80007a8:	4684      	mov	ip, r0
 80007aa:	4610      	mov	r0, r2
 80007ac:	4662      	mov	r2, ip
 80007ae:	468c      	mov	ip, r1
 80007b0:	4619      	mov	r1, r3
 80007b2:	4663      	mov	r3, ip
 80007b4:	e000      	b.n	80007b8 <__aeabi_cdcmpeq>
 80007b6:	bf00      	nop

080007b8 <__aeabi_cdcmpeq>:
 80007b8:	b501      	push	{r0, lr}
 80007ba:	f7ff ffb7 	bl	800072c <__cmpdf2>
 80007be:	2800      	cmp	r0, #0
 80007c0:	bf48      	it	mi
 80007c2:	f110 0f00 	cmnmi.w	r0, #0
 80007c6:	bd01      	pop	{r0, pc}

080007c8 <__aeabi_dcmpeq>:
 80007c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007cc:	f7ff fff4 	bl	80007b8 <__aeabi_cdcmpeq>
 80007d0:	bf0c      	ite	eq
 80007d2:	2001      	moveq	r0, #1
 80007d4:	2000      	movne	r0, #0
 80007d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007da:	bf00      	nop

080007dc <__aeabi_dcmplt>:
 80007dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007e0:	f7ff ffea 	bl	80007b8 <__aeabi_cdcmpeq>
 80007e4:	bf34      	ite	cc
 80007e6:	2001      	movcc	r0, #1
 80007e8:	2000      	movcs	r0, #0
 80007ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ee:	bf00      	nop

080007f0 <__aeabi_dcmple>:
 80007f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007f4:	f7ff ffe0 	bl	80007b8 <__aeabi_cdcmpeq>
 80007f8:	bf94      	ite	ls
 80007fa:	2001      	movls	r0, #1
 80007fc:	2000      	movhi	r0, #0
 80007fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000802:	bf00      	nop

08000804 <__aeabi_dcmpge>:
 8000804:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000808:	f7ff ffce 	bl	80007a8 <__aeabi_cdrcmple>
 800080c:	bf94      	ite	ls
 800080e:	2001      	movls	r0, #1
 8000810:	2000      	movhi	r0, #0
 8000812:	f85d fb08 	ldr.w	pc, [sp], #8
 8000816:	bf00      	nop

08000818 <__aeabi_dcmpgt>:
 8000818:	f84d ed08 	str.w	lr, [sp, #-8]!
 800081c:	f7ff ffc4 	bl	80007a8 <__aeabi_cdrcmple>
 8000820:	bf34      	ite	cc
 8000822:	2001      	movcc	r0, #1
 8000824:	2000      	movcs	r0, #0
 8000826:	f85d fb08 	ldr.w	pc, [sp], #8
 800082a:	bf00      	nop

0800082c <__aeabi_d2iz>:
 800082c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000830:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000834:	d215      	bcs.n	8000862 <__aeabi_d2iz+0x36>
 8000836:	d511      	bpl.n	800085c <__aeabi_d2iz+0x30>
 8000838:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800083c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000840:	d912      	bls.n	8000868 <__aeabi_d2iz+0x3c>
 8000842:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000846:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800084a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800084e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000852:	fa23 f002 	lsr.w	r0, r3, r2
 8000856:	bf18      	it	ne
 8000858:	4240      	negne	r0, r0
 800085a:	4770      	bx	lr
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	4770      	bx	lr
 8000862:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000866:	d105      	bne.n	8000874 <__aeabi_d2iz+0x48>
 8000868:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800086c:	bf08      	it	eq
 800086e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop

0800087c <display7SEG>:
Seg1_e_Pin, Seg1_f_Pin, Seg1_g_Pin };

uint16_t segPins_B[7] = { Seg2_a_Pin, Seg2_b_Pin, Seg2_c_Pin, Seg2_d_Pin,
Seg2_e_Pin, Seg2_f_Pin, Seg2_g_Pin };

void display7SEG(int num, uint16_t *segPins) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]

	if (num < 0 || num > 9)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2b00      	cmp	r3, #0
 800088a:	db02      	blt.n	8000892 <display7SEG+0x16>
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2b09      	cmp	r3, #9
 8000890:	dd01      	ble.n	8000896 <display7SEG+0x1a>
		num = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < 7; i++) {
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	e019      	b.n	80008d0 <display7SEG+0x54>
		HAL_GPIO_WritePin(GPIOB, segPins[i],
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	005b      	lsls	r3, r3, #1
 80008a0:	683a      	ldr	r2, [r7, #0]
 80008a2:	4413      	add	r3, r2
 80008a4:	8819      	ldrh	r1, [r3, #0]
				seg_pattern[num][i] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80008a6:	480e      	ldr	r0, [pc, #56]	; (80008e0 <display7SEG+0x64>)
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	4613      	mov	r3, r2
 80008ac:	00db      	lsls	r3, r3, #3
 80008ae:	1a9b      	subs	r3, r3, r2
 80008b0:	18c2      	adds	r2, r0, r3
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	4413      	add	r3, r2
 80008b6:	781b      	ldrb	r3, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, segPins[i],
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	bf14      	ite	ne
 80008bc:	2301      	movne	r3, #1
 80008be:	2300      	moveq	r3, #0
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	4807      	ldr	r0, [pc, #28]	; (80008e4 <display7SEG+0x68>)
 80008c6:	f001 fc06 	bl	80020d6 <HAL_GPIO_WritePin>
	for (int i = 0; i < 7; i++) {
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	3301      	adds	r3, #1
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	2b06      	cmp	r3, #6
 80008d4:	dde2      	ble.n	800089c <display7SEG+0x20>
	}
}
 80008d6:	bf00      	nop
 80008d8:	bf00      	nop
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	08003218 	.word	0x08003218
 80008e4:	40010c00 	.word	0x40010c00

080008e8 <set7SEGValues>:

void set7SEGValues(int duration, int mode) {
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
    seg_duration = duration;
 80008f2:	4a05      	ldr	r2, [pc, #20]	; (8000908 <set7SEGValues+0x20>)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6013      	str	r3, [r2, #0]
    seg_mode = mode;
 80008f8:	4a04      	ldr	r2, [pc, #16]	; (800090c <set7SEGValues+0x24>)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	6013      	str	r3, [r2, #0]
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	20000090 	.word	0x20000090
 800090c:	20000094 	.word	0x20000094

08000910 <update7SEG>:

void update7SEG(void) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
    // Logic multiplexing (quét LED)
	static int state = 0;

    // Lấy giá trị từ biến static
	int tensA = seg_duration / 10;
 8000916:	4b33      	ldr	r3, [pc, #204]	; (80009e4 <update7SEG+0xd4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a33      	ldr	r2, [pc, #204]	; (80009e8 <update7SEG+0xd8>)
 800091c:	fb82 1203 	smull	r1, r2, r2, r3
 8000920:	1092      	asrs	r2, r2, #2
 8000922:	17db      	asrs	r3, r3, #31
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	60fb      	str	r3, [r7, #12]
	int onesA = seg_duration % 10;
 8000928:	4b2e      	ldr	r3, [pc, #184]	; (80009e4 <update7SEG+0xd4>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b2e      	ldr	r3, [pc, #184]	; (80009e8 <update7SEG+0xd8>)
 800092e:	fb83 1302 	smull	r1, r3, r3, r2
 8000932:	1099      	asrs	r1, r3, #2
 8000934:	17d3      	asrs	r3, r2, #31
 8000936:	1ac9      	subs	r1, r1, r3
 8000938:	460b      	mov	r3, r1
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	440b      	add	r3, r1
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	60bb      	str	r3, [r7, #8]
	int tensB = seg_mode / 10;
 8000944:	4b29      	ldr	r3, [pc, #164]	; (80009ec <update7SEG+0xdc>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a27      	ldr	r2, [pc, #156]	; (80009e8 <update7SEG+0xd8>)
 800094a:	fb82 1203 	smull	r1, r2, r2, r3
 800094e:	1092      	asrs	r2, r2, #2
 8000950:	17db      	asrs	r3, r3, #31
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	607b      	str	r3, [r7, #4]
	int onesB = seg_mode % 10;
 8000956:	4b25      	ldr	r3, [pc, #148]	; (80009ec <update7SEG+0xdc>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	4b23      	ldr	r3, [pc, #140]	; (80009e8 <update7SEG+0xd8>)
 800095c:	fb83 1302 	smull	r1, r3, r3, r2
 8000960:	1099      	asrs	r1, r3, #2
 8000962:	17d3      	asrs	r3, r2, #31
 8000964:	1ac9      	subs	r1, r1, r3
 8000966:	460b      	mov	r3, r1
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	440b      	add	r3, r1
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	1ad3      	subs	r3, r2, r3
 8000970:	603b      	str	r3, [r7, #0]

	if (state == 1) {
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <update7SEG+0xe0>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d113      	bne.n	80009a2 <update7SEG+0x92>
		// Display Ten digits
		HAL_GPIO_WritePin(GPIOA, EN_A_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	2110      	movs	r1, #16
 800097e:	481d      	ldr	r0, [pc, #116]	; (80009f4 <update7SEG+0xe4>)
 8000980:	f001 fba9 	bl	80020d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN_B_Pin, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 7100 	mov.w	r1, #512	; 0x200
 800098a:	481a      	ldr	r0, [pc, #104]	; (80009f4 <update7SEG+0xe4>)
 800098c:	f001 fba3 	bl	80020d6 <HAL_GPIO_WritePin>
		display7SEG(tensA, segPins_A);
 8000990:	4919      	ldr	r1, [pc, #100]	; (80009f8 <update7SEG+0xe8>)
 8000992:	68f8      	ldr	r0, [r7, #12]
 8000994:	f7ff ff72 	bl	800087c <display7SEG>
		display7SEG(tensB, segPins_B);
 8000998:	4918      	ldr	r1, [pc, #96]	; (80009fc <update7SEG+0xec>)
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ff6e 	bl	800087c <display7SEG>
 80009a0:	e016      	b.n	80009d0 <update7SEG+0xc0>
	} else if (state == 0) {
 80009a2:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <update7SEG+0xe0>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d112      	bne.n	80009d0 <update7SEG+0xc0>
		// Display One digits
		HAL_GPIO_WritePin(GPIOA, EN_A_Pin, GPIO_PIN_SET);
 80009aa:	2201      	movs	r2, #1
 80009ac:	2110      	movs	r1, #16
 80009ae:	4811      	ldr	r0, [pc, #68]	; (80009f4 <update7SEG+0xe4>)
 80009b0:	f001 fb91 	bl	80020d6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN_B_Pin, GPIO_PIN_SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ba:	480e      	ldr	r0, [pc, #56]	; (80009f4 <update7SEG+0xe4>)
 80009bc:	f001 fb8b 	bl	80020d6 <HAL_GPIO_WritePin>
		display7SEG(onesA, segPins_A);
 80009c0:	490d      	ldr	r1, [pc, #52]	; (80009f8 <update7SEG+0xe8>)
 80009c2:	68b8      	ldr	r0, [r7, #8]
 80009c4:	f7ff ff5a 	bl	800087c <display7SEG>
		display7SEG(onesB, segPins_B);
 80009c8:	490c      	ldr	r1, [pc, #48]	; (80009fc <update7SEG+0xec>)
 80009ca:	6838      	ldr	r0, [r7, #0]
 80009cc:	f7ff ff56 	bl	800087c <display7SEG>
	}
	state = 1 - state; // Đổi trạng thái quét
 80009d0:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <update7SEG+0xe0>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f1c3 0301 	rsb	r3, r3, #1
 80009d8:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <update7SEG+0xe0>)
 80009da:	6013      	str	r3, [r2, #0]
}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000090 	.word	0x20000090
 80009e8:	66666667 	.word	0x66666667
 80009ec:	20000094 	.word	0x20000094
 80009f0:	20000098 	.word	0x20000098
 80009f4:	40010800 	.word	0x40010800
 80009f8:	20000000 	.word	0x20000000
 80009fc:	20000010 	.word	0x20000010

08000a00 <isButtonPress>:

// Mapping GPIO
GPIO_TypeDef* BUTTON_PORT = GPIOA;
uint16_t BUTTON_PIN[NO_OF_BUTTONS] = {MODE_Pin, TIME_Pin, SET_Pin};

int isButtonPress(int index) {
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
    if (button_flag[index] == 1) {
 8000a08:	4a09      	ldr	r2, [pc, #36]	; (8000a30 <isButtonPress+0x30>)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d106      	bne.n	8000a22 <isButtonPress+0x22>
        button_flag[index] = 0;
 8000a14:	4a06      	ldr	r2, [pc, #24]	; (8000a30 <isButtonPress+0x30>)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2100      	movs	r1, #0
 8000a1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	e000      	b.n	8000a24 <isButtonPress+0x24>
    }
    return 0;
 8000a22:	2300      	movs	r3, #0
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bc80      	pop	{r7}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	200000a8 	.word	0x200000a8

08000a34 <isModePress>:

int isModePress() { return isButtonPress(BTN_MODE); }
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f7ff ffe1 	bl	8000a00 <isButtonPress>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4618      	mov	r0, r3
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <isTimePress>:
int isTimePress() { return isButtonPress(BTN_TIME); }
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f7ff ffd9 	bl	8000a00 <isButtonPress>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	4618      	mov	r0, r3
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <isSetPress>:
int isSetPress()  { return isButtonPress(BTN_SET); }
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f7ff ffd1 	bl	8000a00 <isButtonPress>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4618      	mov	r0, r3
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <getKeyInput>:

void getKeyInput() {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	e06d      	b.n	8000b4c <getKeyInput+0xe8>
        KeyReg0[i] = KeyReg1[i];
 8000a70:	4a3a      	ldr	r2, [pc, #232]	; (8000b5c <getKeyInput+0xf8>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a78:	4939      	ldr	r1, [pc, #228]	; (8000b60 <getKeyInput+0xfc>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 8000a80:	4a38      	ldr	r2, [pc, #224]	; (8000b64 <getKeyInput+0x100>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a88:	4934      	ldr	r1, [pc, #208]	; (8000b5c <getKeyInput+0xf8>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN[i]);
 8000a90:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <getKeyInput+0x104>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4935      	ldr	r1, [pc, #212]	; (8000b6c <getKeyInput+0x108>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4610      	mov	r0, r2
 8000aa0:	f001 fb02 	bl	80020a8 <HAL_GPIO_ReadPin>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4a2e      	ldr	r2, [pc, #184]	; (8000b64 <getKeyInput+0x100>)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000ab0:	4a2b      	ldr	r2, [pc, #172]	; (8000b60 <getKeyInput+0xfc>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ab8:	4928      	ldr	r1, [pc, #160]	; (8000b5c <getKeyInput+0xf8>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d140      	bne.n	8000b46 <getKeyInput+0xe2>
 8000ac4:	4a25      	ldr	r2, [pc, #148]	; (8000b5c <getKeyInput+0xf8>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000acc:	4925      	ldr	r1, [pc, #148]	; (8000b64 <getKeyInput+0x100>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d136      	bne.n	8000b46 <getKeyInput+0xe2>
            if (KeyReg3[i] != KeyReg2[i]) {
 8000ad8:	4a25      	ldr	r2, [pc, #148]	; (8000b70 <getKeyInput+0x10c>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ae0:	4920      	ldr	r1, [pc, #128]	; (8000b64 <getKeyInput+0x100>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d018      	beq.n	8000b1e <getKeyInput+0xba>
                KeyReg3[i] = KeyReg2[i];
 8000aec:	4a1d      	ldr	r2, [pc, #116]	; (8000b64 <getKeyInput+0x100>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000af4:	491e      	ldr	r1, [pc, #120]	; (8000b70 <getKeyInput+0x10c>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (KeyReg2[i] == PRESS_STATE) {
 8000afc:	4a19      	ldr	r2, [pc, #100]	; (8000b64 <getKeyInput+0x100>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d11e      	bne.n	8000b46 <getKeyInput+0xe2>
                    button_flag[i] = 1;
 8000b08:	4a1a      	ldr	r2, [pc, #104]	; (8000b74 <getKeyInput+0x110>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    TimeOutForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 8000b12:	4a19      	ldr	r2, [pc, #100]	; (8000b78 <getKeyInput+0x114>)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	21c8      	movs	r1, #200	; 0xc8
 8000b18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b1c:	e013      	b.n	8000b46 <getKeyInput+0xe2>
                }
            } else {
                TimeOutForKeyPress[i]--;
 8000b1e:	4a16      	ldr	r2, [pc, #88]	; (8000b78 <getKeyInput+0x114>)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b26:	1e5a      	subs	r2, r3, #1
 8000b28:	4913      	ldr	r1, [pc, #76]	; (8000b78 <getKeyInput+0x114>)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (TimeOutForKeyPress[i] == 0) {
 8000b30:	4a11      	ldr	r2, [pc, #68]	; (8000b78 <getKeyInput+0x114>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d104      	bne.n	8000b46 <getKeyInput+0xe2>
                    if (KeyReg2[i] == PRESS_STATE) {
                        // Chế độ nhấn giữ (nếu cần)
                        // button_flag[i] = 1;
                    }
                    TimeOutForKeyPress[i] = DURATION_FOR_AUTO_INCREASING;
 8000b3c:	4a0e      	ldr	r2, [pc, #56]	; (8000b78 <getKeyInput+0x114>)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	21c8      	movs	r1, #200	; 0xc8
 8000b42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	dd8e      	ble.n	8000a70 <getKeyInput+0xc>
                }
            }
        }
    }
}
 8000b52:	bf00      	nop
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2000002c 	.word	0x2000002c
 8000b60:	20000020 	.word	0x20000020
 8000b64:	20000038 	.word	0x20000038
 8000b68:	20000050 	.word	0x20000050
 8000b6c:	20000054 	.word	0x20000054
 8000b70:	20000044 	.word	0x20000044
 8000b74:	200000a8 	.word	0x200000a8
 8000b78:	2000009c 	.word	0x2000009c

08000b7c <init_fsm_auto>:

int status_auto = S_RED_GREEN;
int timeLeft_Lane1 = 0;
int timeLeft_Lane2 = 0;

void init_fsm_auto() {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
    status_auto = S_RED_GREEN;
 8000b80:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <init_fsm_auto+0x2c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
    timeLeft_Lane1 = TrafficTimer[RED_IDX];
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <init_fsm_auto+0x30>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a09      	ldr	r2, [pc, #36]	; (8000bb0 <init_fsm_auto+0x34>)
 8000b8c:	6013      	str	r3, [r2, #0]
    timeLeft_Lane2 = TrafficTimer[GREEN_IDX];
 8000b8e:	4b07      	ldr	r3, [pc, #28]	; (8000bac <init_fsm_auto+0x30>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <init_fsm_auto+0x38>)
 8000b94:	6013      	str	r3, [r2, #0]
    setTrafficRedGreen();
 8000b96:	f000 f9f1 	bl	8000f7c <setTrafficRedGreen>
    setTimer(TIMER_TRAFFIC, 1000); // 1 giây đếm lùi
 8000b9a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f000 ff22 	bl	80019e8 <setTimer>
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200000b4 	.word	0x200000b4
 8000bac:	2000005c 	.word	0x2000005c
 8000bb0:	200000b8 	.word	0x200000b8
 8000bb4:	200000bc 	.word	0x200000bc

08000bb8 <fsm_auto_run>:

void fsm_auto_run() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
    // 1. Xử lý đếm ngược thời gian
    if (timer_flag[TIMER_TRAFFIC] == 1) {
 8000bbc:	4b3e      	ldr	r3, [pc, #248]	; (8000cb8 <fsm_auto_run+0x100>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d10e      	bne.n	8000be2 <fsm_auto_run+0x2a>
        setTimer(TIMER_TRAFFIC, 1000); // Reset timer 1s
 8000bc4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f000 ff0d 	bl	80019e8 <setTimer>
        timeLeft_Lane1--;
 8000bce:	4b3b      	ldr	r3, [pc, #236]	; (8000cbc <fsm_auto_run+0x104>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	4a39      	ldr	r2, [pc, #228]	; (8000cbc <fsm_auto_run+0x104>)
 8000bd6:	6013      	str	r3, [r2, #0]
        timeLeft_Lane2--;
 8000bd8:	4b39      	ldr	r3, [pc, #228]	; (8000cc0 <fsm_auto_run+0x108>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	4a38      	ldr	r2, [pc, #224]	; (8000cc0 <fsm_auto_run+0x108>)
 8000be0:	6013      	str	r3, [r2, #0]
    }

    // 2. Hiển thị lên 7SEG
    set7SEGValues(timeLeft_Lane1, timeLeft_Lane2);
 8000be2:	4b36      	ldr	r3, [pc, #216]	; (8000cbc <fsm_auto_run+0x104>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a36      	ldr	r2, [pc, #216]	; (8000cc0 <fsm_auto_run+0x108>)
 8000be8:	6812      	ldr	r2, [r2, #0]
 8000bea:	4611      	mov	r1, r2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fe7b 	bl	80008e8 <set7SEGValues>

    // 3. Logic chuyển trạng thái
    switch (status_auto) {
 8000bf2:	4b34      	ldr	r3, [pc, #208]	; (8000cc4 <fsm_auto_run+0x10c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b03      	cmp	r3, #3
 8000bf8:	d851      	bhi.n	8000c9e <fsm_auto_run+0xe6>
 8000bfa:	a201      	add	r2, pc, #4	; (adr r2, 8000c00 <fsm_auto_run+0x48>)
 8000bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c00:	08000c11 	.word	0x08000c11
 8000c04:	08000c2d 	.word	0x08000c2d
 8000c08:	08000c51 	.word	0x08000c51
 8000c0c:	08000c6d 	.word	0x08000c6d
        case S_RED_GREEN:
            if (timeLeft_Lane2 <= 0) { // Green lane 2 hết
 8000c10:	4b2b      	ldr	r3, [pc, #172]	; (8000cc0 <fsm_auto_run+0x108>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	dc3b      	bgt.n	8000c90 <fsm_auto_run+0xd8>
                status_auto = S_RED_AMBER;
 8000c18:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <fsm_auto_run+0x10c>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	601a      	str	r2, [r3, #0]
                timeLeft_Lane2 = TrafficTimer[AMBER_IDX];
 8000c1e:	4b2a      	ldr	r3, [pc, #168]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	4a27      	ldr	r2, [pc, #156]	; (8000cc0 <fsm_auto_run+0x108>)
 8000c24:	6013      	str	r3, [r2, #0]
                setTrafficRedAmber();
 8000c26:	f000 f9bd 	bl	8000fa4 <setTrafficRedAmber>
            }
            break;
 8000c2a:	e031      	b.n	8000c90 <fsm_auto_run+0xd8>

        case S_RED_AMBER:
            if (timeLeft_Lane2 <= 0) { // Amber lane 2 hết -> Cả 2 chuyển
 8000c2c:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <fsm_auto_run+0x108>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	dc2f      	bgt.n	8000c94 <fsm_auto_run+0xdc>
                status_auto = S_GREEN_RED;
 8000c34:	4b23      	ldr	r3, [pc, #140]	; (8000cc4 <fsm_auto_run+0x10c>)
 8000c36:	2202      	movs	r2, #2
 8000c38:	601a      	str	r2, [r3, #0]
                timeLeft_Lane1 = TrafficTimer[GREEN_IDX];
 8000c3a:	4b23      	ldr	r3, [pc, #140]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	4a1f      	ldr	r2, [pc, #124]	; (8000cbc <fsm_auto_run+0x104>)
 8000c40:	6013      	str	r3, [r2, #0]
                timeLeft_Lane2 = TrafficTimer[RED_IDX];
 8000c42:	4b21      	ldr	r3, [pc, #132]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a1e      	ldr	r2, [pc, #120]	; (8000cc0 <fsm_auto_run+0x108>)
 8000c48:	6013      	str	r3, [r2, #0]
                setTrafficGreenRed();
 8000c4a:	f000 f9bd 	bl	8000fc8 <setTrafficGreenRed>
            }
            break;
 8000c4e:	e021      	b.n	8000c94 <fsm_auto_run+0xdc>

        case S_GREEN_RED:
            if (timeLeft_Lane1 <= 0) { // Green lane 1 hết
 8000c50:	4b1a      	ldr	r3, [pc, #104]	; (8000cbc <fsm_auto_run+0x104>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	dc1f      	bgt.n	8000c98 <fsm_auto_run+0xe0>
                status_auto = S_AMBER_RED;
 8000c58:	4b1a      	ldr	r3, [pc, #104]	; (8000cc4 <fsm_auto_run+0x10c>)
 8000c5a:	2203      	movs	r2, #3
 8000c5c:	601a      	str	r2, [r3, #0]
                timeLeft_Lane1 = TrafficTimer[AMBER_IDX];
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <fsm_auto_run+0x104>)
 8000c64:	6013      	str	r3, [r2, #0]
                setTrafficAmberRed();
 8000c66:	f000 f9c1 	bl	8000fec <setTrafficAmberRed>
            }
            break;
 8000c6a:	e015      	b.n	8000c98 <fsm_auto_run+0xe0>

        case S_AMBER_RED:
            if (timeLeft_Lane1 <= 0) { // Amber lane 1 hết -> Về đầu
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <fsm_auto_run+0x104>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	dc13      	bgt.n	8000c9c <fsm_auto_run+0xe4>
                status_auto = S_RED_GREEN;
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <fsm_auto_run+0x10c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
                timeLeft_Lane1 = TrafficTimer[RED_IDX];
 8000c7a:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a0f      	ldr	r2, [pc, #60]	; (8000cbc <fsm_auto_run+0x104>)
 8000c80:	6013      	str	r3, [r2, #0]
                timeLeft_Lane2 = TrafficTimer[GREEN_IDX];
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <fsm_auto_run+0x110>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	4a0e      	ldr	r2, [pc, #56]	; (8000cc0 <fsm_auto_run+0x108>)
 8000c88:	6013      	str	r3, [r2, #0]
                setTrafficRedGreen();
 8000c8a:	f000 f977 	bl	8000f7c <setTrafficRedGreen>
            }
            break;
 8000c8e:	e005      	b.n	8000c9c <fsm_auto_run+0xe4>
            break;
 8000c90:	bf00      	nop
 8000c92:	e004      	b.n	8000c9e <fsm_auto_run+0xe6>
            break;
 8000c94:	bf00      	nop
 8000c96:	e002      	b.n	8000c9e <fsm_auto_run+0xe6>
            break;
 8000c98:	bf00      	nop
 8000c9a:	e000      	b.n	8000c9e <fsm_auto_run+0xe6>
            break;
 8000c9c:	bf00      	nop
    }

    // 4. Kiểm tra nút nhấn để chuyển sang Manual
    if (isModePress()) {
 8000c9e:	f7ff fec9 	bl	8000a34 <isModePress>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d004      	beq.n	8000cb2 <fsm_auto_run+0xfa>
        STATUS = MAN_RED;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <fsm_auto_run+0x114>)
 8000caa:	2202      	movs	r2, #2
 8000cac:	601a      	str	r2, [r3, #0]
        init_fsm_manual(); // Khởi tạo manual mode cho RED
 8000cae:	f000 f80f 	bl	8000cd0 <init_fsm_manual>
    }
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20000224 	.word	0x20000224
 8000cbc:	200000b8 	.word	0x200000b8
 8000cc0:	200000bc 	.word	0x200000bc
 8000cc4:	200000b4 	.word	0x200000b4
 8000cc8:	2000005c 	.word	0x2000005c
 8000ccc:	200000c4 	.word	0x200000c4

08000cd0 <init_fsm_manual>:
#include "fsm_manual.h"

int temp_time = 0;

// Hàm này được gọi mỗi khi chuyển mode (Auto -> ManRed -> ManGreen...)
void init_fsm_manual() {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
    turn_off_all();
 8000cd4:	f000 f92c 	bl	8000f30 <turn_off_all>
    setTimer(TIMER_BLINK, 500); // Nháy 0.5s
 8000cd8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f000 fe83 	bl	80019e8 <setTimer>

    switch (STATUS) {
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <init_fsm_manual+0x4c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	d010      	beq.n	8000d0c <init_fsm_manual+0x3c>
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	dc13      	bgt.n	8000d16 <init_fsm_manual+0x46>
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d002      	beq.n	8000cf8 <init_fsm_manual+0x28>
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	d005      	beq.n	8000d02 <init_fsm_manual+0x32>
            break;
        case MAN_AMBER:
            temp_time = TrafficTimer[AMBER_IDX];
            break;
        default:
            break;
 8000cf6:	e00e      	b.n	8000d16 <init_fsm_manual+0x46>
            temp_time = TrafficTimer[RED_IDX];
 8000cf8:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <init_fsm_manual+0x50>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a09      	ldr	r2, [pc, #36]	; (8000d24 <init_fsm_manual+0x54>)
 8000cfe:	6013      	str	r3, [r2, #0]
            break;
 8000d00:	e00a      	b.n	8000d18 <init_fsm_manual+0x48>
            temp_time = TrafficTimer[GREEN_IDX];
 8000d02:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <init_fsm_manual+0x50>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	4a07      	ldr	r2, [pc, #28]	; (8000d24 <init_fsm_manual+0x54>)
 8000d08:	6013      	str	r3, [r2, #0]
            break;
 8000d0a:	e005      	b.n	8000d18 <init_fsm_manual+0x48>
            temp_time = TrafficTimer[AMBER_IDX];
 8000d0c:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <init_fsm_manual+0x50>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <init_fsm_manual+0x54>)
 8000d12:	6013      	str	r3, [r2, #0]
            break;
 8000d14:	e000      	b.n	8000d18 <init_fsm_manual+0x48>
            break;
 8000d16:	bf00      	nop
    }
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	200000c4 	.word	0x200000c4
 8000d20:	2000005c 	.word	0x2000005c
 8000d24:	200000c0 	.word	0x200000c0

08000d28 <fsm_manual_run>:

void fsm_manual_run() {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
    // 1. Xử lý nháy LED (dùng Timer)
    if (timer_flag[TIMER_BLINK] == 1) {
 8000d2c:	4b47      	ldr	r3, [pc, #284]	; (8000e4c <fsm_manual_run+0x124>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d118      	bne.n	8000d66 <fsm_manual_run+0x3e>
        setTimer(TIMER_BLINK, 500);
 8000d34:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f000 fe55 	bl	80019e8 <setTimer>
        switch (STATUS) {
 8000d3e:	4b44      	ldr	r3, [pc, #272]	; (8000e50 <fsm_manual_run+0x128>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d00c      	beq.n	8000d60 <fsm_manual_run+0x38>
 8000d46:	2b04      	cmp	r3, #4
 8000d48:	dc0e      	bgt.n	8000d68 <fsm_manual_run+0x40>
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d002      	beq.n	8000d54 <fsm_manual_run+0x2c>
 8000d4e:	2b03      	cmp	r3, #3
 8000d50:	d003      	beq.n	8000d5a <fsm_manual_run+0x32>
 8000d52:	e009      	b.n	8000d68 <fsm_manual_run+0x40>
            case MAN_RED: blink_Red(); break;
 8000d54:	f000 f95c 	bl	8001010 <blink_Red>
 8000d58:	e006      	b.n	8000d68 <fsm_manual_run+0x40>
            case MAN_GREEN: blink_Green(); break;
 8000d5a:	f000 f967 	bl	800102c <blink_Green>
 8000d5e:	e003      	b.n	8000d68 <fsm_manual_run+0x40>
            case MAN_AMBER: blink_Amber(); break;
 8000d60:	f000 f974 	bl	800104c <blink_Amber>
 8000d64:	e000      	b.n	8000d68 <fsm_manual_run+0x40>
        }
    }
 8000d66:	bf00      	nop

    // 2. Hiển thị 7SEG: (Mã Mode - Giá trị đang chỉnh)
    // Mode Red=2, Green=3, Amber=4
    set7SEGValues(STATUS, temp_time);
 8000d68:	4b39      	ldr	r3, [pc, #228]	; (8000e50 <fsm_manual_run+0x128>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a39      	ldr	r2, [pc, #228]	; (8000e54 <fsm_manual_run+0x12c>)
 8000d6e:	6812      	ldr	r2, [r2, #0]
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff fdb8 	bl	80008e8 <set7SEGValues>

    // 3. Xử lý nút tăng thời gian
    if (isTimePress()) {
 8000d78:	f7ff fe64 	bl	8000a44 <isTimePress>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d00b      	beq.n	8000d9a <fsm_manual_run+0x72>
        temp_time++;
 8000d82:	4b34      	ldr	r3, [pc, #208]	; (8000e54 <fsm_manual_run+0x12c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a32      	ldr	r2, [pc, #200]	; (8000e54 <fsm_manual_run+0x12c>)
 8000d8a:	6013      	str	r3, [r2, #0]
        if (temp_time > 99) temp_time = 1;
 8000d8c:	4b31      	ldr	r3, [pc, #196]	; (8000e54 <fsm_manual_run+0x12c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b63      	cmp	r3, #99	; 0x63
 8000d92:	dd02      	ble.n	8000d9a <fsm_manual_run+0x72>
 8000d94:	4b2f      	ldr	r3, [pc, #188]	; (8000e54 <fsm_manual_run+0x12c>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	601a      	str	r2, [r3, #0]
    }

    // 4. Xử lý nút SET (Lưu)
    if (isSetPress()) {
 8000d9a:	f7ff fe5b 	bl	8000a54 <isSetPress>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d02a      	beq.n	8000dfa <fsm_manual_run+0xd2>
        // Ở đây ta lưu trực tiếp
        switch (STATUS) {
 8000da4:	4b2a      	ldr	r3, [pc, #168]	; (8000e50 <fsm_manual_run+0x128>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	d01a      	beq.n	8000de2 <fsm_manual_run+0xba>
 8000dac:	2b04      	cmp	r3, #4
 8000dae:	dc25      	bgt.n	8000dfc <fsm_manual_run+0xd4>
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d002      	beq.n	8000dba <fsm_manual_run+0x92>
 8000db4:	2b03      	cmp	r3, #3
 8000db6:	d00a      	beq.n	8000dce <fsm_manual_run+0xa6>
 8000db8:	e020      	b.n	8000dfc <fsm_manual_run+0xd4>
            case MAN_RED:
                TrafficTimer[RED_IDX] = temp_time;
 8000dba:	4b26      	ldr	r3, [pc, #152]	; (8000e54 <fsm_manual_run+0x12c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a26      	ldr	r2, [pc, #152]	; (8000e58 <fsm_manual_run+0x130>)
 8000dc0:	6013      	str	r3, [r2, #0]
                STATUS = MAN_GREEN;
 8000dc2:	4b23      	ldr	r3, [pc, #140]	; (8000e50 <fsm_manual_run+0x128>)
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	601a      	str	r2, [r3, #0]
                init_fsm_manual();
 8000dc8:	f7ff ff82 	bl	8000cd0 <init_fsm_manual>
                break;
 8000dcc:	e016      	b.n	8000dfc <fsm_manual_run+0xd4>
            case MAN_GREEN:
                TrafficTimer[GREEN_IDX] = temp_time;
 8000dce:	4b21      	ldr	r3, [pc, #132]	; (8000e54 <fsm_manual_run+0x12c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a21      	ldr	r2, [pc, #132]	; (8000e58 <fsm_manual_run+0x130>)
 8000dd4:	6053      	str	r3, [r2, #4]
                STATUS = MAN_AMBER;
 8000dd6:	4b1e      	ldr	r3, [pc, #120]	; (8000e50 <fsm_manual_run+0x128>)
 8000dd8:	2204      	movs	r2, #4
 8000dda:	601a      	str	r2, [r3, #0]
                init_fsm_manual();
 8000ddc:	f7ff ff78 	bl	8000cd0 <init_fsm_manual>
                break;
 8000de0:	e00c      	b.n	8000dfc <fsm_manual_run+0xd4>
            case MAN_AMBER:
                TrafficTimer[AMBER_IDX] = temp_time;
 8000de2:	4b1c      	ldr	r3, [pc, #112]	; (8000e54 <fsm_manual_run+0x12c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a1c      	ldr	r2, [pc, #112]	; (8000e58 <fsm_manual_run+0x130>)
 8000de8:	6093      	str	r3, [r2, #8]
                valid_time();
 8000dea:	f000 f839 	bl	8000e60 <valid_time>
                STATUS = AUTO;
 8000dee:	4b18      	ldr	r3, [pc, #96]	; (8000e50 <fsm_manual_run+0x128>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	601a      	str	r2, [r3, #0]
                init_fsm_auto();
 8000df4:	f7ff fec2 	bl	8000b7c <init_fsm_auto>
                break;
 8000df8:	e000      	b.n	8000dfc <fsm_manual_run+0xd4>
        }
    }
 8000dfa:	bf00      	nop

    // 5. Xử lý nút MODE (Chuyển tiếp trạng thái)
    if (isModePress()) {
 8000dfc:	f7ff fe1a 	bl	8000a34 <isModePress>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d01e      	beq.n	8000e44 <fsm_manual_run+0x11c>
        switch (STATUS) {
 8000e06:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <fsm_manual_run+0x128>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d012      	beq.n	8000e34 <fsm_manual_run+0x10c>
 8000e0e:	2b04      	cmp	r3, #4
 8000e10:	dc19      	bgt.n	8000e46 <fsm_manual_run+0x11e>
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d002      	beq.n	8000e1c <fsm_manual_run+0xf4>
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	d006      	beq.n	8000e28 <fsm_manual_run+0x100>
                valid_time();
                init_fsm_auto(); // Quay về Auto
                break;
        }
    }
}
 8000e1a:	e014      	b.n	8000e46 <fsm_manual_run+0x11e>
                STATUS = MAN_GREEN;
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <fsm_manual_run+0x128>)
 8000e1e:	2203      	movs	r2, #3
 8000e20:	601a      	str	r2, [r3, #0]
                init_fsm_manual();
 8000e22:	f7ff ff55 	bl	8000cd0 <init_fsm_manual>
                break;
 8000e26:	e00e      	b.n	8000e46 <fsm_manual_run+0x11e>
                STATUS = MAN_AMBER;
 8000e28:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <fsm_manual_run+0x128>)
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	601a      	str	r2, [r3, #0]
                init_fsm_manual();
 8000e2e:	f7ff ff4f 	bl	8000cd0 <init_fsm_manual>
                break;
 8000e32:	e008      	b.n	8000e46 <fsm_manual_run+0x11e>
                STATUS = AUTO;
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <fsm_manual_run+0x128>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	601a      	str	r2, [r3, #0]
                valid_time();
 8000e3a:	f000 f811 	bl	8000e60 <valid_time>
                init_fsm_auto(); // Quay về Auto
 8000e3e:	f7ff fe9d 	bl	8000b7c <init_fsm_auto>
                break;
 8000e42:	e000      	b.n	8000e46 <fsm_manual_run+0x11e>
    }
 8000e44:	bf00      	nop
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000224 	.word	0x20000224
 8000e50:	200000c4 	.word	0x200000c4
 8000e54:	200000c0 	.word	0x200000c0
 8000e58:	2000005c 	.word	0x2000005c
 8000e5c:	00000000 	.word	0x00000000

08000e60 <valid_time>:
void valid_time() {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	if ((TrafficTimer[RED_IDX]
 8000e64:	4b20      	ldr	r3, [pc, #128]	; (8000ee8 <valid_time+0x88>)
 8000e66:	681a      	ldr	r2, [r3, #0]
			< TrafficTimer[GREEN_IDX] + TrafficTimer[AMBER_IDX])) {
 8000e68:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <valid_time+0x88>)
 8000e6a:	6859      	ldr	r1, [r3, #4]
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <valid_time+0x88>)
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	440b      	add	r3, r1
	if ((TrafficTimer[RED_IDX]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	da07      	bge.n	8000e86 <valid_time+0x26>
		TrafficTimer[RED_IDX] = TrafficTimer[GREEN_IDX]
 8000e76:	4b1c      	ldr	r3, [pc, #112]	; (8000ee8 <valid_time+0x88>)
 8000e78:	685a      	ldr	r2, [r3, #4]
				+ TrafficTimer[AMBER_IDX];
 8000e7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ee8 <valid_time+0x88>)
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	4413      	add	r3, r2
		TrafficTimer[RED_IDX] = TrafficTimer[GREEN_IDX]
 8000e80:	4a19      	ldr	r2, [pc, #100]	; (8000ee8 <valid_time+0x88>)
 8000e82:	6013      	str	r3, [r2, #0]
			> TrafficTimer[GREEN_IDX] + TrafficTimer[AMBER_IDX]) {
		TrafficTimer[GREEN_IDX] = ceil(0.7 * TrafficTimer[RED_IDX]);
		TrafficTimer[AMBER_IDX] = TrafficTimer[RED_IDX]
				- TrafficTimer[GREEN_IDX];
	}
}
 8000e84:	e028      	b.n	8000ed8 <valid_time+0x78>
	} else if (TrafficTimer[RED_IDX]
 8000e86:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <valid_time+0x88>)
 8000e88:	681a      	ldr	r2, [r3, #0]
			> TrafficTimer[GREEN_IDX] + TrafficTimer[AMBER_IDX]) {
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <valid_time+0x88>)
 8000e8c:	6859      	ldr	r1, [r3, #4]
 8000e8e:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <valid_time+0x88>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	440b      	add	r3, r1
	} else if (TrafficTimer[RED_IDX]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dd1f      	ble.n	8000ed8 <valid_time+0x78>
		TrafficTimer[GREEN_IDX] = ceil(0.7 * TrafficTimer[RED_IDX]);
 8000e98:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <valid_time+0x88>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fbd3 	bl	8000648 <__aeabi_i2d>
 8000ea2:	a30f      	add	r3, pc, #60	; (adr r3, 8000ee0 <valid_time+0x80>)
 8000ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea8:	f7ff f952 	bl	8000150 <__aeabi_dmul>
 8000eac:	4602      	mov	r2, r0
 8000eae:	460b      	mov	r3, r1
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	f002 f924 	bl	8003100 <ceil>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	460b      	mov	r3, r1
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	f7ff fcb4 	bl	800082c <__aeabi_d2iz>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	4a08      	ldr	r2, [pc, #32]	; (8000ee8 <valid_time+0x88>)
 8000ec8:	6053      	str	r3, [r2, #4]
		TrafficTimer[AMBER_IDX] = TrafficTimer[RED_IDX]
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <valid_time+0x88>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
				- TrafficTimer[GREEN_IDX];
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <valid_time+0x88>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	1ad3      	subs	r3, r2, r3
		TrafficTimer[AMBER_IDX] = TrafficTimer[RED_IDX]
 8000ed4:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <valid_time+0x88>)
 8000ed6:	6093      	str	r3, [r2, #8]
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	f3af 8000 	nop.w
 8000ee0:	66666666 	.word	0x66666666
 8000ee4:	3fe66666 	.word	0x3fe66666
 8000ee8:	2000005c 	.word	0x2000005c

08000eec <run>:
#include "global.h"

int STATUS = INIT;
int TrafficTimer[3] = {5, 3, 2}; // Default: Red 5s, Green 3s, Amber 2s

void run() {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
    switch (STATUS) {
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <run+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b04      	cmp	r3, #4
 8000ef6:	dc12      	bgt.n	8000f1e <run+0x32>
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	da0d      	bge.n	8000f18 <run+0x2c>
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <run+0x1a>
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d006      	beq.n	8000f12 <run+0x26>
 8000f04:	e00b      	b.n	8000f1e <run+0x32>
        case INIT:
            // Khởi tạo trạng thái ban đầu
            STATUS = AUTO;
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <run+0x40>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]
            init_fsm_auto();
 8000f0c:	f7ff fe36 	bl	8000b7c <init_fsm_auto>
            break;
 8000f10:	e009      	b.n	8000f26 <run+0x3a>

        case AUTO:
            fsm_auto_run();
 8000f12:	f7ff fe51 	bl	8000bb8 <fsm_auto_run>
            break;
 8000f16:	e006      	b.n	8000f26 <run+0x3a>

        case MAN_RED:
        case MAN_GREEN:
        case MAN_AMBER:
            fsm_manual_run();
 8000f18:	f7ff ff06 	bl	8000d28 <fsm_manual_run>
            break;
 8000f1c:	e003      	b.n	8000f26 <run+0x3a>

        default:
            STATUS = INIT;
 8000f1e:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <run+0x40>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
            break;
 8000f24:	bf00      	nop
    }
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200000c4 	.word	0x200000c4

08000f30 <turn_off_all>:

void init_traffic_lights() {
    turn_off_all();
}

void turn_off_all() {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_A_RED_GPIO_Port, LED_A_RED_Pin, GPIO_PIN_RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2102      	movs	r1, #2
 8000f38:	480f      	ldr	r0, [pc, #60]	; (8000f78 <turn_off_all+0x48>)
 8000f3a:	f001 f8cc 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_A_GREEN_GPIO_Port, LED_A_GREEN_Pin, GPIO_PIN_RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2108      	movs	r1, #8
 8000f42:	480d      	ldr	r0, [pc, #52]	; (8000f78 <turn_off_all+0x48>)
 8000f44:	f001 f8c7 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_A_AMBER_GPIO_Port, LED_A_AMBER_Pin, GPIO_PIN_RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2104      	movs	r1, #4
 8000f4c:	480a      	ldr	r0, [pc, #40]	; (8000f78 <turn_off_all+0x48>)
 8000f4e:	f001 f8c2 	bl	80020d6 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(LED_B_RED_GPIO_Port, LED_B_RED_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2140      	movs	r1, #64	; 0x40
 8000f56:	4808      	ldr	r0, [pc, #32]	; (8000f78 <turn_off_all+0x48>)
 8000f58:	f001 f8bd 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_GREEN_GPIO_Port, LED_B_GREEN_Pin, GPIO_PIN_RESET);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <turn_off_all+0x48>)
 8000f64:	f001 f8b7 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_AMBER_GPIO_Port, LED_B_AMBER_Pin, GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2180      	movs	r1, #128	; 0x80
 8000f6c:	4802      	ldr	r0, [pc, #8]	; (8000f78 <turn_off_all+0x48>)
 8000f6e:	f001 f8b2 	bl	80020d6 <HAL_GPIO_WritePin>
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40010800 	.word	0x40010800

08000f7c <setTrafficRedGreen>:

// Logic Auto
void setTrafficRedGreen() {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
    turn_off_all();
 8000f80:	f7ff ffd6 	bl	8000f30 <turn_off_all>
    HAL_GPIO_WritePin(LED_A_RED_GPIO_Port, LED_A_RED_Pin, GPIO_PIN_SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2102      	movs	r1, #2
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <setTrafficRedGreen+0x24>)
 8000f8a:	f001 f8a4 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_GREEN_GPIO_Port, LED_B_GREEN_Pin, GPIO_PIN_SET);
 8000f8e:	2201      	movs	r2, #1
 8000f90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f94:	4802      	ldr	r0, [pc, #8]	; (8000fa0 <setTrafficRedGreen+0x24>)
 8000f96:	f001 f89e 	bl	80020d6 <HAL_GPIO_WritePin>
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40010800 	.word	0x40010800

08000fa4 <setTrafficRedAmber>:
void setTrafficRedAmber() {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
    turn_off_all();
 8000fa8:	f7ff ffc2 	bl	8000f30 <turn_off_all>
    HAL_GPIO_WritePin(LED_A_RED_GPIO_Port, LED_A_RED_Pin, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2102      	movs	r1, #2
 8000fb0:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <setTrafficRedAmber+0x20>)
 8000fb2:	f001 f890 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_AMBER_GPIO_Port, LED_B_AMBER_Pin, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2180      	movs	r1, #128	; 0x80
 8000fba:	4802      	ldr	r0, [pc, #8]	; (8000fc4 <setTrafficRedAmber+0x20>)
 8000fbc:	f001 f88b 	bl	80020d6 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40010800 	.word	0x40010800

08000fc8 <setTrafficGreenRed>:
void setTrafficGreenRed() {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
    turn_off_all();
 8000fcc:	f7ff ffb0 	bl	8000f30 <turn_off_all>
    HAL_GPIO_WritePin(LED_A_GREEN_GPIO_Port, LED_A_GREEN_Pin, GPIO_PIN_SET);
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2108      	movs	r1, #8
 8000fd4:	4804      	ldr	r0, [pc, #16]	; (8000fe8 <setTrafficGreenRed+0x20>)
 8000fd6:	f001 f87e 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_RED_GPIO_Port, LED_B_RED_Pin, GPIO_PIN_SET);
 8000fda:	2201      	movs	r2, #1
 8000fdc:	2140      	movs	r1, #64	; 0x40
 8000fde:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <setTrafficGreenRed+0x20>)
 8000fe0:	f001 f879 	bl	80020d6 <HAL_GPIO_WritePin>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40010800 	.word	0x40010800

08000fec <setTrafficAmberRed>:
void setTrafficAmberRed() {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    turn_off_all();
 8000ff0:	f7ff ff9e 	bl	8000f30 <turn_off_all>
    HAL_GPIO_WritePin(LED_A_AMBER_GPIO_Port, LED_A_AMBER_Pin, GPIO_PIN_SET);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	4804      	ldr	r0, [pc, #16]	; (800100c <setTrafficAmberRed+0x20>)
 8000ffa:	f001 f86c 	bl	80020d6 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_RED_GPIO_Port, LED_B_RED_Pin, GPIO_PIN_SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2140      	movs	r1, #64	; 0x40
 8001002:	4802      	ldr	r0, [pc, #8]	; (800100c <setTrafficAmberRed+0x20>)
 8001004:	f001 f867 	bl	80020d6 <HAL_GPIO_WritePin>
}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40010800 	.word	0x40010800

08001010 <blink_Red>:

// Logic Manual (Blink)
void blink_Red() {
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_A_RED_GPIO_Port, LED_A_RED_Pin);
 8001014:	2102      	movs	r1, #2
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <blink_Red+0x18>)
 8001018:	f001 f875 	bl	8002106 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(LED_B_RED_GPIO_Port, LED_B_RED_Pin);
 800101c:	2140      	movs	r1, #64	; 0x40
 800101e:	4802      	ldr	r0, [pc, #8]	; (8001028 <blink_Red+0x18>)
 8001020:	f001 f871 	bl	8002106 <HAL_GPIO_TogglePin>
}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40010800 	.word	0x40010800

0800102c <blink_Green>:
void blink_Green() {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_A_GREEN_GPIO_Port, LED_A_GREEN_Pin);
 8001030:	2108      	movs	r1, #8
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <blink_Green+0x1c>)
 8001034:	f001 f867 	bl	8002106 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(LED_B_GREEN_GPIO_Port, LED_B_GREEN_Pin);
 8001038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <blink_Green+0x1c>)
 800103e:	f001 f862 	bl	8002106 <HAL_GPIO_TogglePin>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40010800 	.word	0x40010800

0800104c <blink_Amber>:
void blink_Amber() {
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_A_AMBER_GPIO_Port, LED_A_AMBER_Pin);
 8001050:	2104      	movs	r1, #4
 8001052:	4804      	ldr	r0, [pc, #16]	; (8001064 <blink_Amber+0x18>)
 8001054:	f001 f857 	bl	8002106 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(LED_B_AMBER_GPIO_Port, LED_B_AMBER_Pin);
 8001058:	2180      	movs	r1, #128	; 0x80
 800105a:	4802      	ldr	r0, [pc, #8]	; (8001064 <blink_Amber+0x18>)
 800105c:	f001 f853 	bl	8002106 <HAL_GPIO_TogglePin>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40010800 	.word	0x40010800

08001068 <SYS_LED_Blinky>:

void SYS_LED_Blinky(){
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800106c:	2120      	movs	r1, #32
 800106e:	4802      	ldr	r0, [pc, #8]	; (8001078 <SYS_LED_Blinky+0x10>)
 8001070:	f001 f849 	bl	8002106 <HAL_GPIO_TogglePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40010800 	.word	0x40010800

0800107c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001080:	f000 fd28 	bl	8001ad4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001084:	f000 f832 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001088:	f000 f8b8 	bl	80011fc <MX_GPIO_Init>
  MX_TIM2_Init();
 800108c:	f000 f86a 	bl	8001164 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  SCH_Init(); // Initialize scheduler
 8001090:	f000 fa14 	bl	80014bc <SCH_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	SCH_Add_Task(timerRun, 0, 1);	// Update timer per 10ms
 8001094:	2201      	movs	r2, #1
 8001096:	2100      	movs	r1, #0
 8001098:	480e      	ldr	r0, [pc, #56]	; (80010d4 <main+0x58>)
 800109a:	f000 fa4f 	bl	800153c <SCH_Add_Task>
  	SCH_Add_Task(getKeyInput, 1, 1); // Read putton per 10ms
 800109e:	2201      	movs	r2, #1
 80010a0:	2101      	movs	r1, #1
 80010a2:	480d      	ldr	r0, [pc, #52]	; (80010d8 <main+0x5c>)
 80010a4:	f000 fa4a 	bl	800153c <SCH_Add_Task>
  	SCH_Add_Task(run, 2, 1);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2102      	movs	r1, #2
 80010ac:	480b      	ldr	r0, [pc, #44]	; (80010dc <main+0x60>)
 80010ae:	f000 fa45 	bl	800153c <SCH_Add_Task>
  	SCH_Add_Task(update7SEG, 3, 4); // Tick scheduler là 10ms -> period 2 = 200ms
 80010b2:	2204      	movs	r2, #4
 80010b4:	2103      	movs	r1, #3
 80010b6:	480a      	ldr	r0, [pc, #40]	; (80010e0 <main+0x64>)
 80010b8:	f000 fa40 	bl	800153c <SCH_Add_Task>
  	SCH_Add_Task(SYS_LED_Blinky, 3, 100); // BLINK PA05 per 1s
 80010bc:	2264      	movs	r2, #100	; 0x64
 80010be:	2103      	movs	r1, #3
 80010c0:	4808      	ldr	r0, [pc, #32]	; (80010e4 <main+0x68>)
 80010c2:	f000 fa3b 	bl	800153c <SCH_Add_Task>

	HAL_TIM_Base_Start_IT(&htim2);
 80010c6:	4808      	ldr	r0, [pc, #32]	; (80010e8 <main+0x6c>)
 80010c8:	f001 fc62 	bl	8002990 <HAL_TIM_Base_Start_IT>
	while (1) {
		SCH_Dispatch_Tasks();
 80010cc:	f000 fbb2 	bl	8001834 <SCH_Dispatch_Tasks>
 80010d0:	e7fc      	b.n	80010cc <main+0x50>
 80010d2:	bf00      	nop
 80010d4:	08001a29 	.word	0x08001a29
 80010d8:	08000a65 	.word	0x08000a65
 80010dc:	08000eed 	.word	0x08000eed
 80010e0:	08000911 	.word	0x08000911
 80010e4:	08001069 	.word	0x08001069
 80010e8:	200000cc 	.word	0x200000cc

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b090      	sub	sp, #64	; 0x40
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0318 	add.w	r3, r7, #24
 80010f6:	2228      	movs	r2, #40	; 0x28
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f001 fff8 	bl	80030f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001112:	2301      	movs	r3, #1
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001116:	2310      	movs	r3, #16
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111a:	2300      	movs	r3, #0
 800111c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f107 0318 	add.w	r3, r7, #24
 8001122:	4618      	mov	r0, r3
 8001124:	f001 f808 	bl	8002138 <HAL_RCC_OscConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800112e:	f000 f8d3 	bl	80012d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	230f      	movs	r3, #15
 8001134:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f001 fa74 	bl	8002638 <HAL_RCC_ClockConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001156:	f000 f8bf 	bl	80012d8 <Error_Handler>
  }
}
 800115a:	bf00      	nop
 800115c:	3740      	adds	r7, #64	; 0x40
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116a:	f107 0308 	add.w	r3, r7, #8
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	463b      	mov	r3, r7
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001182:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001186:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_TIM2_Init+0x94>)
 800118a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800118e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001198:	2209      	movs	r2, #9
 800119a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <MX_TIM2_Init+0x94>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a2:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011a8:	4813      	ldr	r0, [pc, #76]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011aa:	f001 fba1 	bl	80028f0 <HAL_TIM_Base_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011b4:	f000 f890 	bl	80012d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011c6:	f001 fd1f 	bl	8002c08 <HAL_TIM_ConfigClockSource>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011d0:	f000 f882 	bl	80012d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011dc:	463b      	mov	r3, r7
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011e2:	f001 fef7 	bl	8002fd4 <HAL_TIMEx_MasterConfigSynchronization>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011ec:	f000 f874 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200000cc 	.word	0x200000cc

080011fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001202:	f107 0308 	add.w	r3, r7, #8
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001210:	4b29      	ldr	r3, [pc, #164]	; (80012b8 <MX_GPIO_Init+0xbc>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	4a28      	ldr	r2, [pc, #160]	; (80012b8 <MX_GPIO_Init+0xbc>)
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	6193      	str	r3, [r2, #24]
 800121c:	4b26      	ldr	r3, [pc, #152]	; (80012b8 <MX_GPIO_Init+0xbc>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001228:	4b23      	ldr	r3, [pc, #140]	; (80012b8 <MX_GPIO_Init+0xbc>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <MX_GPIO_Init+0xbc>)
 800122e:	f043 0308 	orr.w	r3, r3, #8
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b20      	ldr	r3, [pc, #128]	; (80012b8 <MX_GPIO_Init+0xbc>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0308 	and.w	r3, r3, #8
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_A_RED_Pin|LED_A_AMBER_Pin|LED_A_GREEN_Pin|EN_A_Pin
 8001240:	2200      	movs	r2, #0
 8001242:	f240 31fe 	movw	r1, #1022	; 0x3fe
 8001246:	481d      	ldr	r0, [pc, #116]	; (80012bc <MX_GPIO_Init+0xc0>)
 8001248:	f000 ff45 	bl	80020d6 <HAL_GPIO_WritePin>
                          |LED_RED_Pin|LED_B_RED_Pin|LED_B_AMBER_Pin|LED_B_GREEN_Pin
                          |EN_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Seg1_a_Pin|Seg1_b_Pin|Seg1_c_Pin|Seg2_d_Pin
 800124c:	2200      	movs	r2, #0
 800124e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001252:	481b      	ldr	r0, [pc, #108]	; (80012c0 <MX_GPIO_Init+0xc4>)
 8001254:	f000 ff3f 	bl	80020d6 <HAL_GPIO_WritePin>
                          |Seg2_b_Pin|Seg2_c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_A_RED_Pin LED_A_AMBER_Pin LED_A_GREEN_Pin EN_A_Pin
                           LED_RED_Pin LED_B_RED_Pin LED_B_AMBER_Pin LED_B_GREEN_Pin
                           EN_B_Pin */
  GPIO_InitStruct.Pin = LED_A_RED_Pin|LED_A_AMBER_Pin|LED_A_GREEN_Pin|EN_A_Pin
 8001258:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800125c:	60bb      	str	r3, [r7, #8]
                          |LED_RED_Pin|LED_B_RED_Pin|LED_B_AMBER_Pin|LED_B_GREEN_Pin
                          |EN_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	2301      	movs	r3, #1
 8001260:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	2302      	movs	r3, #2
 8001268:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	4619      	mov	r1, r3
 8001270:	4812      	ldr	r0, [pc, #72]	; (80012bc <MX_GPIO_Init+0xc0>)
 8001272:	f000 fd9f 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Seg1_a_Pin Seg1_b_Pin Seg1_c_Pin Seg2_d_Pin
                           Seg2_e_Pin Seg2_f_Pin Seg2_g_Pin Seg1_d_Pin
                           Seg1_e_Pin Seg1_f_Pin Seg1_g_Pin Seg2_a_Pin
                           Seg2_b_Pin Seg2_c_Pin */
  GPIO_InitStruct.Pin = Seg1_a_Pin|Seg1_b_Pin|Seg1_c_Pin|Seg2_d_Pin
 8001276:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800127a:	60bb      	str	r3, [r7, #8]
                          |Seg2_e_Pin|Seg2_f_Pin|Seg2_g_Pin|Seg1_d_Pin
                          |Seg1_e_Pin|Seg1_f_Pin|Seg1_g_Pin|Seg2_a_Pin
                          |Seg2_b_Pin|Seg2_c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2302      	movs	r3, #2
 8001286:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 0308 	add.w	r3, r7, #8
 800128c:	4619      	mov	r1, r3
 800128e:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MX_GPIO_Init+0xc4>)
 8001290:	f000 fd90 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_Pin TIME_Pin SET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|TIME_Pin|SET_Pin;
 8001294:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001298:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129e:	2301      	movs	r3, #1
 80012a0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	4619      	mov	r1, r3
 80012a8:	4804      	ldr	r0, [pc, #16]	; (80012bc <MX_GPIO_Init+0xc0>)
 80012aa:	f000 fd83 	bl	8001db4 <HAL_GPIO_Init>

}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40010800 	.word	0x40010800
 80012c0:	40010c00 	.word	0x40010c00

080012c4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80012cc:	f000 fa2e 	bl	800172c <SCH_Update>
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80012e0:	e7fe      	b.n	80012e0 <Error_Handler+0x8>
	...

080012e4 <SCH_Insert_Into_Queue>:
// Biến toàn cục
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t ReadyQueue[SCH_MAX_TASKS]; // Lưu chỉ số các tác vụ cần chạy
uint8_t ReadyQueueSize = 0;        // Kích thước hàng đợi

void SCH_Insert_Into_Queue(uint8_t taskIndex) {
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	73fb      	strb	r3, [r7, #15]
    // Điều chỉnh delay tương đối
    for (i = 0; i < ReadyQueueSize; i++) {
 80012f2:	2300      	movs	r3, #0
 80012f4:	73fb      	strb	r3, [r7, #15]
 80012f6:	e05f      	b.n	80013b8 <SCH_Insert_Into_Queue+0xd4>
        if (SCH_tasks_G[taskIndex].Delay < SCH_tasks_G[ReadyQueue[i]].Delay) {
 80012f8:	79fa      	ldrb	r2, [r7, #7]
 80012fa:	4942      	ldr	r1, [pc, #264]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 80012fc:	4613      	mov	r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	4413      	add	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	440b      	add	r3, r1
 8001306:	3304      	adds	r3, #4
 8001308:	881a      	ldrh	r2, [r3, #0]
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	493e      	ldr	r1, [pc, #248]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 800130e:	5ccb      	ldrb	r3, [r1, r3]
 8001310:	4618      	mov	r0, r3
 8001312:	493c      	ldr	r1, [pc, #240]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 8001314:	4603      	mov	r3, r0
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	4403      	add	r3, r0
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	440b      	add	r3, r1
 800131e:	3304      	adds	r3, #4
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d224      	bcs.n	8001370 <SCH_Insert_Into_Queue+0x8c>
            SCH_tasks_G[ReadyQueue[i]].Delay -= SCH_tasks_G[taskIndex].Delay;
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	4a37      	ldr	r2, [pc, #220]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 800132a:	5cd3      	ldrb	r3, [r2, r3]
 800132c:	4619      	mov	r1, r3
 800132e:	4a35      	ldr	r2, [pc, #212]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 8001330:	460b      	mov	r3, r1
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	440b      	add	r3, r1
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	3304      	adds	r3, #4
 800133c:	8819      	ldrh	r1, [r3, #0]
 800133e:	79fa      	ldrb	r2, [r7, #7]
 8001340:	4830      	ldr	r0, [pc, #192]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	4403      	add	r3, r0
 800134c:	3304      	adds	r3, #4
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	7bfa      	ldrb	r2, [r7, #15]
 8001352:	482d      	ldr	r0, [pc, #180]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 8001354:	5c82      	ldrb	r2, [r0, r2]
 8001356:	4610      	mov	r0, r2
 8001358:	1acb      	subs	r3, r1, r3
 800135a:	b299      	uxth	r1, r3
 800135c:	4a29      	ldr	r2, [pc, #164]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 800135e:	4603      	mov	r3, r0
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4403      	add	r3, r0
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	3304      	adds	r3, #4
 800136a:	460a      	mov	r2, r1
 800136c:	801a      	strh	r2, [r3, #0]
            break;
 800136e:	e028      	b.n	80013c2 <SCH_Insert_Into_Queue+0xde>
        }
        SCH_tasks_G[taskIndex].Delay -= SCH_tasks_G[ReadyQueue[i]].Delay;
 8001370:	79fa      	ldrb	r2, [r7, #7]
 8001372:	4924      	ldr	r1, [pc, #144]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 8001374:	4613      	mov	r3, r2
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	4413      	add	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	440b      	add	r3, r1
 800137e:	3304      	adds	r3, #4
 8001380:	8819      	ldrh	r1, [r3, #0]
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	4a20      	ldr	r2, [pc, #128]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 8001386:	5cd3      	ldrb	r3, [r2, r3]
 8001388:	4618      	mov	r0, r3
 800138a:	4a1e      	ldr	r2, [pc, #120]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 800138c:	4603      	mov	r3, r0
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4403      	add	r3, r0
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	3304      	adds	r3, #4
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	79fa      	ldrb	r2, [r7, #7]
 800139c:	1acb      	subs	r3, r1, r3
 800139e:	b298      	uxth	r0, r3
 80013a0:	4918      	ldr	r1, [pc, #96]	; (8001404 <SCH_Insert_Into_Queue+0x120>)
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	440b      	add	r3, r1
 80013ac:	3304      	adds	r3, #4
 80013ae:	4602      	mov	r2, r0
 80013b0:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < ReadyQueueSize; i++) {
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	3301      	adds	r3, #1
 80013b6:	73fb      	strb	r3, [r7, #15]
 80013b8:	4b14      	ldr	r3, [pc, #80]	; (800140c <SCH_Insert_Into_Queue+0x128>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	7bfa      	ldrb	r2, [r7, #15]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d39a      	bcc.n	80012f8 <SCH_Insert_Into_Queue+0x14>
    }
    // Dịch chuyển các phần tử
    for (uint8_t j = ReadyQueueSize; j > i; j--) {
 80013c2:	4b12      	ldr	r3, [pc, #72]	; (800140c <SCH_Insert_Into_Queue+0x128>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	73bb      	strb	r3, [r7, #14]
 80013c8:	e009      	b.n	80013de <SCH_Insert_Into_Queue+0xfa>
        ReadyQueue[j] = ReadyQueue[j - 1];
 80013ca:	7bbb      	ldrb	r3, [r7, #14]
 80013cc:	1e5a      	subs	r2, r3, #1
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	490d      	ldr	r1, [pc, #52]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 80013d2:	5c89      	ldrb	r1, [r1, r2]
 80013d4:	4a0c      	ldr	r2, [pc, #48]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 80013d6:	54d1      	strb	r1, [r2, r3]
    for (uint8_t j = ReadyQueueSize; j > i; j--) {
 80013d8:	7bbb      	ldrb	r3, [r7, #14]
 80013da:	3b01      	subs	r3, #1
 80013dc:	73bb      	strb	r3, [r7, #14]
 80013de:	7bba      	ldrb	r2, [r7, #14]
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d8f1      	bhi.n	80013ca <SCH_Insert_Into_Queue+0xe6>
    }
    // Thêm tác vụ
    ReadyQueue[i] = taskIndex;
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	4907      	ldr	r1, [pc, #28]	; (8001408 <SCH_Insert_Into_Queue+0x124>)
 80013ea:	79fa      	ldrb	r2, [r7, #7]
 80013ec:	54ca      	strb	r2, [r1, r3]
    ReadyQueueSize++;
 80013ee:	4b07      	ldr	r3, [pc, #28]	; (800140c <SCH_Insert_Into_Queue+0x128>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	3301      	adds	r3, #1
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4b05      	ldr	r3, [pc, #20]	; (800140c <SCH_Insert_Into_Queue+0x128>)
 80013f8:	701a      	strb	r2, [r3, #0]
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	20000114 	.word	0x20000114
 8001408:	20000204 	.word	0x20000204
 800140c:	200000c8 	.word	0x200000c8

08001410 <SCH_Remove_From_Queue>:

// Hàm loại bỏ tác vụ khỏi đầu hàng đợi (Đã chuẩn)
uint8_t SCH_Remove_From_Queue() {
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
    if (ReadyQueueSize == 0) {
 8001416:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <SCH_Remove_From_Queue+0xa0>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <SCH_Remove_From_Queue+0x12>
        return SCH_MAX_TASKS; // Hàng đợi trống
 800141e:	2314      	movs	r3, #20
 8001420:	e041      	b.n	80014a6 <SCH_Remove_From_Queue+0x96>
    }
    uint8_t taskIndex = ReadyQueue[0];
 8001422:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <SCH_Remove_From_Queue+0xa4>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	71bb      	strb	r3, [r7, #6]
    if (ReadyQueueSize > 1) {
 8001428:	4b21      	ldr	r3, [pc, #132]	; (80014b0 <SCH_Remove_From_Queue+0xa0>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d921      	bls.n	8001474 <SCH_Remove_From_Queue+0x64>
        SCH_tasks_G[ReadyQueue[1]].Delay += SCH_tasks_G[taskIndex].Delay;
 8001430:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <SCH_Remove_From_Queue+0xa4>)
 8001432:	785b      	ldrb	r3, [r3, #1]
 8001434:	4619      	mov	r1, r3
 8001436:	4a20      	ldr	r2, [pc, #128]	; (80014b8 <SCH_Remove_From_Queue+0xa8>)
 8001438:	460b      	mov	r3, r1
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	440b      	add	r3, r1
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	3304      	adds	r3, #4
 8001444:	8819      	ldrh	r1, [r3, #0]
 8001446:	79ba      	ldrb	r2, [r7, #6]
 8001448:	481b      	ldr	r0, [pc, #108]	; (80014b8 <SCH_Remove_From_Queue+0xa8>)
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	3304      	adds	r3, #4
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <SCH_Remove_From_Queue+0xa4>)
 800145a:	7852      	ldrb	r2, [r2, #1]
 800145c:	4610      	mov	r0, r2
 800145e:	440b      	add	r3, r1
 8001460:	b299      	uxth	r1, r3
 8001462:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <SCH_Remove_From_Queue+0xa8>)
 8001464:	4603      	mov	r3, r0
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4403      	add	r3, r0
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	3304      	adds	r3, #4
 8001470:	460a      	mov	r2, r1
 8001472:	801a      	strh	r2, [r3, #0]
    }
    for (uint8_t i = 1; i < ReadyQueueSize; i++) {
 8001474:	2301      	movs	r3, #1
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	e009      	b.n	800148e <SCH_Remove_From_Queue+0x7e>
        ReadyQueue[i - 1] = ReadyQueue[i];
 800147a:	79fa      	ldrb	r2, [r7, #7]
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	3b01      	subs	r3, #1
 8001480:	490c      	ldr	r1, [pc, #48]	; (80014b4 <SCH_Remove_From_Queue+0xa4>)
 8001482:	5c89      	ldrb	r1, [r1, r2]
 8001484:	4a0b      	ldr	r2, [pc, #44]	; (80014b4 <SCH_Remove_From_Queue+0xa4>)
 8001486:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 1; i < ReadyQueueSize; i++) {
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	3301      	adds	r3, #1
 800148c:	71fb      	strb	r3, [r7, #7]
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <SCH_Remove_From_Queue+0xa0>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	429a      	cmp	r2, r3
 8001496:	d3f0      	bcc.n	800147a <SCH_Remove_From_Queue+0x6a>
    }
    ReadyQueueSize--;
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <SCH_Remove_From_Queue+0xa0>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	3b01      	subs	r3, #1
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	4b03      	ldr	r3, [pc, #12]	; (80014b0 <SCH_Remove_From_Queue+0xa0>)
 80014a2:	701a      	strb	r2, [r3, #0]
    return taskIndex;
 80014a4:	79bb      	ldrb	r3, [r7, #6]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr
 80014b0:	200000c8 	.word	0x200000c8
 80014b4:	20000204 	.word	0x20000204
 80014b8:	20000114 	.word	0x20000114

080014bc <SCH_Init>:

// Hàm khởi tạo
void SCH_Init(void) {
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
    ReadyQueueSize = 0;
 80014c2:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <SCH_Init+0x78>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 80014c8:	2300      	movs	r3, #0
 80014ca:	71fb      	strb	r3, [r7, #7]
 80014cc:	e029      	b.n	8001522 <SCH_Init+0x66>
        // Chỉ cần xóa mảng task chính
        SCH_tasks_G[i].pTask = NULL;
 80014ce:	79fa      	ldrb	r2, [r7, #7]
 80014d0:	4919      	ldr	r1, [pc, #100]	; (8001538 <SCH_Init+0x7c>)
 80014d2:	4613      	mov	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	4413      	add	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 80014e0:	79fa      	ldrb	r2, [r7, #7]
 80014e2:	4915      	ldr	r1, [pc, #84]	; (8001538 <SCH_Init+0x7c>)
 80014e4:	4613      	mov	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	4413      	add	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	3304      	adds	r3, #4
 80014f0:	2200      	movs	r2, #0
 80014f2:	801a      	strh	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 80014f4:	79fa      	ldrb	r2, [r7, #7]
 80014f6:	4910      	ldr	r1, [pc, #64]	; (8001538 <SCH_Init+0x7c>)
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	3306      	adds	r3, #6
 8001504:	2200      	movs	r2, #0
 8001506:	801a      	strh	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 8001508:	79fa      	ldrb	r2, [r7, #7]
 800150a:	490b      	ldr	r1, [pc, #44]	; (8001538 <SCH_Init+0x7c>)
 800150c:	4613      	mov	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	440b      	add	r3, r1
 8001516:	3308      	adds	r3, #8
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	3301      	adds	r3, #1
 8001520:	71fb      	strb	r3, [r7, #7]
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	2b13      	cmp	r3, #19
 8001526:	d9d2      	bls.n	80014ce <SCH_Init+0x12>
    }
}
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	200000c8 	.word	0x200000c8
 8001538:	20000114 	.word	0x20000114

0800153c <SCH_Add_Task>:


uint8_t SCH_Add_Task(void (*pFunction)(), uint16_t DELAY, uint16_t PERIOD) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	807b      	strh	r3, [r7, #2]
 8001548:	4613      	mov	r3, r2
 800154a:	803b      	strh	r3, [r7, #0]
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 800154c:	2300      	movs	r3, #0
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e039      	b.n	80015c6 <SCH_Add_Task+0x8a>
        if (!SCH_tasks_G[i].pTask) {  // Tìm vị trí trống
 8001552:	7bfa      	ldrb	r2, [r7, #15]
 8001554:	4920      	ldr	r1, [pc, #128]	; (80015d8 <SCH_Add_Task+0x9c>)
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d12c      	bne.n	80015c0 <SCH_Add_Task+0x84>
            SCH_tasks_G[i].pTask = pFunction;
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	491b      	ldr	r1, [pc, #108]	; (80015d8 <SCH_Add_Task+0x9c>)
 800156a:	4613      	mov	r3, r2
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	4413      	add	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].Delay = DELAY; // tick 10ms
 8001578:	7bfa      	ldrb	r2, [r7, #15]
 800157a:	4917      	ldr	r1, [pc, #92]	; (80015d8 <SCH_Add_Task+0x9c>)
 800157c:	4613      	mov	r3, r2
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	3304      	adds	r3, #4
 8001588:	887a      	ldrh	r2, [r7, #2]
 800158a:	801a      	strh	r2, [r3, #0]
            SCH_tasks_G[i].Period = PERIOD;
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	4912      	ldr	r1, [pc, #72]	; (80015d8 <SCH_Add_Task+0x9c>)
 8001590:	4613      	mov	r3, r2
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4413      	add	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	440b      	add	r3, r1
 800159a:	3306      	adds	r3, #6
 800159c:	883a      	ldrh	r2, [r7, #0]
 800159e:	801a      	strh	r2, [r3, #0]
            SCH_tasks_G[i].RunMe = 0;
 80015a0:	7bfa      	ldrb	r2, [r7, #15]
 80015a2:	490d      	ldr	r1, [pc, #52]	; (80015d8 <SCH_Add_Task+0x9c>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	3308      	adds	r3, #8
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]

            SCH_Insert_Into_Queue(i);
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fe94 	bl	80012e4 <SCH_Insert_Into_Queue>
            return i;  // Trả về chỉ số tác vụ
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	e006      	b.n	80015ce <SCH_Add_Task+0x92>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	3301      	adds	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	2b13      	cmp	r3, #19
 80015ca:	d9c2      	bls.n	8001552 <SCH_Add_Task+0x16>
        }
    }
    return SCH_MAX_TASKS;  // Hết chỗ trống
 80015cc:	2314      	movs	r3, #20
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000114 	.word	0x20000114

080015dc <SCH_Delete_Task>:


void SCH_Delete_Task(uint8_t taskIndex) {
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
    if (taskIndex >= SCH_MAX_TASKS || SCH_tasks_G[taskIndex].pTask == NULL) {
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b13      	cmp	r3, #19
 80015ea:	f200 8094 	bhi.w	8001716 <SCH_Delete_Task+0x13a>
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	494b      	ldr	r1, [pc, #300]	; (8001720 <SCH_Delete_Task+0x144>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	440b      	add	r3, r1
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 8089 	beq.w	8001716 <SCH_Delete_Task+0x13a>
        return; // Task không tồn tại hoặc index sai
    }

    // 1. Tìm task trong ReadyQueue
    uint8_t i = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < ReadyQueueSize; i++) {
 8001608:	2300      	movs	r3, #0
 800160a:	73fb      	strb	r3, [r7, #15]
 800160c:	e008      	b.n	8001620 <SCH_Delete_Task+0x44>
        if (ReadyQueue[i] == taskIndex) {
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	4a44      	ldr	r2, [pc, #272]	; (8001724 <SCH_Delete_Task+0x148>)
 8001612:	5cd3      	ldrb	r3, [r2, r3]
 8001614:	79fa      	ldrb	r2, [r7, #7]
 8001616:	429a      	cmp	r2, r3
 8001618:	d008      	beq.n	800162c <SCH_Delete_Task+0x50>
    for (i = 0; i < ReadyQueueSize; i++) {
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	3301      	adds	r3, #1
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	4b41      	ldr	r3, [pc, #260]	; (8001728 <SCH_Delete_Task+0x14c>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	7bfa      	ldrb	r2, [r7, #15]
 8001626:	429a      	cmp	r2, r3
 8001628:	d3f1      	bcc.n	800160e <SCH_Delete_Task+0x32>
 800162a:	e000      	b.n	800162e <SCH_Delete_Task+0x52>
            break; // Tìm thấy tại vị trí i
 800162c:	bf00      	nop
        }
    }

    // 2. Nếu tìm thấy trong queue, xóa nó
    if (i < ReadyQueueSize) {
 800162e:	4b3e      	ldr	r3, [pc, #248]	; (8001728 <SCH_Delete_Task+0x14c>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	7bfa      	ldrb	r2, [r7, #15]
 8001634:	429a      	cmp	r2, r3
 8001636:	d246      	bcs.n	80016c6 <SCH_Delete_Task+0xea>
        // Nếu không phải task cuối, dồn delay cho task sau
        if (i < ReadyQueueSize - 1) {
 8001638:	7bfa      	ldrb	r2, [r7, #15]
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <SCH_Delete_Task+0x14c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	3b01      	subs	r3, #1
 8001640:	429a      	cmp	r2, r3
 8001642:	da27      	bge.n	8001694 <SCH_Delete_Task+0xb8>
            SCH_tasks_G[ReadyQueue[i+1]].Delay += SCH_tasks_G[ReadyQueue[i]].Delay;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	3301      	adds	r3, #1
 8001648:	4a36      	ldr	r2, [pc, #216]	; (8001724 <SCH_Delete_Task+0x148>)
 800164a:	5cd3      	ldrb	r3, [r2, r3]
 800164c:	4619      	mov	r1, r3
 800164e:	4a34      	ldr	r2, [pc, #208]	; (8001720 <SCH_Delete_Task+0x144>)
 8001650:	460b      	mov	r3, r1
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	440b      	add	r3, r1
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	3304      	adds	r3, #4
 800165c:	881a      	ldrh	r2, [r3, #0]
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	4930      	ldr	r1, [pc, #192]	; (8001724 <SCH_Delete_Task+0x148>)
 8001662:	5ccb      	ldrb	r3, [r1, r3]
 8001664:	4618      	mov	r0, r3
 8001666:	492e      	ldr	r1, [pc, #184]	; (8001720 <SCH_Delete_Task+0x144>)
 8001668:	4603      	mov	r3, r0
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4403      	add	r3, r0
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	440b      	add	r3, r1
 8001672:	3304      	adds	r3, #4
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	7bf9      	ldrb	r1, [r7, #15]
 8001678:	3101      	adds	r1, #1
 800167a:	482a      	ldr	r0, [pc, #168]	; (8001724 <SCH_Delete_Task+0x148>)
 800167c:	5c41      	ldrb	r1, [r0, r1]
 800167e:	4413      	add	r3, r2
 8001680:	b298      	uxth	r0, r3
 8001682:	4a27      	ldr	r2, [pc, #156]	; (8001720 <SCH_Delete_Task+0x144>)
 8001684:	460b      	mov	r3, r1
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	440b      	add	r3, r1
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3304      	adds	r3, #4
 8001690:	4602      	mov	r2, r0
 8001692:	801a      	strh	r2, [r3, #0]
        }

        // Dịch chuyển queue
        for (uint8_t j = i; j < ReadyQueueSize - 1; j++) {
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	73bb      	strb	r3, [r7, #14]
 8001698:	e009      	b.n	80016ae <SCH_Delete_Task+0xd2>
            ReadyQueue[j] = ReadyQueue[j+1];
 800169a:	7bbb      	ldrb	r3, [r7, #14]
 800169c:	1c5a      	adds	r2, r3, #1
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	4920      	ldr	r1, [pc, #128]	; (8001724 <SCH_Delete_Task+0x148>)
 80016a2:	5c89      	ldrb	r1, [r1, r2]
 80016a4:	4a1f      	ldr	r2, [pc, #124]	; (8001724 <SCH_Delete_Task+0x148>)
 80016a6:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = i; j < ReadyQueueSize - 1; j++) {
 80016a8:	7bbb      	ldrb	r3, [r7, #14]
 80016aa:	3301      	adds	r3, #1
 80016ac:	73bb      	strb	r3, [r7, #14]
 80016ae:	7bba      	ldrb	r2, [r7, #14]
 80016b0:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <SCH_Delete_Task+0x14c>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	429a      	cmp	r2, r3
 80016b8:	dbef      	blt.n	800169a <SCH_Delete_Task+0xbe>
        }
        ReadyQueueSize--;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <SCH_Delete_Task+0x14c>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	3b01      	subs	r3, #1
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4b19      	ldr	r3, [pc, #100]	; (8001728 <SCH_Delete_Task+0x14c>)
 80016c4:	701a      	strb	r2, [r3, #0]
    }

    // 3. Xóa khỏi mảng task chính
    SCH_tasks_G[taskIndex].pTask = NULL;
 80016c6:	79fa      	ldrb	r2, [r7, #7]
 80016c8:	4915      	ldr	r1, [pc, #84]	; (8001720 <SCH_Delete_Task+0x144>)
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	440b      	add	r3, r1
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskIndex].Delay = 0;
 80016d8:	79fa      	ldrb	r2, [r7, #7]
 80016da:	4911      	ldr	r1, [pc, #68]	; (8001720 <SCH_Delete_Task+0x144>)
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	440b      	add	r3, r1
 80016e6:	3304      	adds	r3, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	801a      	strh	r2, [r3, #0]
    SCH_tasks_G[taskIndex].Period = 0;
 80016ec:	79fa      	ldrb	r2, [r7, #7]
 80016ee:	490c      	ldr	r1, [pc, #48]	; (8001720 <SCH_Delete_Task+0x144>)
 80016f0:	4613      	mov	r3, r2
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	4413      	add	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	3306      	adds	r3, #6
 80016fc:	2200      	movs	r2, #0
 80016fe:	801a      	strh	r2, [r3, #0]
    SCH_tasks_G[taskIndex].RunMe = 0;
 8001700:	79fa      	ldrb	r2, [r7, #7]
 8001702:	4907      	ldr	r1, [pc, #28]	; (8001720 <SCH_Delete_Task+0x144>)
 8001704:	4613      	mov	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4413      	add	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	3308      	adds	r3, #8
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	e000      	b.n	8001718 <SCH_Delete_Task+0x13c>
        return; // Task không tồn tại hoặc index sai
 8001716:	bf00      	nop
}
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	20000114 	.word	0x20000114
 8001724:	20000204 	.word	0x20000204
 8001728:	200000c8 	.word	0x200000c8

0800172c <SCH_Update>:
//            SCH_tasks_G[taskIndex].Delay = SCH_tasks_G[taskIndex].Period;
//            SCH_Insert_Into_Queue(taskIndex);
//        }
//    }
//}
void SCH_Update(void) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
    if (ReadyQueueSize == 0) return;
 8001732:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <SCH_Update+0xfc>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d071      	beq.n	800181e <SCH_Update+0xf2>

    // Chỉ giảm Delay của tác vụ đầu tiên trong hàng đợi
    // Vì các tác vụ sau lưu Delay tương đối so với tác vụ trước
    if (SCH_tasks_G[ReadyQueue[0]].Delay > 0) {
 800173a:	4b3c      	ldr	r3, [pc, #240]	; (800182c <SCH_Update+0x100>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	4619      	mov	r1, r3
 8001740:	4a3b      	ldr	r2, [pc, #236]	; (8001830 <SCH_Update+0x104>)
 8001742:	460b      	mov	r3, r1
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	440b      	add	r3, r1
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	3304      	adds	r3, #4
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d052      	beq.n	80017fa <SCH_Update+0xce>
        SCH_tasks_G[ReadyQueue[0]].Delay--;
 8001754:	4b35      	ldr	r3, [pc, #212]	; (800182c <SCH_Update+0x100>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	461a      	mov	r2, r3
 800175a:	4935      	ldr	r1, [pc, #212]	; (8001830 <SCH_Update+0x104>)
 800175c:	4613      	mov	r3, r2
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	4413      	add	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	3304      	adds	r3, #4
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	3b01      	subs	r3, #1
 800176c:	b298      	uxth	r0, r3
 800176e:	4930      	ldr	r1, [pc, #192]	; (8001830 <SCH_Update+0x104>)
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	3304      	adds	r3, #4
 800177c:	4602      	mov	r2, r0
 800177e:	801a      	strh	r2, [r3, #0]
    }

    // --- SỬA ĐỔI: Dùng vòng lặp để xử lý TẤT CẢ tác vụ đã đáo hạn (Delay == 0) ---
    while (ReadyQueueSize > 0 && SCH_tasks_G[ReadyQueue[0]].Delay == 0) {
 8001780:	e03b      	b.n	80017fa <SCH_Update+0xce>
        // Lấy tác vụ đầu tiên
        uint8_t taskIndex = ReadyQueue[0];
 8001782:	4b2a      	ldr	r3, [pc, #168]	; (800182c <SCH_Update+0x100>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	71fb      	strb	r3, [r7, #7]

        // Đánh dấu tác vụ cần chạy
        SCH_tasks_G[taskIndex].RunMe += 1;
 8001788:	79fa      	ldrb	r2, [r7, #7]
 800178a:	4929      	ldr	r1, [pc, #164]	; (8001830 <SCH_Update+0x104>)
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	440b      	add	r3, r1
 8001796:	3308      	adds	r3, #8
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	3301      	adds	r3, #1
 800179e:	b2d8      	uxtb	r0, r3
 80017a0:	4923      	ldr	r1, [pc, #140]	; (8001830 <SCH_Update+0x104>)
 80017a2:	4613      	mov	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	3308      	adds	r3, #8
 80017ae:	4602      	mov	r2, r0
 80017b0:	701a      	strb	r2, [r3, #0]

        // Loại bỏ khỏi hàng đợi hiện tại
        SCH_Remove_From_Queue();
 80017b2:	f7ff fe2d 	bl	8001410 <SCH_Remove_From_Queue>

        // Nếu là tác vụ định kỳ, nạp lại vào hàng đợi
        if (SCH_tasks_G[taskIndex].Period > 0) {
 80017b6:	79fa      	ldrb	r2, [r7, #7]
 80017b8:	491d      	ldr	r1, [pc, #116]	; (8001830 <SCH_Update+0x104>)
 80017ba:	4613      	mov	r3, r2
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	4413      	add	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	440b      	add	r3, r1
 80017c4:	3306      	adds	r3, #6
 80017c6:	881b      	ldrh	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d016      	beq.n	80017fa <SCH_Update+0xce>
            SCH_tasks_G[taskIndex].Delay = SCH_tasks_G[taskIndex].Period;
 80017cc:	79f9      	ldrb	r1, [r7, #7]
 80017ce:	79fa      	ldrb	r2, [r7, #7]
 80017d0:	4817      	ldr	r0, [pc, #92]	; (8001830 <SCH_Update+0x104>)
 80017d2:	460b      	mov	r3, r1
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	440b      	add	r3, r1
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4403      	add	r3, r0
 80017dc:	3306      	adds	r3, #6
 80017de:	8818      	ldrh	r0, [r3, #0]
 80017e0:	4913      	ldr	r1, [pc, #76]	; (8001830 <SCH_Update+0x104>)
 80017e2:	4613      	mov	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4413      	add	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	440b      	add	r3, r1
 80017ec:	3304      	adds	r3, #4
 80017ee:	4602      	mov	r2, r0
 80017f0:	801a      	strh	r2, [r3, #0]
            SCH_Insert_Into_Queue(taskIndex);
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fd75 	bl	80012e4 <SCH_Insert_Into_Queue>
    while (ReadyQueueSize > 0 && SCH_tasks_G[ReadyQueue[0]].Delay == 0) {
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <SCH_Update+0xfc>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00e      	beq.n	8001820 <SCH_Update+0xf4>
 8001802:	4b0a      	ldr	r3, [pc, #40]	; (800182c <SCH_Update+0x100>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	4619      	mov	r1, r3
 8001808:	4a09      	ldr	r2, [pc, #36]	; (8001830 <SCH_Update+0x104>)
 800180a:	460b      	mov	r3, r1
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	440b      	add	r3, r1
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	3304      	adds	r3, #4
 8001816:	881b      	ldrh	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0b2      	beq.n	8001782 <SCH_Update+0x56>
 800181c:	e000      	b.n	8001820 <SCH_Update+0xf4>
    if (ReadyQueueSize == 0) return;
 800181e:	bf00      	nop
        }
    }
}
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200000c8 	.word	0x200000c8
 800182c:	20000204 	.word	0x20000204
 8001830:	20000114 	.word	0x20000114

08001834 <SCH_Dispatch_Tasks>:
void SCH_Dispatch_Tasks(void) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 800183a:	2300      	movs	r3, #0
 800183c:	71fb      	strb	r3, [r7, #7]
 800183e:	e03a      	b.n	80018b6 <SCH_Dispatch_Tasks+0x82>
		if (SCH_tasks_G[i].RunMe > 0) {
 8001840:	79fa      	ldrb	r2, [r7, #7]
 8001842:	4921      	ldr	r1, [pc, #132]	; (80018c8 <SCH_Dispatch_Tasks+0x94>)
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3308      	adds	r3, #8
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d02c      	beq.n	80018b0 <SCH_Dispatch_Tasks+0x7c>
			// Chạy tác vụ tại chỉ số i
			(*SCH_tasks_G[i].pTask)();
 8001856:	79fa      	ldrb	r2, [r7, #7]
 8001858:	491b      	ldr	r1, [pc, #108]	; (80018c8 <SCH_Dispatch_Tasks+0x94>)
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4798      	blx	r3
			SCH_tasks_G[i].RunMe -=1; // Giảm cờ
 8001868:	79fa      	ldrb	r2, [r7, #7]
 800186a:	4917      	ldr	r1, [pc, #92]	; (80018c8 <SCH_Dispatch_Tasks+0x94>)
 800186c:	4613      	mov	r3, r2
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	440b      	add	r3, r1
 8001876:	3308      	adds	r3, #8
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	79fa      	ldrb	r2, [r7, #7]
 800187c:	3b01      	subs	r3, #1
 800187e:	b2d8      	uxtb	r0, r3
 8001880:	4911      	ldr	r1, [pc, #68]	; (80018c8 <SCH_Dispatch_Tasks+0x94>)
 8001882:	4613      	mov	r3, r2
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	4413      	add	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	440b      	add	r3, r1
 800188c:	3308      	adds	r3, #8
 800188e:	4602      	mov	r2, r0
 8001890:	701a      	strb	r2, [r3, #0]

			// Nếu là tác vụ chạy 1 lần, xóa nó
			if (SCH_tasks_G[i].Period == 0) {
 8001892:	79fa      	ldrb	r2, [r7, #7]
 8001894:	490c      	ldr	r1, [pc, #48]	; (80018c8 <SCH_Dispatch_Tasks+0x94>)
 8001896:	4613      	mov	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	3306      	adds	r3, #6
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d103      	bne.n	80018b0 <SCH_Dispatch_Tasks+0x7c>
				SCH_Delete_Task(i);
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fe96 	bl	80015dc <SCH_Delete_Task>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	3301      	adds	r3, #1
 80018b4:	71fb      	strb	r3, [r7, #7]
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	2b13      	cmp	r3, #19
 80018ba:	d9c1      	bls.n	8001840 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000114 	.word	0x20000114

080018cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_MspInit+0x5c>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	4a14      	ldr	r2, [pc, #80]	; (8001928 <HAL_MspInit+0x5c>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6193      	str	r3, [r2, #24]
 80018de:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_MspInit+0x5c>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <HAL_MspInit+0x5c>)
 80018ec:	69db      	ldr	r3, [r3, #28]
 80018ee:	4a0e      	ldr	r2, [pc, #56]	; (8001928 <HAL_MspInit+0x5c>)
 80018f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f4:	61d3      	str	r3, [r2, #28]
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <HAL_MspInit+0x5c>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001902:	4b0a      	ldr	r3, [pc, #40]	; (800192c <HAL_MspInit+0x60>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	4a04      	ldr	r2, [pc, #16]	; (800192c <HAL_MspInit+0x60>)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	40021000 	.word	0x40021000
 800192c:	40010000 	.word	0x40010000

08001930 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001940:	d113      	bne.n	800196a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001942:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <HAL_TIM_Base_MspInit+0x44>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <HAL_TIM_Base_MspInit+0x44>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	61d3      	str	r3, [r2, #28]
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <HAL_TIM_Base_MspInit+0x44>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	201c      	movs	r0, #28
 8001960:	f000 f9f1 	bl	8001d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001964:	201c      	movs	r0, #28
 8001966:	f000 fa0a 	bl	8001d7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000

08001978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800197c:	e7fe      	b.n	800197c <NMI_Handler+0x4>

0800197e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197e:	b480      	push	{r7}
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001982:	e7fe      	b.n	8001982 <HardFault_Handler+0x4>

08001984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001988:	e7fe      	b.n	8001988 <MemManage_Handler+0x4>

0800198a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198e:	e7fe      	b.n	800198e <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	e7fe      	b.n	8001994 <UsageFault_Handler+0x4>

08001996 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr

080019ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019be:	f000 f8cf 	bl	8001b60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <TIM2_IRQHandler+0x10>)
 80019ce:	f001 f82b 	bl	8002a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200000cc 	.word	0x200000cc

080019dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <setTimer>:
#include "timer.h"

int timer_counter[NO_OF_TIMERS];
int timer_flag[NO_OF_TIMERS];

void setTimer(int index, int duration) {
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
    // duration là số ms. Chia cho chu kỳ để ra số tick
    timer_counter[index] = duration / TIMER_CYCLE;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	4a09      	ldr	r2, [pc, #36]	; (8001a1c <setTimer+0x34>)
 80019f6:	fb82 1203 	smull	r1, r2, r2, r3
 80019fa:	1092      	asrs	r2, r2, #2
 80019fc:	17db      	asrs	r3, r3, #31
 80019fe:	1ad2      	subs	r2, r2, r3
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <setTimer+0x38>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timer_flag[index] = 0;
 8001a08:	4a06      	ldr	r2, [pc, #24]	; (8001a24 <setTimer+0x3c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	66666667 	.word	0x66666667
 8001a20:	20000218 	.word	0x20000218
 8001a24:	20000224 	.word	0x20000224

08001a28 <timerRun>:

void timerRun() {
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
    for (int i = 0; i < NO_OF_TIMERS; i++) {
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	e01c      	b.n	8001a6e <timerRun+0x46>
        if (timer_counter[i] > 0) {
 8001a34:	4a12      	ldr	r2, [pc, #72]	; (8001a80 <timerRun+0x58>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	dd13      	ble.n	8001a68 <timerRun+0x40>
            timer_counter[i]--;
 8001a40:	4a0f      	ldr	r2, [pc, #60]	; (8001a80 <timerRun+0x58>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a48:	1e5a      	subs	r2, r3, #1
 8001a4a:	490d      	ldr	r1, [pc, #52]	; (8001a80 <timerRun+0x58>)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 8001a52:	4a0b      	ldr	r2, [pc, #44]	; (8001a80 <timerRun+0x58>)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	dc04      	bgt.n	8001a68 <timerRun+0x40>
                timer_flag[i] = 1;
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <timerRun+0x5c>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2101      	movs	r1, #1
 8001a64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NO_OF_TIMERS; i++) {
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	dddf      	ble.n	8001a34 <timerRun+0xc>
            }
        }
    }
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	20000218 	.word	0x20000218
 8001a84:	20000224 	.word	0x20000224

08001a88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a88:	f7ff ffa8 	bl	80019dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a8c:	480b      	ldr	r0, [pc, #44]	; (8001abc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a8e:	490c      	ldr	r1, [pc, #48]	; (8001ac0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a90:	4a0c      	ldr	r2, [pc, #48]	; (8001ac4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a94:	e002      	b.n	8001a9c <LoopCopyDataInit>

08001a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a9a:	3304      	adds	r3, #4

08001a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa0:	d3f9      	bcc.n	8001a96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aa2:	4a09      	ldr	r2, [pc, #36]	; (8001ac8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001aa4:	4c09      	ldr	r4, [pc, #36]	; (8001acc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa8:	e001      	b.n	8001aae <LoopFillZerobss>

08001aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aac:	3204      	adds	r2, #4

08001aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab0:	d3fb      	bcc.n	8001aaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ab2:	f001 faf9 	bl	80030a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ab6:	f7ff fae1 	bl	800107c <main>
  bx lr
 8001aba:	4770      	bx	lr
  ldr r0, =_sdata
 8001abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001ac4:	0800328c 	.word	0x0800328c
  ldr r2, =_sbss
 8001ac8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001acc:	20000234 	.word	0x20000234

08001ad0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ad0:	e7fe      	b.n	8001ad0 <ADC1_2_IRQHandler>
	...

08001ad4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_Init+0x28>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a07      	ldr	r2, [pc, #28]	; (8001afc <HAL_Init+0x28>)
 8001ade:	f043 0310 	orr.w	r3, r3, #16
 8001ae2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	f000 f923 	bl	8001d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aea:	200f      	movs	r0, #15
 8001aec:	f000 f808 	bl	8001b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af0:	f7ff feec 	bl	80018cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40022000 	.word	0x40022000

08001b00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x54>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_InitTick+0x58>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	4619      	mov	r1, r3
 8001b12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f93b 	bl	8001d9a <HAL_SYSTICK_Config>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00e      	b.n	8001b4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b0f      	cmp	r3, #15
 8001b32:	d80a      	bhi.n	8001b4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b34:	2200      	movs	r2, #0
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f000 f903 	bl	8001d46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b40:	4a06      	ldr	r2, [pc, #24]	; (8001b5c <HAL_InitTick+0x5c>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e000      	b.n	8001b4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000068 	.word	0x20000068
 8001b58:	20000070 	.word	0x20000070
 8001b5c:	2000006c 	.word	0x2000006c

08001b60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_IncTick+0x1c>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <HAL_IncTick+0x20>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4413      	add	r3, r2
 8001b70:	4a03      	ldr	r2, [pc, #12]	; (8001b80 <HAL_IncTick+0x20>)
 8001b72:	6013      	str	r3, [r2, #0]
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr
 8001b7c:	20000070 	.word	0x20000070
 8001b80:	20000230 	.word	0x20000230

08001b84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b02      	ldr	r3, [pc, #8]	; (8001b94 <HAL_GetTick+0x10>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr
 8001b94:	20000230 	.word	0x20000230

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0b      	blt.n	8001c26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4906      	ldr	r1, [pc, #24]	; (8001c30 <__NVIC_EnableIRQ+0x34>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	db0a      	blt.n	8001c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	490c      	ldr	r1, [pc, #48]	; (8001c80 <__NVIC_SetPriority+0x4c>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	0112      	lsls	r2, r2, #4
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	440b      	add	r3, r1
 8001c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c5c:	e00a      	b.n	8001c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4908      	ldr	r1, [pc, #32]	; (8001c84 <__NVIC_SetPriority+0x50>)
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	3b04      	subs	r3, #4
 8001c6c:	0112      	lsls	r2, r2, #4
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	440b      	add	r3, r1
 8001c72:	761a      	strb	r2, [r3, #24]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e100 	.word	0xe000e100
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	; 0x24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	bf28      	it	cs
 8001ca6:	2304      	movcs	r3, #4
 8001ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3304      	adds	r3, #4
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d902      	bls.n	8001cb8 <NVIC_EncodePriority+0x30>
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3b03      	subs	r3, #3
 8001cb6:	e000      	b.n	8001cba <NVIC_EncodePriority+0x32>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43da      	mvns	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	401a      	ands	r2, r3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cda:	43d9      	mvns	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce0:	4313      	orrs	r3, r2
         );
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3724      	adds	r7, #36	; 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cfc:	d301      	bcc.n	8001d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00f      	b.n	8001d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d02:	4a0a      	ldr	r2, [pc, #40]	; (8001d2c <SysTick_Config+0x40>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3b01      	subs	r3, #1
 8001d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0a:	210f      	movs	r1, #15
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	f7ff ff90 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <SysTick_Config+0x40>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1a:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <SysTick_Config+0x40>)
 8001d1c:	2207      	movs	r2, #7
 8001d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	e000e010 	.word	0xe000e010

08001d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7ff ff2d 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b086      	sub	sp, #24
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d58:	f7ff ff42 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	68b9      	ldr	r1, [r7, #8]
 8001d62:	6978      	ldr	r0, [r7, #20]
 8001d64:	f7ff ff90 	bl	8001c88 <NVIC_EncodePriority>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff5f 	bl	8001c34 <__NVIC_SetPriority>
}
 8001d76:	bf00      	nop
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	4603      	mov	r3, r0
 8001d86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff35 	bl	8001bfc <__NVIC_EnableIRQ>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b082      	sub	sp, #8
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ffa2 	bl	8001cec <SysTick_Config>
 8001da8:	4603      	mov	r3, r0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b08b      	sub	sp, #44	; 0x2c
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc6:	e148      	b.n	800205a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dc8:	2201      	movs	r2, #1
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	69fa      	ldr	r2, [r7, #28]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	f040 8137 	bne.w	8002054 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4aa3      	ldr	r2, [pc, #652]	; (8002078 <HAL_GPIO_Init+0x2c4>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d05e      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
 8001df0:	4aa1      	ldr	r2, [pc, #644]	; (8002078 <HAL_GPIO_Init+0x2c4>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d875      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001df6:	4aa1      	ldr	r2, [pc, #644]	; (800207c <HAL_GPIO_Init+0x2c8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d058      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
 8001dfc:	4a9f      	ldr	r2, [pc, #636]	; (800207c <HAL_GPIO_Init+0x2c8>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d86f      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001e02:	4a9f      	ldr	r2, [pc, #636]	; (8002080 <HAL_GPIO_Init+0x2cc>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d052      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
 8001e08:	4a9d      	ldr	r2, [pc, #628]	; (8002080 <HAL_GPIO_Init+0x2cc>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d869      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001e0e:	4a9d      	ldr	r2, [pc, #628]	; (8002084 <HAL_GPIO_Init+0x2d0>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d04c      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
 8001e14:	4a9b      	ldr	r2, [pc, #620]	; (8002084 <HAL_GPIO_Init+0x2d0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d863      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001e1a:	4a9b      	ldr	r2, [pc, #620]	; (8002088 <HAL_GPIO_Init+0x2d4>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d046      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
 8001e20:	4a99      	ldr	r2, [pc, #612]	; (8002088 <HAL_GPIO_Init+0x2d4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d85d      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001e26:	2b12      	cmp	r3, #18
 8001e28:	d82a      	bhi.n	8001e80 <HAL_GPIO_Init+0xcc>
 8001e2a:	2b12      	cmp	r3, #18
 8001e2c:	d859      	bhi.n	8001ee2 <HAL_GPIO_Init+0x12e>
 8001e2e:	a201      	add	r2, pc, #4	; (adr r2, 8001e34 <HAL_GPIO_Init+0x80>)
 8001e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e34:	08001eaf 	.word	0x08001eaf
 8001e38:	08001e89 	.word	0x08001e89
 8001e3c:	08001e9b 	.word	0x08001e9b
 8001e40:	08001edd 	.word	0x08001edd
 8001e44:	08001ee3 	.word	0x08001ee3
 8001e48:	08001ee3 	.word	0x08001ee3
 8001e4c:	08001ee3 	.word	0x08001ee3
 8001e50:	08001ee3 	.word	0x08001ee3
 8001e54:	08001ee3 	.word	0x08001ee3
 8001e58:	08001ee3 	.word	0x08001ee3
 8001e5c:	08001ee3 	.word	0x08001ee3
 8001e60:	08001ee3 	.word	0x08001ee3
 8001e64:	08001ee3 	.word	0x08001ee3
 8001e68:	08001ee3 	.word	0x08001ee3
 8001e6c:	08001ee3 	.word	0x08001ee3
 8001e70:	08001ee3 	.word	0x08001ee3
 8001e74:	08001ee3 	.word	0x08001ee3
 8001e78:	08001e91 	.word	0x08001e91
 8001e7c:	08001ea5 	.word	0x08001ea5
 8001e80:	4a82      	ldr	r2, [pc, #520]	; (800208c <HAL_GPIO_Init+0x2d8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d013      	beq.n	8001eae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e86:	e02c      	b.n	8001ee2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	623b      	str	r3, [r7, #32]
          break;
 8001e8e:	e029      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	3304      	adds	r3, #4
 8001e96:	623b      	str	r3, [r7, #32]
          break;
 8001e98:	e024      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	3308      	adds	r3, #8
 8001ea0:	623b      	str	r3, [r7, #32]
          break;
 8001ea2:	e01f      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	330c      	adds	r3, #12
 8001eaa:	623b      	str	r3, [r7, #32]
          break;
 8001eac:	e01a      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d102      	bne.n	8001ebc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	623b      	str	r3, [r7, #32]
          break;
 8001eba:	e013      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d105      	bne.n	8001ed0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ec4:	2308      	movs	r3, #8
 8001ec6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	611a      	str	r2, [r3, #16]
          break;
 8001ece:	e009      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ed0:	2308      	movs	r3, #8
 8001ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69fa      	ldr	r2, [r7, #28]
 8001ed8:	615a      	str	r2, [r3, #20]
          break;
 8001eda:	e003      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001edc:	2300      	movs	r3, #0
 8001ede:	623b      	str	r3, [r7, #32]
          break;
 8001ee0:	e000      	b.n	8001ee4 <HAL_GPIO_Init+0x130>
          break;
 8001ee2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	2bff      	cmp	r3, #255	; 0xff
 8001ee8:	d801      	bhi.n	8001eee <HAL_GPIO_Init+0x13a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	e001      	b.n	8001ef2 <HAL_GPIO_Init+0x13e>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	2bff      	cmp	r3, #255	; 0xff
 8001ef8:	d802      	bhi.n	8001f00 <HAL_GPIO_Init+0x14c>
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	e002      	b.n	8001f06 <HAL_GPIO_Init+0x152>
 8001f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f02:	3b08      	subs	r3, #8
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	210f      	movs	r1, #15
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	401a      	ands	r2, r3
 8001f18:	6a39      	ldr	r1, [r7, #32]
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f20:	431a      	orrs	r2, r3
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8090 	beq.w	8002054 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f34:	4b56      	ldr	r3, [pc, #344]	; (8002090 <HAL_GPIO_Init+0x2dc>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	4a55      	ldr	r2, [pc, #340]	; (8002090 <HAL_GPIO_Init+0x2dc>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6193      	str	r3, [r2, #24]
 8001f40:	4b53      	ldr	r3, [pc, #332]	; (8002090 <HAL_GPIO_Init+0x2dc>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f4c:	4a51      	ldr	r2, [pc, #324]	; (8002094 <HAL_GPIO_Init+0x2e0>)
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	089b      	lsrs	r3, r3, #2
 8001f52:	3302      	adds	r3, #2
 8001f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	f003 0303 	and.w	r3, r3, #3
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	220f      	movs	r2, #15
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	68fa      	ldr	r2, [r7, #12]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a49      	ldr	r2, [pc, #292]	; (8002098 <HAL_GPIO_Init+0x2e4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d00d      	beq.n	8001f94 <HAL_GPIO_Init+0x1e0>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a48      	ldr	r2, [pc, #288]	; (800209c <HAL_GPIO_Init+0x2e8>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d007      	beq.n	8001f90 <HAL_GPIO_Init+0x1dc>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a47      	ldr	r2, [pc, #284]	; (80020a0 <HAL_GPIO_Init+0x2ec>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d101      	bne.n	8001f8c <HAL_GPIO_Init+0x1d8>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e004      	b.n	8001f96 <HAL_GPIO_Init+0x1e2>
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e002      	b.n	8001f96 <HAL_GPIO_Init+0x1e2>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <HAL_GPIO_Init+0x1e2>
 8001f94:	2300      	movs	r3, #0
 8001f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f98:	f002 0203 	and.w	r2, r2, #3
 8001f9c:	0092      	lsls	r2, r2, #2
 8001f9e:	4093      	lsls	r3, r2
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fa6:	493b      	ldr	r1, [pc, #236]	; (8002094 <HAL_GPIO_Init+0x2e0>)
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001faa:	089b      	lsrs	r3, r3, #2
 8001fac:	3302      	adds	r3, #2
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fc0:	4b38      	ldr	r3, [pc, #224]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	4937      	ldr	r1, [pc, #220]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]
 8001fcc:	e006      	b.n	8001fdc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fce:	4b35      	ldr	r3, [pc, #212]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	4933      	ldr	r1, [pc, #204]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d006      	beq.n	8001ff6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fe8:	4b2e      	ldr	r3, [pc, #184]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	492d      	ldr	r1, [pc, #180]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60cb      	str	r3, [r1, #12]
 8001ff4:	e006      	b.n	8002004 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001ff8:	68da      	ldr	r2, [r3, #12]
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	4929      	ldr	r1, [pc, #164]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002000:	4013      	ands	r3, r2
 8002002:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d006      	beq.n	800201e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002010:	4b24      	ldr	r3, [pc, #144]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	4923      	ldr	r1, [pc, #140]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	4313      	orrs	r3, r2
 800201a:	604b      	str	r3, [r1, #4]
 800201c:	e006      	b.n	800202c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800201e:	4b21      	ldr	r3, [pc, #132]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	43db      	mvns	r3, r3
 8002026:	491f      	ldr	r1, [pc, #124]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002028:	4013      	ands	r3, r2
 800202a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d006      	beq.n	8002046 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002038:	4b1a      	ldr	r3, [pc, #104]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4919      	ldr	r1, [pc, #100]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	4313      	orrs	r3, r2
 8002042:	600b      	str	r3, [r1, #0]
 8002044:	e006      	b.n	8002054 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002046:	4b17      	ldr	r3, [pc, #92]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	43db      	mvns	r3, r3
 800204e:	4915      	ldr	r1, [pc, #84]	; (80020a4 <HAL_GPIO_Init+0x2f0>)
 8002050:	4013      	ands	r3, r2
 8002052:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002056:	3301      	adds	r3, #1
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002060:	fa22 f303 	lsr.w	r3, r2, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	f47f aeaf 	bne.w	8001dc8 <HAL_GPIO_Init+0x14>
  }
}
 800206a:	bf00      	nop
 800206c:	bf00      	nop
 800206e:	372c      	adds	r7, #44	; 0x2c
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	10320000 	.word	0x10320000
 800207c:	10310000 	.word	0x10310000
 8002080:	10220000 	.word	0x10220000
 8002084:	10210000 	.word	0x10210000
 8002088:	10120000 	.word	0x10120000
 800208c:	10110000 	.word	0x10110000
 8002090:	40021000 	.word	0x40021000
 8002094:	40010000 	.word	0x40010000
 8002098:	40010800 	.word	0x40010800
 800209c:	40010c00 	.word	0x40010c00
 80020a0:	40011000 	.word	0x40011000
 80020a4:	40010400 	.word	0x40010400

080020a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	887b      	ldrh	r3, [r7, #2]
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d002      	beq.n	80020c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
 80020c4:	e001      	b.n	80020ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr

080020d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	460b      	mov	r3, r1
 80020e0:	807b      	strh	r3, [r7, #2]
 80020e2:	4613      	mov	r3, r2
 80020e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020e6:	787b      	ldrb	r3, [r7, #1]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d003      	beq.n	80020f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020ec:	887a      	ldrh	r2, [r7, #2]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020f2:	e003      	b.n	80020fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020f4:	887b      	ldrh	r3, [r7, #2]
 80020f6:	041a      	lsls	r2, r3, #16
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	611a      	str	r2, [r3, #16]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002106:	b480      	push	{r7}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	460b      	mov	r3, r1
 8002110:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002118:	887a      	ldrh	r2, [r7, #2]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4013      	ands	r3, r2
 800211e:	041a      	lsls	r2, r3, #16
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	43d9      	mvns	r1, r3
 8002124:	887b      	ldrh	r3, [r7, #2]
 8002126:	400b      	ands	r3, r1
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	611a      	str	r2, [r3, #16]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr

08002138 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e26c      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	f000 8087 	beq.w	8002266 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002158:	4b92      	ldr	r3, [pc, #584]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f003 030c 	and.w	r3, r3, #12
 8002160:	2b04      	cmp	r3, #4
 8002162:	d00c      	beq.n	800217e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002164:	4b8f      	ldr	r3, [pc, #572]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 030c 	and.w	r3, r3, #12
 800216c:	2b08      	cmp	r3, #8
 800216e:	d112      	bne.n	8002196 <HAL_RCC_OscConfig+0x5e>
 8002170:	4b8c      	ldr	r3, [pc, #560]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800217c:	d10b      	bne.n	8002196 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800217e:	4b89      	ldr	r3, [pc, #548]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d06c      	beq.n	8002264 <HAL_RCC_OscConfig+0x12c>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d168      	bne.n	8002264 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e246      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800219e:	d106      	bne.n	80021ae <HAL_RCC_OscConfig+0x76>
 80021a0:	4b80      	ldr	r3, [pc, #512]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a7f      	ldr	r2, [pc, #508]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	e02e      	b.n	800220c <HAL_RCC_OscConfig+0xd4>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d10c      	bne.n	80021d0 <HAL_RCC_OscConfig+0x98>
 80021b6:	4b7b      	ldr	r3, [pc, #492]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a7a      	ldr	r2, [pc, #488]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c0:	6013      	str	r3, [r2, #0]
 80021c2:	4b78      	ldr	r3, [pc, #480]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a77      	ldr	r2, [pc, #476]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	e01d      	b.n	800220c <HAL_RCC_OscConfig+0xd4>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0xbc>
 80021da:	4b72      	ldr	r3, [pc, #456]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a71      	ldr	r2, [pc, #452]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b6f      	ldr	r3, [pc, #444]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a6e      	ldr	r2, [pc, #440]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e00b      	b.n	800220c <HAL_RCC_OscConfig+0xd4>
 80021f4:	4b6b      	ldr	r3, [pc, #428]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a6a      	ldr	r2, [pc, #424]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80021fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	4b68      	ldr	r3, [pc, #416]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a67      	ldr	r2, [pc, #412]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800220a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7ff fcb6 	bl	8001b84 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221c:	f7ff fcb2 	bl	8001b84 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	; 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e1fa      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222e:	4b5d      	ldr	r3, [pc, #372]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0xe4>
 800223a:	e014      	b.n	8002266 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7ff fca2 	bl	8001b84 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002244:	f7ff fc9e 	bl	8001b84 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	; 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e1e6      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002256:	4b53      	ldr	r3, [pc, #332]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0x10c>
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d063      	beq.n	800233a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002272:	4b4c      	ldr	r3, [pc, #304]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800227e:	4b49      	ldr	r3, [pc, #292]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f003 030c 	and.w	r3, r3, #12
 8002286:	2b08      	cmp	r3, #8
 8002288:	d11c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x18c>
 800228a:	4b46      	ldr	r3, [pc, #280]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d116      	bne.n	80022c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002296:	4b43      	ldr	r3, [pc, #268]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d005      	beq.n	80022ae <HAL_RCC_OscConfig+0x176>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e1ba      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ae:	4b3d      	ldr	r3, [pc, #244]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4939      	ldr	r1, [pc, #228]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c2:	e03a      	b.n	800233a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d020      	beq.n	800230e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022cc:	4b36      	ldr	r3, [pc, #216]	; (80023a8 <HAL_RCC_OscConfig+0x270>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d2:	f7ff fc57 	bl	8001b84 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022da:	f7ff fc53 	bl	8001b84 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e19b      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ec:	4b2d      	ldr	r3, [pc, #180]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f8:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4927      	ldr	r1, [pc, #156]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	e015      	b.n	800233a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800230e:	4b26      	ldr	r3, [pc, #152]	; (80023a8 <HAL_RCC_OscConfig+0x270>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7ff fc36 	bl	8001b84 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231c:	f7ff fc32 	bl	8001b84 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e17a      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d03a      	beq.n	80023bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d019      	beq.n	8002382 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234e:	4b17      	ldr	r3, [pc, #92]	; (80023ac <HAL_RCC_OscConfig+0x274>)
 8002350:	2201      	movs	r2, #1
 8002352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002354:	f7ff fc16 	bl	8001b84 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235c:	f7ff fc12 	bl	8001b84 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e15a      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236e:	4b0d      	ldr	r3, [pc, #52]	; (80023a4 <HAL_RCC_OscConfig+0x26c>)
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800237a:	2001      	movs	r0, #1
 800237c:	f000 fa9a 	bl	80028b4 <RCC_Delay>
 8002380:	e01c      	b.n	80023bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <HAL_RCC_OscConfig+0x274>)
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002388:	f7ff fbfc 	bl	8001b84 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800238e:	e00f      	b.n	80023b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002390:	f7ff fbf8 	bl	8001b84 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d908      	bls.n	80023b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e140      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
 80023a2:	bf00      	nop
 80023a4:	40021000 	.word	0x40021000
 80023a8:	42420000 	.word	0x42420000
 80023ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b0:	4b9e      	ldr	r3, [pc, #632]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80023b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1e9      	bne.n	8002390 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80a6 	beq.w	8002516 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ca:	2300      	movs	r3, #0
 80023cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ce:	4b97      	ldr	r3, [pc, #604]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10d      	bne.n	80023f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023da:	4b94      	ldr	r3, [pc, #592]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	4a93      	ldr	r2, [pc, #588]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80023e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e4:	61d3      	str	r3, [r2, #28]
 80023e6:	4b91      	ldr	r3, [pc, #580]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ee:	60bb      	str	r3, [r7, #8]
 80023f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023f2:	2301      	movs	r3, #1
 80023f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f6:	4b8e      	ldr	r3, [pc, #568]	; (8002630 <HAL_RCC_OscConfig+0x4f8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d118      	bne.n	8002434 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002402:	4b8b      	ldr	r3, [pc, #556]	; (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a8a      	ldr	r2, [pc, #552]	; (8002630 <HAL_RCC_OscConfig+0x4f8>)
 8002408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800240e:	f7ff fbb9 	bl	8001b84 <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002416:	f7ff fbb5 	bl	8001b84 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b64      	cmp	r3, #100	; 0x64
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e0fd      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002428:	4b81      	ldr	r3, [pc, #516]	; (8002630 <HAL_RCC_OscConfig+0x4f8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d106      	bne.n	800244a <HAL_RCC_OscConfig+0x312>
 800243c:	4b7b      	ldr	r3, [pc, #492]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	4a7a      	ldr	r2, [pc, #488]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	6213      	str	r3, [r2, #32]
 8002448:	e02d      	b.n	80024a6 <HAL_RCC_OscConfig+0x36e>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10c      	bne.n	800246c <HAL_RCC_OscConfig+0x334>
 8002452:	4b76      	ldr	r3, [pc, #472]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	4a75      	ldr	r2, [pc, #468]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002458:	f023 0301 	bic.w	r3, r3, #1
 800245c:	6213      	str	r3, [r2, #32]
 800245e:	4b73      	ldr	r3, [pc, #460]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4a72      	ldr	r2, [pc, #456]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002464:	f023 0304 	bic.w	r3, r3, #4
 8002468:	6213      	str	r3, [r2, #32]
 800246a:	e01c      	b.n	80024a6 <HAL_RCC_OscConfig+0x36e>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b05      	cmp	r3, #5
 8002472:	d10c      	bne.n	800248e <HAL_RCC_OscConfig+0x356>
 8002474:	4b6d      	ldr	r3, [pc, #436]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	4a6c      	ldr	r2, [pc, #432]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800247a:	f043 0304 	orr.w	r3, r3, #4
 800247e:	6213      	str	r3, [r2, #32]
 8002480:	4b6a      	ldr	r3, [pc, #424]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	4a69      	ldr	r2, [pc, #420]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002486:	f043 0301 	orr.w	r3, r3, #1
 800248a:	6213      	str	r3, [r2, #32]
 800248c:	e00b      	b.n	80024a6 <HAL_RCC_OscConfig+0x36e>
 800248e:	4b67      	ldr	r3, [pc, #412]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	4a66      	ldr	r2, [pc, #408]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002494:	f023 0301 	bic.w	r3, r3, #1
 8002498:	6213      	str	r3, [r2, #32]
 800249a:	4b64      	ldr	r3, [pc, #400]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	4a63      	ldr	r2, [pc, #396]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80024a0:	f023 0304 	bic.w	r3, r3, #4
 80024a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d015      	beq.n	80024da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ae:	f7ff fb69 	bl	8001b84 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b4:	e00a      	b.n	80024cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024b6:	f7ff fb65 	bl	8001b84 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e0ab      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024cc:	4b57      	ldr	r3, [pc, #348]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0ee      	beq.n	80024b6 <HAL_RCC_OscConfig+0x37e>
 80024d8:	e014      	b.n	8002504 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024da:	f7ff fb53 	bl	8001b84 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e0:	e00a      	b.n	80024f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e2:	f7ff fb4f 	bl	8001b84 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e095      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f8:	4b4c      	ldr	r3, [pc, #304]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1ee      	bne.n	80024e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002504:	7dfb      	ldrb	r3, [r7, #23]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d105      	bne.n	8002516 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800250a:	4b48      	ldr	r3, [pc, #288]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800250c:	69db      	ldr	r3, [r3, #28]
 800250e:	4a47      	ldr	r2, [pc, #284]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002510:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002514:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 8081 	beq.w	8002622 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002520:	4b42      	ldr	r3, [pc, #264]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	2b08      	cmp	r3, #8
 800252a:	d061      	beq.n	80025f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	2b02      	cmp	r3, #2
 8002532:	d146      	bne.n	80025c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002534:	4b3f      	ldr	r3, [pc, #252]	; (8002634 <HAL_RCC_OscConfig+0x4fc>)
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7ff fb23 	bl	8001b84 <HAL_GetTick>
 800253e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002542:	f7ff fb1f 	bl	8001b84 <HAL_GetTick>
 8002546:	4602      	mov	r2, r0
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e067      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002554:	4b35      	ldr	r3, [pc, #212]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1f0      	bne.n	8002542 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002568:	d108      	bne.n	800257c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800256a:	4b30      	ldr	r3, [pc, #192]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	492d      	ldr	r1, [pc, #180]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002578:	4313      	orrs	r3, r2
 800257a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800257c:	4b2b      	ldr	r3, [pc, #172]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a19      	ldr	r1, [r3, #32]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	430b      	orrs	r3, r1
 800258e:	4927      	ldr	r1, [pc, #156]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 8002590:	4313      	orrs	r3, r2
 8002592:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002594:	4b27      	ldr	r3, [pc, #156]	; (8002634 <HAL_RCC_OscConfig+0x4fc>)
 8002596:	2201      	movs	r2, #1
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259a:	f7ff faf3 	bl	8001b84 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a2:	f7ff faef 	bl	8001b84 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e037      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025b4:	4b1d      	ldr	r3, [pc, #116]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0f0      	beq.n	80025a2 <HAL_RCC_OscConfig+0x46a>
 80025c0:	e02f      	b.n	8002622 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c2:	4b1c      	ldr	r3, [pc, #112]	; (8002634 <HAL_RCC_OscConfig+0x4fc>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff fadc 	bl	8001b84 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d0:	f7ff fad8 	bl	8001b84 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e020      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e2:	4b12      	ldr	r3, [pc, #72]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x498>
 80025ee:	e018      	b.n	8002622 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e013      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <HAL_RCC_OscConfig+0x4f4>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	429a      	cmp	r2, r3
 800260e:	d106      	bne.n	800261e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261a:	429a      	cmp	r2, r3
 800261c:	d001      	beq.n	8002622 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	40007000 	.word	0x40007000
 8002634:	42420060 	.word	0x42420060

08002638 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0d0      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800264c:	4b6a      	ldr	r3, [pc, #424]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d910      	bls.n	800267c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265a:	4b67      	ldr	r3, [pc, #412]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 0207 	bic.w	r2, r3, #7
 8002662:	4965      	ldr	r1, [pc, #404]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	4313      	orrs	r3, r2
 8002668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	4b63      	ldr	r3, [pc, #396]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0b8      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d020      	beq.n	80026ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002694:	4b59      	ldr	r3, [pc, #356]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4a58      	ldr	r2, [pc, #352]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 800269a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800269e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026ac:	4b53      	ldr	r3, [pc, #332]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4a52      	ldr	r2, [pc, #328]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b8:	4b50      	ldr	r3, [pc, #320]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	494d      	ldr	r1, [pc, #308]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d040      	beq.n	8002758 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d107      	bne.n	80026ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026de:	4b47      	ldr	r3, [pc, #284]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d115      	bne.n	8002716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e07f      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d107      	bne.n	8002706 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f6:	4b41      	ldr	r3, [pc, #260]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d109      	bne.n	8002716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e073      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002706:	4b3d      	ldr	r3, [pc, #244]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e06b      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002716:	4b39      	ldr	r3, [pc, #228]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f023 0203 	bic.w	r2, r3, #3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	4936      	ldr	r1, [pc, #216]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	4313      	orrs	r3, r2
 8002726:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002728:	f7ff fa2c 	bl	8001b84 <HAL_GetTick>
 800272c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800272e:	e00a      	b.n	8002746 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002730:	f7ff fa28 	bl	8001b84 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	f241 3288 	movw	r2, #5000	; 0x1388
 800273e:	4293      	cmp	r3, r2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e053      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002746:	4b2d      	ldr	r3, [pc, #180]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f003 020c 	and.w	r2, r3, #12
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	429a      	cmp	r2, r3
 8002756:	d1eb      	bne.n	8002730 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002758:	4b27      	ldr	r3, [pc, #156]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d210      	bcs.n	8002788 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002766:	4b24      	ldr	r3, [pc, #144]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f023 0207 	bic.w	r2, r3, #7
 800276e:	4922      	ldr	r1, [pc, #136]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	4313      	orrs	r3, r2
 8002774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002776:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d001      	beq.n	8002788 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e032      	b.n	80027ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d008      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002794:	4b19      	ldr	r3, [pc, #100]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4916      	ldr	r1, [pc, #88]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d009      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027b2:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	490e      	ldr	r1, [pc, #56]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027c6:	f000 f821 	bl	800280c <HAL_RCC_GetSysClockFreq>
 80027ca:	4602      	mov	r2, r0
 80027cc:	4b0b      	ldr	r3, [pc, #44]	; (80027fc <HAL_RCC_ClockConfig+0x1c4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	091b      	lsrs	r3, r3, #4
 80027d2:	f003 030f 	and.w	r3, r3, #15
 80027d6:	490a      	ldr	r1, [pc, #40]	; (8002800 <HAL_RCC_ClockConfig+0x1c8>)
 80027d8:	5ccb      	ldrb	r3, [r1, r3]
 80027da:	fa22 f303 	lsr.w	r3, r2, r3
 80027de:	4a09      	ldr	r2, [pc, #36]	; (8002804 <HAL_RCC_ClockConfig+0x1cc>)
 80027e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_RCC_ClockConfig+0x1d0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff f98a 	bl	8001b00 <HAL_InitTick>

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40022000 	.word	0x40022000
 80027fc:	40021000 	.word	0x40021000
 8002800:	08003260 	.word	0x08003260
 8002804:	20000068 	.word	0x20000068
 8002808:	2000006c 	.word	0x2000006c

0800280c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800280c:	b480      	push	{r7}
 800280e:	b087      	sub	sp, #28
 8002810:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	2300      	movs	r3, #0
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002826:	4b1e      	ldr	r3, [pc, #120]	; (80028a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	2b04      	cmp	r3, #4
 8002834:	d002      	beq.n	800283c <HAL_RCC_GetSysClockFreq+0x30>
 8002836:	2b08      	cmp	r3, #8
 8002838:	d003      	beq.n	8002842 <HAL_RCC_GetSysClockFreq+0x36>
 800283a:	e027      	b.n	800288c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800283c:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800283e:	613b      	str	r3, [r7, #16]
      break;
 8002840:	e027      	b.n	8002892 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	0c9b      	lsrs	r3, r3, #18
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800284c:	5cd3      	ldrb	r3, [r2, r3]
 800284e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d010      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800285a:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	0c5b      	lsrs	r3, r3, #17
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	4a11      	ldr	r2, [pc, #68]	; (80028ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002866:	5cd3      	ldrb	r3, [r2, r3]
 8002868:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a0d      	ldr	r2, [pc, #52]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800286e:	fb02 f203 	mul.w	r2, r2, r3
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	fbb2 f3f3 	udiv	r3, r2, r3
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	e004      	b.n	8002886 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002880:	fb02 f303 	mul.w	r3, r2, r3
 8002884:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	613b      	str	r3, [r7, #16]
      break;
 800288a:	e002      	b.n	8002892 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800288c:	4b05      	ldr	r3, [pc, #20]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800288e:	613b      	str	r3, [r7, #16]
      break;
 8002890:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002892:	693b      	ldr	r3, [r7, #16]
}
 8002894:	4618      	mov	r0, r3
 8002896:	371c      	adds	r7, #28
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000
 80028a4:	007a1200 	.word	0x007a1200
 80028a8:	08003270 	.word	0x08003270
 80028ac:	08003280 	.word	0x08003280
 80028b0:	003d0900 	.word	0x003d0900

080028b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <RCC_Delay+0x34>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0a      	ldr	r2, [pc, #40]	; (80028ec <RCC_Delay+0x38>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	0a5b      	lsrs	r3, r3, #9
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	fb02 f303 	mul.w	r3, r2, r3
 80028ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028d0:	bf00      	nop
  }
  while (Delay --);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	1e5a      	subs	r2, r3, #1
 80028d6:	60fa      	str	r2, [r7, #12]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f9      	bne.n	80028d0 <RCC_Delay+0x1c>
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	20000068 	.word	0x20000068
 80028ec:	10624dd3 	.word	0x10624dd3

080028f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e041      	b.n	8002986 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d106      	bne.n	800291c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7ff f80a 	bl	8001930 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2202      	movs	r2, #2
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3304      	adds	r3, #4
 800292c:	4619      	mov	r1, r3
 800292e:	4610      	mov	r0, r2
 8002930:	f000 fa56 	bl	8002de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d001      	beq.n	80029a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e035      	b.n	8002a14 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a16      	ldr	r2, [pc, #88]	; (8002a20 <HAL_TIM_Base_Start_IT+0x90>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d009      	beq.n	80029de <HAL_TIM_Base_Start_IT+0x4e>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d2:	d004      	beq.n	80029de <HAL_TIM_Base_Start_IT+0x4e>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <HAL_TIM_Base_Start_IT+0x94>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d111      	bne.n	8002a02 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b06      	cmp	r3, #6
 80029ee:	d010      	beq.n	8002a12 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a00:	e007      	b.n	8002a12 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0201 	orr.w	r2, r2, #1
 8002a10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40012c00 	.word	0x40012c00
 8002a24:	40000400 	.word	0x40000400

08002a28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d020      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01b      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0202 	mvn.w	r2, #2
 8002a5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f998 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002a78:	e005      	b.n	8002a86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f98b 	bl	8002d96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f99a 	bl	8002dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d020      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d01b      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f06f 0204 	mvn.w	r2, #4
 8002aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2202      	movs	r2, #2
 8002aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f972 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002ac4:	e005      	b.n	8002ad2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f965 	bl	8002d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f974 	bl	8002dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f003 0308 	and.w	r3, r3, #8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d020      	beq.n	8002b24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d01b      	beq.n	8002b24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0208 	mvn.w	r2, #8
 8002af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2204      	movs	r2, #4
 8002afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f94c 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002b10:	e005      	b.n	8002b1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f93f 	bl	8002d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 f94e 	bl	8002dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d020      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f003 0310 	and.w	r3, r3, #16
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d01b      	beq.n	8002b70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f06f 0210 	mvn.w	r2, #16
 8002b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2208      	movs	r2, #8
 8002b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f926 	bl	8002da8 <HAL_TIM_IC_CaptureCallback>
 8002b5c:	e005      	b.n	8002b6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f919 	bl	8002d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f928 	bl	8002dba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00c      	beq.n	8002b94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d007      	beq.n	8002b94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0201 	mvn.w	r2, #1
 8002b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7fe fb98 	bl	80012c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00c      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fa6f 	bl	8003096 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00c      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d007      	beq.n	8002bdc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f8f8 	bl	8002dcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00c      	beq.n	8002c00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f003 0320 	and.w	r3, r3, #32
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d007      	beq.n	8002c00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f06f 0220 	mvn.w	r2, #32
 8002bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 fa42 	bl	8003084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_TIM_ConfigClockSource+0x1c>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e0b4      	b.n	8002d8e <HAL_TIM_ConfigClockSource+0x186>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c5c:	d03e      	beq.n	8002cdc <HAL_TIM_ConfigClockSource+0xd4>
 8002c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c62:	f200 8087 	bhi.w	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c6a:	f000 8086 	beq.w	8002d7a <HAL_TIM_ConfigClockSource+0x172>
 8002c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c72:	d87f      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c74:	2b70      	cmp	r3, #112	; 0x70
 8002c76:	d01a      	beq.n	8002cae <HAL_TIM_ConfigClockSource+0xa6>
 8002c78:	2b70      	cmp	r3, #112	; 0x70
 8002c7a:	d87b      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c7c:	2b60      	cmp	r3, #96	; 0x60
 8002c7e:	d050      	beq.n	8002d22 <HAL_TIM_ConfigClockSource+0x11a>
 8002c80:	2b60      	cmp	r3, #96	; 0x60
 8002c82:	d877      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c84:	2b50      	cmp	r3, #80	; 0x50
 8002c86:	d03c      	beq.n	8002d02 <HAL_TIM_ConfigClockSource+0xfa>
 8002c88:	2b50      	cmp	r3, #80	; 0x50
 8002c8a:	d873      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c8c:	2b40      	cmp	r3, #64	; 0x40
 8002c8e:	d058      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0x13a>
 8002c90:	2b40      	cmp	r3, #64	; 0x40
 8002c92:	d86f      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c94:	2b30      	cmp	r3, #48	; 0x30
 8002c96:	d064      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x15a>
 8002c98:	2b30      	cmp	r3, #48	; 0x30
 8002c9a:	d86b      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002c9c:	2b20      	cmp	r3, #32
 8002c9e:	d060      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x15a>
 8002ca0:	2b20      	cmp	r3, #32
 8002ca2:	d867      	bhi.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d05c      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x15a>
 8002ca8:	2b10      	cmp	r3, #16
 8002caa:	d05a      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x15a>
 8002cac:	e062      	b.n	8002d74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6818      	ldr	r0, [r3, #0]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f000 f96a 	bl	8002f96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002cd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	609a      	str	r2, [r3, #8]
      break;
 8002cda:	e04f      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6899      	ldr	r1, [r3, #8]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f000 f953 	bl	8002f96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689a      	ldr	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cfe:	609a      	str	r2, [r3, #8]
      break;
 8002d00:	e03c      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f000 f8ca 	bl	8002ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2150      	movs	r1, #80	; 0x50
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 f921 	bl	8002f62 <TIM_ITRx_SetConfig>
      break;
 8002d20:	e02c      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	6859      	ldr	r1, [r3, #4]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f000 f8e8 	bl	8002f04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2160      	movs	r1, #96	; 0x60
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 f911 	bl	8002f62 <TIM_ITRx_SetConfig>
      break;
 8002d40:	e01c      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	6859      	ldr	r1, [r3, #4]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f000 f8aa 	bl	8002ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2140      	movs	r1, #64	; 0x40
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f901 	bl	8002f62 <TIM_ITRx_SetConfig>
      break;
 8002d60:	e00c      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	f000 f8f8 	bl	8002f62 <TIM_ITRx_SetConfig>
      break;
 8002d72:	e003      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	73fb      	strb	r3, [r7, #15]
      break;
 8002d78:	e000      	b.n	8002d7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr

08002dba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr

08002dcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
	...

08002de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a2b      	ldr	r2, [pc, #172]	; (8002ea0 <TIM_Base_SetConfig+0xc0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d007      	beq.n	8002e08 <TIM_Base_SetConfig+0x28>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dfe:	d003      	beq.n	8002e08 <TIM_Base_SetConfig+0x28>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a28      	ldr	r2, [pc, #160]	; (8002ea4 <TIM_Base_SetConfig+0xc4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d108      	bne.n	8002e1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a20      	ldr	r2, [pc, #128]	; (8002ea0 <TIM_Base_SetConfig+0xc0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d007      	beq.n	8002e32 <TIM_Base_SetConfig+0x52>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d003      	beq.n	8002e32 <TIM_Base_SetConfig+0x52>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a1d      	ldr	r2, [pc, #116]	; (8002ea4 <TIM_Base_SetConfig+0xc4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d108      	bne.n	8002e44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a0d      	ldr	r2, [pc, #52]	; (8002ea0 <TIM_Base_SetConfig+0xc0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d103      	bne.n	8002e78 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	f023 0201 	bic.w	r2, r3, #1
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	611a      	str	r2, [r3, #16]
  }
}
 8002e96:	bf00      	nop
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	40012c00 	.word	0x40012c00
 8002ea4:	40000400 	.word	0x40000400

08002ea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	f023 0201 	bic.w	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f023 030a 	bic.w	r3, r3, #10
 8002ee4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	621a      	str	r2, [r3, #32]
}
 8002efa:	bf00      	nop
 8002efc:	371c      	adds	r7, #28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	f023 0210 	bic.w	r2, r3, #16
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	031b      	lsls	r3, r3, #12
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	621a      	str	r2, [r3, #32]
}
 8002f58:	bf00      	nop
 8002f5a:	371c      	adds	r7, #28
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bc80      	pop	{r7}
 8002f60:	4770      	bx	lr

08002f62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f62:	b480      	push	{r7}
 8002f64:	b085      	sub	sp, #20
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
 8002f6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	f043 0307 	orr.w	r3, r3, #7
 8002f84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	609a      	str	r2, [r3, #8]
}
 8002f8c:	bf00      	nop
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bc80      	pop	{r7}
 8002f94:	4770      	bx	lr

08002f96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b087      	sub	sp, #28
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	607a      	str	r2, [r7, #4]
 8002fa2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	021a      	lsls	r2, r3, #8
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	609a      	str	r2, [r3, #8]
}
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e041      	b.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003012:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a14      	ldr	r2, [pc, #80]	; (800307c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d009      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003038:	d004      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a10      	ldr	r2, [pc, #64]	; (8003080 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d10c      	bne.n	800305e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800304a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4313      	orrs	r3, r2
 8003054:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	bc80      	pop	{r7}
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40012c00 	.word	0x40012c00
 8003080:	40000400 	.word	0x40000400

08003084 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr

08003096 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr

080030a8 <__libc_init_array>:
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	2600      	movs	r6, #0
 80030ac:	4d0c      	ldr	r5, [pc, #48]	; (80030e0 <__libc_init_array+0x38>)
 80030ae:	4c0d      	ldr	r4, [pc, #52]	; (80030e4 <__libc_init_array+0x3c>)
 80030b0:	1b64      	subs	r4, r4, r5
 80030b2:	10a4      	asrs	r4, r4, #2
 80030b4:	42a6      	cmp	r6, r4
 80030b6:	d109      	bne.n	80030cc <__libc_init_array+0x24>
 80030b8:	f000 f8a2 	bl	8003200 <_init>
 80030bc:	2600      	movs	r6, #0
 80030be:	4d0a      	ldr	r5, [pc, #40]	; (80030e8 <__libc_init_array+0x40>)
 80030c0:	4c0a      	ldr	r4, [pc, #40]	; (80030ec <__libc_init_array+0x44>)
 80030c2:	1b64      	subs	r4, r4, r5
 80030c4:	10a4      	asrs	r4, r4, #2
 80030c6:	42a6      	cmp	r6, r4
 80030c8:	d105      	bne.n	80030d6 <__libc_init_array+0x2e>
 80030ca:	bd70      	pop	{r4, r5, r6, pc}
 80030cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d0:	4798      	blx	r3
 80030d2:	3601      	adds	r6, #1
 80030d4:	e7ee      	b.n	80030b4 <__libc_init_array+0xc>
 80030d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80030da:	4798      	blx	r3
 80030dc:	3601      	adds	r6, #1
 80030de:	e7f2      	b.n	80030c6 <__libc_init_array+0x1e>
 80030e0:	08003284 	.word	0x08003284
 80030e4:	08003284 	.word	0x08003284
 80030e8:	08003284 	.word	0x08003284
 80030ec:	08003288 	.word	0x08003288

080030f0 <memset>:
 80030f0:	4603      	mov	r3, r0
 80030f2:	4402      	add	r2, r0
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d100      	bne.n	80030fa <memset+0xa>
 80030f8:	4770      	bx	lr
 80030fa:	f803 1b01 	strb.w	r1, [r3], #1
 80030fe:	e7f9      	b.n	80030f4 <memset+0x4>

08003100 <ceil>:
 8003100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003104:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8003108:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800310c:	2e13      	cmp	r6, #19
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4607      	mov	r7, r0
 8003114:	460c      	mov	r4, r1
 8003116:	4605      	mov	r5, r0
 8003118:	dc31      	bgt.n	800317e <ceil+0x7e>
 800311a:	2e00      	cmp	r6, #0
 800311c:	da12      	bge.n	8003144 <ceil+0x44>
 800311e:	a334      	add	r3, pc, #208	; (adr r3, 80031f0 <ceil+0xf0>)
 8003120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003124:	f7fd f944 	bl	80003b0 <__adddf3>
 8003128:	2200      	movs	r2, #0
 800312a:	2300      	movs	r3, #0
 800312c:	f7fd fb74 	bl	8000818 <__aeabi_dcmpgt>
 8003130:	b128      	cbz	r0, 800313e <ceil+0x3e>
 8003132:	2c00      	cmp	r4, #0
 8003134:	db56      	blt.n	80031e4 <ceil+0xe4>
 8003136:	433c      	orrs	r4, r7
 8003138:	d058      	beq.n	80031ec <ceil+0xec>
 800313a:	2500      	movs	r5, #0
 800313c:	4c2e      	ldr	r4, [pc, #184]	; (80031f8 <ceil+0xf8>)
 800313e:	4623      	mov	r3, r4
 8003140:	462f      	mov	r7, r5
 8003142:	e025      	b.n	8003190 <ceil+0x90>
 8003144:	4a2d      	ldr	r2, [pc, #180]	; (80031fc <ceil+0xfc>)
 8003146:	fa42 f806 	asr.w	r8, r2, r6
 800314a:	ea01 0208 	and.w	r2, r1, r8
 800314e:	4302      	orrs	r2, r0
 8003150:	d01e      	beq.n	8003190 <ceil+0x90>
 8003152:	a327      	add	r3, pc, #156	; (adr r3, 80031f0 <ceil+0xf0>)
 8003154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003158:	f7fd f92a 	bl	80003b0 <__adddf3>
 800315c:	2200      	movs	r2, #0
 800315e:	2300      	movs	r3, #0
 8003160:	f7fd fb5a 	bl	8000818 <__aeabi_dcmpgt>
 8003164:	2800      	cmp	r0, #0
 8003166:	d0ea      	beq.n	800313e <ceil+0x3e>
 8003168:	2c00      	cmp	r4, #0
 800316a:	bfc2      	ittt	gt
 800316c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8003170:	fa43 f606 	asrgt.w	r6, r3, r6
 8003174:	19a4      	addgt	r4, r4, r6
 8003176:	2500      	movs	r5, #0
 8003178:	ea24 0408 	bic.w	r4, r4, r8
 800317c:	e7df      	b.n	800313e <ceil+0x3e>
 800317e:	2e33      	cmp	r6, #51	; 0x33
 8003180:	dd0a      	ble.n	8003198 <ceil+0x98>
 8003182:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003186:	d103      	bne.n	8003190 <ceil+0x90>
 8003188:	f7fd f912 	bl	80003b0 <__adddf3>
 800318c:	4607      	mov	r7, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4638      	mov	r0, r7
 8003192:	4619      	mov	r1, r3
 8003194:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003198:	f04f 32ff 	mov.w	r2, #4294967295
 800319c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80031a0:	fa22 f808 	lsr.w	r8, r2, r8
 80031a4:	ea18 0f00 	tst.w	r8, r0
 80031a8:	d0f2      	beq.n	8003190 <ceil+0x90>
 80031aa:	a311      	add	r3, pc, #68	; (adr r3, 80031f0 <ceil+0xf0>)
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f7fd f8fe 	bl	80003b0 <__adddf3>
 80031b4:	2200      	movs	r2, #0
 80031b6:	2300      	movs	r3, #0
 80031b8:	f7fd fb2e 	bl	8000818 <__aeabi_dcmpgt>
 80031bc:	2800      	cmp	r0, #0
 80031be:	d0be      	beq.n	800313e <ceil+0x3e>
 80031c0:	2c00      	cmp	r4, #0
 80031c2:	dd02      	ble.n	80031ca <ceil+0xca>
 80031c4:	2e14      	cmp	r6, #20
 80031c6:	d103      	bne.n	80031d0 <ceil+0xd0>
 80031c8:	3401      	adds	r4, #1
 80031ca:	ea25 0508 	bic.w	r5, r5, r8
 80031ce:	e7b6      	b.n	800313e <ceil+0x3e>
 80031d0:	2301      	movs	r3, #1
 80031d2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80031d6:	fa03 f606 	lsl.w	r6, r3, r6
 80031da:	4435      	add	r5, r6
 80031dc:	42bd      	cmp	r5, r7
 80031de:	bf38      	it	cc
 80031e0:	18e4      	addcc	r4, r4, r3
 80031e2:	e7f2      	b.n	80031ca <ceil+0xca>
 80031e4:	2500      	movs	r5, #0
 80031e6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80031ea:	e7a8      	b.n	800313e <ceil+0x3e>
 80031ec:	4625      	mov	r5, r4
 80031ee:	e7a6      	b.n	800313e <ceil+0x3e>
 80031f0:	8800759c 	.word	0x8800759c
 80031f4:	7e37e43c 	.word	0x7e37e43c
 80031f8:	3ff00000 	.word	0x3ff00000
 80031fc:	000fffff 	.word	0x000fffff

08003200 <_init>:
 8003200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003202:	bf00      	nop
 8003204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003206:	bc08      	pop	{r3}
 8003208:	469e      	mov	lr, r3
 800320a:	4770      	bx	lr

0800320c <_fini>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	bf00      	nop
 8003210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003212:	bc08      	pop	{r3}
 8003214:	469e      	mov	lr, r3
 8003216:	4770      	bx	lr
