#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 13 14:02:42 2019
# Process ID: 1524
# Current directory: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/dvd_projects'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vitis/Vivado/custom_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vitis/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI_mini:1.5'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/Mini-IP' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/Mini-IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:myip:1.0'. The one found in IP location 'c:/Vitis/Vivado/custom_ip_repo/ip_repo/myip_1.0' will take precedence over the same IP in location c:/Users/nc1220/xilinx_workspace/ip_repo/myip_1.0
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 569.094 ; gain = 40.633
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/system_ACF_AXI_mini_0_0.dcp' for cell 'system_i/ACF_AXI_mini_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.dcp' for cell 'system_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/axis_subset_converter_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1.dcp' for cell 'system_i/v_tc_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_6/system_xbar_6.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.224970 which will be rounded to 0.225 to ensure it is an integer multiple of 1 picosecond [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:204]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1709.441 ; gain = 587.289
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1709.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

33 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1709.441 ; gain = 1140.348
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.441 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 231141ca9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.441 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 246 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277946ccd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Retarget created 266 cells and removed 606 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1accbbc04

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Constant propagation created 105 cells and removed 1285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 502 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f45c19bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1856 cells
INFO: [Opt 31-1021] In phase Sweep, 580 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 5528 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 1903 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG_inst to drive 72 load(s) on clock net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d82a1389

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             266  |             606  |                                            159  |
|  Constant propagation         |             105  |            1285  |                                            502  |
|  Sweep                        |               1  |            1856  |                                            580  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1879.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aec0d90a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1879.004 ; gain = 2.070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.067 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 2 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.829 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2375.230 ; gain = 496.227

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2375.230 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2375.230 ; gain = 665.789
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.230 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2375.230 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148e548b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2375.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3b66566

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20acf06aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 2.2 Global Placement Core
