

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed May 21 19:44:05 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.375 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |
    +---------+---------+----------+----------+------+-------+----------+
    |    99057|    99190|  0.495 ms|  0.496 ms|  9218|  99074|  dataflow|
    +---------+---------+----------+----------+------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval   |                 Pipeline                 |
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max  |                   Type                   |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s     |     9217|    99073|  46.085 us|   0.495 ms|  9217|  99073|                                        no|
        |relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_U0     |relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_s     |     2119|     2119|  10.595 us|  10.595 us|  2119|   2119|                                        no|
        |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s  |     2120|     2120|  10.600 us|  10.600 us|  2120|   2120|                                        no|
        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s    |      485|    18272|   2.425 us|  91.360 us|   485|  18272|                                        no|
        |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0   |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s   |       84|       84|   0.420 us|   0.420 us|    84|     84|                                        no|
        |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s              |       84|       84|   0.420 us|   0.420 us|    84|     84|                                        no|
        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0  |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s  |       83|       83|   0.415 us|   0.415 us|    83|     83|                                        no|
        |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12_U0  |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12_s  |        7|        7|  35.000 ns|  35.000 ns|     7|      7|                                        no|
        |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0             |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s             |        7|        7|  35.000 ns|  35.000 ns|     7|      7|                                        no|
        |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0      |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s      |        0|        0|       0 ns|       0 ns|     0|      0|                                        no|
        |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0       |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s       |      258|      259|   1.290 us|   1.295 us|   256|    256|  loop rewind stp(delay=0 clock cycles(s))|
        |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17_U0  |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17_s  |        1|        1|   5.000 ns|   5.000 ns|     1|      1|                                        no|
        |dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0       |dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s       |      162|      163|   0.810 us|   0.815 us|   160|    160|  loop rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |       56|     -|    1549|     746|    -|
|Instance         |        6|     0|   21785|  107481|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       62|     0|   23334|  108229|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     0|       5|      53|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_U0  |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s  |        0|   0|  13642|  87477|    0|
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_U0     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s     |        0|   0|    637|   1571|    0|
    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s    |        4|   0|   2432|   5033|    0|
    |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0       |dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s       |        2|   0|    845|   2895|    0|
    |dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0       |dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s       |        0|   0|    396|   1573|    0|
    |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0      |global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s      |        0|   0|      3|     38|    0|
    |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0  |pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s  |        0|   0|   1276|   3006|    0|
    |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0              |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s              |        0|   0|    693|   1476|    0|
    |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0             |pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s             |        0|   0|   1201|   2495|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0   |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s   |        0|   0|    125|    381|    0|
    |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12_U0  |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config12_s  |        0|   0|    233|    664|    0|
    |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17_U0  |relu_array_ap_fixed_32u_array_ap_ufixed_8_2_4_0_0_32u_relu_config17_s  |        0|   0|    228|    628|    0|
    |relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_U0     |relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config4_s     |        0|   0|     74|    244|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                   |                                                                       |        6|   0|  21785| 107481|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |layer10_out_U  |        0|   99|   0|    -|     4|  256|     1024|
    |layer12_out_U  |        0|   99|   0|    -|     4|  256|     1024|
    |layer13_out_U  |        0|   99|   0|    -|     1|  256|      256|
    |layer14_out_U  |        0|   99|   0|    -|     1|  256|      256|
    |layer15_out_U  |        0|   99|   0|    -|     1|  256|      256|
    |layer17_out_U  |        0|   99|   0|    -|     1|  256|      256|
    |layer2_out_U   |       14|  163|   0|    -|  2116|   64|   135424|
    |layer4_out_U   |       14|  163|   0|    -|  2116|   64|   135424|
    |layer5_out_U   |        4|  158|   0|    -|   121|   64|     7744|
    |layer6_out_U   |        8|  160|   0|    -|    81|  128|    10368|
    |layer8_out_U   |        8|  160|   0|    -|    81|  128|    10368|
    |layer9_out_U   |        8|  151|   0|    -|    16|  128|     2048|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |       56| 1549|   0|    0|  4543| 2112|   304448|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------+--------------+
|q_conv2d_batchnorm_5_input_TDATA   |   in|    8|        axis|  q_conv2d_batchnorm_5_input|       pointer|
|q_conv2d_batchnorm_5_input_TVALID  |   in|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|
|q_conv2d_batchnorm_5_input_TREADY  |  out|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|
|layer18_out_TDATA                  |  out|   40|        axis|                 layer18_out|       pointer|
|layer18_out_TVALID                 |  out|    1|        axis|                 layer18_out|       pointer|
|layer18_out_TREADY                 |   in|    1|        axis|                 layer18_out|       pointer|
|ap_clk                             |   in|    1|  ap_ctrl_hs|                   myproject|  return value|
|ap_rst_n                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                   myproject|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|
+-----------------------------------+-----+-----+------------+----------------------------+--------------+

