In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 2258 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *2257 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 195116 faults were added to fault list.
 0           74868  80856         1/0/0    53.69%      0.37
 0           21492  59362         3/0/0    66.00%      0.66
 0            7565  51794         5/0/0    70.33%      0.86
 0            6489  45305         5/0/0    74.05%      1.03
 0            4265  41030        11/0/0    76.49%      1.28
 0            4101  36919        18/0/2    78.85%      1.50
 0            2481  34426        28/0/2    80.27%      1.71
 0            3234  31180        37/0/3    82.13%      1.92
 0            2241  28912        49/0/3    83.43%      2.14
 0            2044  26844        63/0/3    84.61%      2.38
 0            1755  25072        75/0/3    85.62%      2.61
 0            1326  23722        92/0/3    86.39%      2.86
 0            1314  22379       113/0/3    87.16%      3.11
 0            1358  21000       129/0/3    87.95%      3.38
 0            1081  19896       147/0/4    88.58%      3.65
 0             988  18883       165/0/4    89.16%      3.88
 0             757  18100       181/0/4    89.61%      4.12
 0             474  17603       198/0/5    89.89%      4.35
 0             566  17009       217/0/5    90.23%      4.60
 0             378  16596       239/0/5    90.47%      4.90
 0             531  16035       259/0/5    90.79%      5.17
 0             474  15526       281/0/5    91.08%      5.45
 0             463  15017       314/0/8    91.37%      6.03
 0             352  14634       338/0/8    91.58%      6.31
 0             383  14210       367/0/8    91.83%      6.60
 0             378  13785       398/0/9    92.07%      6.85
 0             377  13286      481/0/10    92.35%      7.24
 0             210  13044      505/0/10    92.49%      7.64
 0             218  12794      527/0/10    92.63%      8.01
 0             190  12570      551/0/12    92.76%      8.37
 0             200  12333      577/0/12    92.89%      8.78
 0             210  12088      600/0/12    93.03%      9.17
 0             287  11763      627/0/12    93.22%      9.50
 0             267  11454      657/0/12    93.39%      9.86
 0             129  11287      684/0/12    93.49%     10.21
 0             215  11001      729/0/13    93.65%     10.53
 0             146  10637      864/0/29    93.85%     11.10
 0             149  10403      926/0/29    93.98%     11.53
 0             137  10154     1011/0/29    94.12%     11.96
 0              77   9857     1180/0/33    94.29%     12.61
 0             113   9704     1208/0/34    94.37%     13.04
 0              77   9585     1237/0/35    94.44%     13.51
 0              93   9453     1264/0/36    94.52%     13.96
 0             138   9274     1293/0/36    94.62%     14.27
 0              85   9151     1321/0/36    94.69%     14.58
 0             124   8974     1358/0/38    94.79%     14.88
 0              83   8847     1388/0/39    94.86%     15.23
 0              95   8712     1418/0/39    94.94%     15.55
 0              96   8570     1447/0/39    95.02%     15.88
 0              73   8458     1476/0/40    95.08%     16.19
 0              58   8312     1529/0/40    95.17%     16.83
 0              89   8178     1561/0/41    95.24%     17.30
 0              82   8053     1591/0/41    95.31%     17.73
 0              90   7914     1625/0/41    95.39%     18.24
 0              56   7802     1656/1/41    95.46%     18.73
 0              85   7664     1694/1/41    95.53%     19.11
 0              67   7556     1726/1/41    95.60%     19.51
 0              45   7465     1757/1/41    95.65%     19.88
 0              60   7354     1789/1/41    95.71%     20.30
 0             106   7185     1839/1/42    95.81%     20.86
 0              90   7045     1877/1/57    95.89%     21.40
 0              71   6914     1922/1/71    95.96%     22.00
 0              49   6809     1962/1/79    96.02%     22.54
 0              64   6609     2039/1/81    96.14%     23.00
 0              57   6488     2083/1/82    96.21%     23.43
 0              48   6392     2117/1/82    96.26%     23.92
 0              67   6275     2152/1/82    96.33%     24.33
 0              55   6167     2191/1/83    96.39%     24.83
 0              69   5983     2256/1/83    96.49%     25.68
 0              52   5879     2292/1/83    96.55%     26.29
 0              46   5494     2513/6/86    96.77%     27.93
 0             103   5340     2549/6/90    96.86%     28.58
 0              67   5219     2586/6/94    96.93%     29.23
 0              46   4583     2924/7/96    97.29%     31.76
 0              33   4499     2963/7/96    97.34%     31.93
 0              38   4406     2998/7/96    97.39%     32.22
 0              41   4313     3036/7/97    97.45%     32.64
 0              70    481    5620/7/101    99.69%     57.43
 0              41    407    5642/7/101    99.74%     57.67
 0              30    143    5798/7/103    99.89%     58.91
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT     165931
 Possibly detected                PT          0
 Undetectable                     UD      29009
 ATPG untestable                  AU         33
 Not detected                     ND        143
 -----------------------------------------------
 total faults                            195116
 test coverage                            99.89%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
