Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
Entity <CTRL_TELEGRAM_FILTER_SD1_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_sd1_vhdl> (Architecture <Behavioral>).
Entity <ctrl_telegram_filter_sd1_vhdl> analyzed. Unit <ctrl_telegram_filter_sd1_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_sd1_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:647 - Input <CLK> is never used.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <DISPL_COUNT> is never used.
WARNING:Xst:647 - Input <RESET> is never used.
WARNING:Xst:1306 - Output <T_CMPLT> is never assigned.
WARNING:Xst:1306 - Output <FILTER_BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <SEND_OUT> is never assigned.
WARNING:Xst:647 - Input <FILTER_ON> is never used.
WARNING:Xst:647 - Input <IN_NEXT_STATE> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
WARNING:Xst:647 - Input <BYTE_IN> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
Unit <ctrl_telegram_filter_sd1_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_sd1_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_sd1_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
ERROR:HDLParsers:3313 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. Undefined symbol 'BYTE_ON'.  Should it be: BYTE_iN?
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. parse error, unexpected STRING_LITERAL, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 129. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 136. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 147. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 154. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 165. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 172. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 181. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
ERROR:HDLParsers:808 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. AND can not have such operands in this context.
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. parse error, unexpected STRING_LITERAL, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 129. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 136. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 147. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 154. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 165. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 172. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 181. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. parse error, unexpected STRING_LITERAL, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 129. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 136. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 147. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 154. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 165. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 172. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 181. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
ERROR:HDLParsers:808 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. OR can not have such operands in this context.
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 121. parse error, unexpected STRING_LITERAL, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 129. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 136. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 147. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 154. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 165. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 172. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd Line 181. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
Entity <ctrl_telegram_filter_sd1_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_sd1_vhdl> (Architecture <behavioral>).
Entity <ctrl_telegram_filter_sd1_vhdl> analyzed. Unit <ctrl_telegram_filter_sd1_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_sd1_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_telegram_filter_sd1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd.
    Found 8-bit adder for signal <$n0015> created at line 101.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_filter_sd1_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 2-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_sd1_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_sd1_vhdl, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      28  out of   1920     1%  
 Number of Slice Flip Flops:            20  out of   3840     0%  
 Number of 4 input LUTs:                49  out of   3840     1%  
 Number of bonded IOBs:                 39  out of    173    22%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.448ns (Maximum Frequency: 118.371MHz)
   Minimum input arrival time before clock: 6.042ns
   Maximum output required time after clock: 8.568ns
   Maximum combinational path delay: 10.316ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_FILTER_SD1.gfl
deleting __projnav/CTRL_TELEGRAM_FILTER_SD1_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_FILTER_SD1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd in Library work.
Entity <CTRL_TELEGRAM_FILTER_SD1_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_filter_sd1_vhdl> (Architecture <Behavioral>).
Entity <ctrl_telegram_filter_sd1_vhdl> analyzed. Unit <ctrl_telegram_filter_sd1_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_filter_sd1_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_TELEGRAM_FILTER_SD1/CTRL_TELEGRAM_FILTER_SD1_VHDL.vhd.
    Found 8-bit adder for signal <$n0015> created at line 101.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_filter_sd1_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 2-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_filter_sd1_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_filter_sd1_vhdl, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      28  out of   1920     1%  
 Number of Slice Flip Flops:            20  out of   3840     0%  
 Number of 4 input LUTs:                49  out of   3840     1%  
 Number of bonded IOBs:                 39  out of    173    22%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.448ns (Maximum Frequency: 118.371MHz)
   Minimum input arrival time before clock: 6.042ns
   Maximum output required time after clock: 8.568ns
   Maximum combinational path delay: 10.316ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_filter_sd1_vhdl.lso
deleting ctrl_telegram_filter_sd1_vhdl.syr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.sprj
deleting ctrl_telegram_filter_sd1_vhdl.ana
deleting ctrl_telegram_filter_sd1_vhdl.stx
deleting ctrl_telegram_filter_sd1_vhdl.cmd_log
deleting ctrl_telegram_filter_sd1_vhdl.ngc
deleting ctrl_telegram_filter_sd1_vhdl.ngr
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting ctrl_telegram_filter_sd1_vhdl.prj
deleting __projnav/ctrl_telegram_filter_sd1_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_TELEGRAM_FILTER_SD1.gfl
deleting __projnav/CTRL_TELEGRAM_FILTER_SD1_flowplus.gfl
Finished cleaning up project

