{
	"finish__design__instance__count__class:antenna_cell": 12,
	"finish__design__instance__area__class:antenna_cell": 67.7376,
	"finish__design__instance__count__class:buffer": 39,
	"finish__design__instance__area__class:buffer": 2376.46,
	"finish__design__instance__count__class:clock_buffer": 25,
	"finish__design__instance__area__class:clock_buffer": 3674.76,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 1332.17,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 276.595,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 225.792,
	"finish__design__instance__count__class:sequential_cell": 146,
	"finish__design__instance__area__class:sequential_cell": 12678.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 344,
	"finish__design__instance__area__class:multi_input_combinational_cell": 15012.3,
	"finish__design__instance__count": 609,
	"finish__design__instance__area": 35644.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.73419,
	"finish__clock__skew__setup": 0.00964523,
	"finish__clock__skew__hold": 0.00964523,
	"finish__timing__drv__max_slew_limit": 0.789106,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.893212,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 21,
	"finish__power__internal__total": 0.0765918,
	"finish__power__switching__total": 0.0319354,
	"finish__power__leakage__total": 2.88771e-06,
	"finish__power__total": 0.10853,
	"finish__design__io": 22,
	"finish__design__die__area": 5.24394e+06,
	"finish__design__core__area": 5.22287e+06,
	"finish__design__instance__count": 6520,
	"finish__design__instance__area": 69010.5,
	"finish__design__instance__count__stdcell": 6520,
	"finish__design__instance__area__stdcell": 69010.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0132131,
	"finish__design__instance__utilization__stdcell": 0.0132131,
	"finish__design__rows": 453,
	"finish__design__rows:GF018hv5v_green_sc9": 453,
	"finish__design__sites": 1850505,
	"finish__design__sites:GF018hv5v_green_sc9": 1850505,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}