

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep 18 13:54:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3231746|  53569538|  10.771 ms|  0.179 sec|  3231746|  53569538|     none|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3      |  3158016|  53495808|  1028 ~ 17414|          -|          -|  3072|        no|
        | + A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7     |     1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11   |    16385|     16385|             4|          2|          2|  8192|       yes|
        | + A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16  |     1024|      1024|             2|          2|          2|   512|       yes|
        | + A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20  |    16385|     16385|             4|          2|          2|  8192|       yes|
        |- A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25   |    73728|     73728|             9|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x1_loop_26                                                                |        4|         4|             2|          2|          2|     2|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 4
  * Pipeline-4: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 5
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
  Pipeline-1 : II = 2, D = 4, States = { 6 7 8 9 }
  Pipeline-2 : II = 2, D = 2, States = { 11 12 }
  Pipeline-3 : II = 2, D = 4, States = { 14 15 16 17 }
  Pipeline-4 : II = 2, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 18 
3 --> 5 4 
4 --> 3 
5 --> 10 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 2 
11 --> 13 12 
12 --> 11 
13 --> 10 14 
14 --> 10 15 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x152, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x18, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x152, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x18, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:14892]   --->   Operation 28 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:14893]   --->   Operation 29 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln14892 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:14892]   --->   Operation 30 'specmemcore' 'specmemcore_ln14892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln14893 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:14893]   --->   Operation 31 'specmemcore' 'specmemcore_ln14893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln14903 = br void" [./dut.cpp:14903]   --->   Operation 32 'br' 'br_ln14903' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten153 = phi i12 0, void, i12 %add_ln890_305, void %.loopexit1110"   --->   Operation 33 'phi' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten139 = phi i11 0, void, i11 %select_ln890_358, void %.loopexit1110"   --->   Operation 34 'phi' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110"   --->   Operation 35 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arb_33 = phi i1 0, void, i1 %arb, void %.loopexit1110"   --->   Operation 36 'phi' 'arb_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c2_V = phi i8 0, void, i8 %c2_V_83, void %.loopexit1110"   --->   Operation 37 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.74ns)   --->   "%add_ln890_305 = add i12 %indvar_flatten153, i12 1"   --->   Operation 38 'add' 'add_ln890_305' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten153, i12 3072"   --->   Operation 39 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader59.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_1_A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln890290 = icmp_eq  i11 %indvar_flatten139, i11 768"   --->   Operation 43 'icmp' 'icmp_ln890290' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln14904)   --->   "%or_ln14903 = or i1 %icmp_ln890290, i1 %intra_trans_en" [./dut.cpp:14903]   --->   Operation 44 'or' 'or_ln14903' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln14903 = xor i1 %icmp_ln890290, i1 1" [./dut.cpp:14903]   --->   Operation 45 'xor' 'xor_ln14903' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln14904)   --->   "%and_ln14903 = and i1 %arb_33, i1 %xor_ln14903" [./dut.cpp:14903]   --->   Operation 46 'and' 'and_ln14903' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.58ns)   --->   "%icmp_ln14905 = icmp_eq  i8 %c2_V, i8 128" [./dut.cpp:14905]   --->   Operation 47 'icmp' 'icmp_ln14905' <Predicate = (!icmp_ln890)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln14903_1 = and i1 %icmp_ln14905, i1 %xor_ln14903" [./dut.cpp:14903]   --->   Operation 48 'and' 'and_ln14903_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14904 = or i1 %and_ln14903_1, i1 %or_ln14903" [./dut.cpp:14904]   --->   Operation 50 'or' 'or_ln14904' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln14904)   --->   "%xor_ln14904 = xor i1 %icmp_ln14905, i1 1" [./dut.cpp:14904]   --->   Operation 51 'xor' 'xor_ln14904' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln14904)   --->   "%or_ln14904_1 = or i1 %icmp_ln890290, i1 %xor_ln14904" [./dut.cpp:14904]   --->   Operation 52 'or' 'or_ln14904_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln14904 = and i1 %and_ln14903, i1 %or_ln14904_1" [./dut.cpp:14904]   --->   Operation 53 'and' 'and_ln14904' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln14905 = specloopname void @_ssdm_op_SpecLoopName, void @empty_986" [./dut.cpp:14905]   --->   Operation 54 'specloopname' 'specloopname_ln14905' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln14909 = br i1 %and_ln14904, void %.preheader8.preheader.preheader, void %.preheader5.preheader.preheader" [./dut.cpp:14909]   --->   Operation 55 'br' 'br_ln14909' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln14915 = br void %.preheader8.preheader" [./dut.cpp:14915]   --->   Operation 56 'br' 'br_ln14915' <Predicate = (!icmp_ln890 & !and_ln14904)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln14966 = br void %.preheader5.preheader" [./dut.cpp:14966]   --->   Operation 57 'br' 'br_ln14966' <Predicate = (!icmp_ln890 & and_ln14904)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 58 'alloca' 'data_split_V_1' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_1_122 = alloca i32 1"   --->   Operation 59 'alloca' 'data_split_V_1_122' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln15025 = br void %.preheader59.preheader" [./dut.cpp:15025]   --->   Operation 60 'br' 'br_ln15025' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 %add_ln890_294, void %.preheader8, i10 0, void %.preheader8.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V_89 = phi i5 %select_ln890_340, void %.preheader8, i5 0, void %.preheader8.preheader.preheader"   --->   Operation 62 'phi' 'c4_V_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %select_ln890_343, void %.preheader8, i7 0, void %.preheader8.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V_126 = phi i2 %select_ln890_342, void %.preheader8, i2 0, void %.preheader8.preheader.preheader"   --->   Operation 64 'phi' 'c5_V_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_115 = phi i5 %add_ln691_1405, void %.preheader8, i5 0, void %.preheader8.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln890_294 = add i10 %indvar_flatten13, i10 1"   --->   Operation 66 'add' 'add_ln890_294' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.60ns)   --->   "%icmp_ln890_1430 = icmp_eq  i10 %indvar_flatten13, i10 512"   --->   Operation 67 'icmp' 'icmp_ln890_1430' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1430, void %.preheader8, void %.loopexit1108"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_1403 = add i5 %c4_V_89, i5 1"   --->   Operation 69 'add' 'add_ln691_1403' <Predicate = (!icmp_ln890_1430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln890_1433 = icmp_eq  i7 %indvar_flatten, i7 32"   --->   Operation 70 'icmp' 'icmp_ln890_1433' <Predicate = (!icmp_ln890_1430)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.27ns)   --->   "%select_ln890_339 = select i1 %icmp_ln890_1433, i2 0, i2 %c5_V_126"   --->   Operation 71 'select' 'select_ln890_339' <Predicate = (!icmp_ln890_1430)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.27ns)   --->   "%select_ln890_340 = select i1 %icmp_ln890_1433, i5 %add_ln691_1403, i5 %c4_V_89"   --->   Operation 72 'select' 'select_ln890_340' <Predicate = (!icmp_ln890_1430)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln14925)   --->   "%shl_ln14925 = shl i5 %select_ln890_340, i5 1" [./dut.cpp:14925]   --->   Operation 73 'shl' 'shl_ln14925' <Predicate = (!icmp_ln890_1430)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_4)   --->   "%xor_ln890_2 = xor i1 %icmp_ln890_1433, i1 1"   --->   Operation 74 'xor' 'xor_ln890_2' <Predicate = (!icmp_ln890_1430)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_1434 = icmp_eq  i5 %c6_V_115, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_1434' <Predicate = (!icmp_ln890_1430)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_4 = and i1 %icmp_ln890_1434, i1 %xor_ln890_2"   --->   Operation 76 'and' 'and_ln890_4' <Predicate = (!icmp_ln890_1430)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.43ns)   --->   "%add_ln691_1404 = add i2 %select_ln890_339, i2 1"   --->   Operation 77 'add' 'add_ln691_1404' <Predicate = (!icmp_ln890_1430)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_341)   --->   "%or_ln890_1 = or i1 %and_ln890_4, i1 %icmp_ln890_1433"   --->   Operation 78 'or' 'or_ln890_1' <Predicate = (!icmp_ln890_1430)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_341 = select i1 %or_ln890_1, i5 0, i5 %c6_V_115"   --->   Operation 79 'select' 'select_ln890_341' <Predicate = (!icmp_ln890_1430)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln890_342 = select i1 %and_ln890_4, i2 %add_ln691_1404, i2 %select_ln890_339"   --->   Operation 80 'select' 'select_ln890_342' <Predicate = (!icmp_ln890_1430)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln14925)   --->   "%zext_ln14925 = zext i2 %select_ln890_342" [./dut.cpp:14925]   --->   Operation 81 'zext' 'zext_ln14925' <Predicate = (!icmp_ln890_1430)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14925 = add i5 %shl_ln14925, i5 %zext_ln14925" [./dut.cpp:14925]   --->   Operation 82 'add' 'add_ln14925' <Predicate = (!icmp_ln890_1430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln890_293 = add i7 %indvar_flatten, i7 1"   --->   Operation 83 'add' 'add_ln890_293' <Predicate = (!icmp_ln890_1430)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.30ns)   --->   "%select_ln890_343 = select i1 %icmp_ln890_1433, i7 1, i7 %add_ln890_293"   --->   Operation 84 'select' 'select_ln890_343' <Predicate = (!icmp_ln890_1430)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_5_A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_6_A_IO_L2_in_boundary_x1_loop_7_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_897_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14925, i4 0"   --->   Operation 88 'bitconcatenate' 'tmp_897_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln14925_1 = zext i5 %select_ln890_341" [./dut.cpp:14925]   --->   Operation 89 'zext' 'zext_ln14925_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.71ns)   --->   "%add_ln14925_1 = add i9 %tmp_897_cast, i9 %zext_ln14925_1" [./dut.cpp:14925]   --->   Operation 90 'add' 'add_ln14925_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln14925_2 = zext i9 %add_ln14925_1" [./dut.cpp:14925]   --->   Operation 91 'zext' 'zext_ln14925_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14925_2" [./dut.cpp:14925]   --->   Operation 92 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln14918 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:14918]   --->   Operation 93 'specpipeline' 'specpipeline_ln14918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln14918 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1479" [./dut.cpp:14918]   --->   Operation 94 'specloopname' 'specloopname_ln14918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 96 [1/1] (1.20ns)   --->   "%store_ln14925 = store i512 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:14925]   --->   Operation 96 'store' 'store_ln14925' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_4 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691_1405 = add i5 %select_ln890_341, i5 1"   --->   Operation 97 'add' 'add_ln691_1405' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8.preheader"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln14935 = br i1 %or_ln14904, void %.loopexit1110, void %.preheader6.preheader.preheader" [./dut.cpp:14935]   --->   Operation 99 'br' 'br_ln14935' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln14936 = br void %.preheader6.preheader" [./dut.cpp:14936]   --->   Operation 100 'br' 'br_ln14936' <Predicate = (or_ln14904)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 1.29>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i14 %add_ln890_303, void %.preheader6, i14 0, void %.preheader6.preheader.preheader"   --->   Operation 101 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%c5_V_128 = phi i2 %select_ln890_353, void %.preheader6, i2 0, void %.preheader6.preheader.preheader"   --->   Operation 102 'phi' 'c5_V_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i14 %select_ln890_357, void %.preheader6, i14 0, void %.preheader6.preheader.preheader"   --->   Operation 103 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%c6_V_117 = phi i6 %select_ln890_355, void %.preheader6, i6 0, void %.preheader6.preheader.preheader"   --->   Operation 104 'phi' 'c6_V_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i9 %select_ln890_356, void %.preheader6, i9 0, void %.preheader6.preheader.preheader"   --->   Operation 105 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%c8_V_18 = phi i5 %add_ln691_1413, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 106 'phi' 'c8_V_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.76ns)   --->   "%add_ln890_303 = add i14 %indvar_flatten61, i14 1"   --->   Operation 107 'add' 'add_ln890_303' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%div_i_i13 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_117, i32 1, i32 4"   --->   Operation 108 'partselect' 'div_i_i13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_117"   --->   Operation 109 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.65ns)   --->   "%icmp_ln890_1436 = icmp_eq  i14 %indvar_flatten61, i14 8192"   --->   Operation 110 'icmp' 'icmp_ln890_1436' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1436, void %.preheader6, void %.loopexit1110.loopexit339"   --->   Operation 111 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.43ns)   --->   "%add_ln691_1411 = add i2 %c5_V_128, i2 1"   --->   Operation 112 'add' 'add_ln691_1411' <Predicate = (!icmp_ln890_1436)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.65ns)   --->   "%icmp_ln890_1440 = icmp_eq  i14 %indvar_flatten33, i14 4096"   --->   Operation 113 'icmp' 'icmp_ln890_1440' <Predicate = (!icmp_ln890_1436)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.29ns)   --->   "%select_ln890_352 = select i1 %icmp_ln890_1440, i6 0, i6 %c6_V_117"   --->   Operation 114 'select' 'select_ln890_352' <Predicate = (!icmp_ln890_1436)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.27ns)   --->   "%select_ln890_353 = select i1 %icmp_ln890_1440, i2 %add_ln691_1411, i2 %c5_V_128"   --->   Operation 115 'select' 'select_ln890_353' <Predicate = (!icmp_ln890_1436)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.12ns)   --->   "%xor_ln890_4 = xor i1 %icmp_ln890_1440, i1 1"   --->   Operation 116 'xor' 'xor_ln890_4' <Predicate = (!icmp_ln890_1436)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.63ns)   --->   "%icmp_ln890_1441 = icmp_eq  i5 %c8_V_18, i5 16"   --->   Operation 117 'icmp' 'icmp_ln890_1441' <Predicate = (!icmp_ln890_1436)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln14939_1)   --->   "%and_ln890_9 = and i1 %icmp_ln890_1441, i1 %xor_ln890_4"   --->   Operation 118 'and' 'and_ln890_9' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.59ns)   --->   "%icmp_ln890_1442 = icmp_eq  i9 %indvar_flatten21, i9 128"   --->   Operation 119 'icmp' 'icmp_ln890_1442' <Predicate = (!icmp_ln890_1436)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln890_10 = and i1 %icmp_ln890_1442, i1 %xor_ln890_4"   --->   Operation 120 'and' 'and_ln890_10' <Predicate = (!icmp_ln890_1436)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln14939_1)   --->   "%xor_ln14937 = xor i1 %icmp_ln890_1442, i1 1" [./dut.cpp:14937]   --->   Operation 121 'xor' 'xor_ln14937' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln14939_1)   --->   "%or_ln14937 = or i1 %icmp_ln890_1440, i1 %xor_ln14937" [./dut.cpp:14937]   --->   Operation 122 'or' 'or_ln14937' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln14939_1)   --->   "%and_ln14937 = and i1 %and_ln890_9, i1 %or_ln14937" [./dut.cpp:14937]   --->   Operation 123 'and' 'and_ln14937' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln14939_1)   --->   "%or_ln14939 = or i1 %and_ln14937, i1 %and_ln890_10" [./dut.cpp:14939]   --->   Operation 124 'or' 'or_ln14939' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14939_1 = or i1 %or_ln14939, i1 %icmp_ln890_1440" [./dut.cpp:14939]   --->   Operation 125 'or' 'or_ln14939_1' <Predicate = (!icmp_ln890_1436)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14939 = select i1 %or_ln14939_1, i5 0, i5 %c8_V_18" [./dut.cpp:14939]   --->   Operation 126 'select' 'select_ln14939' <Predicate = (!icmp_ln890_1436)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.71ns)   --->   "%add_ln890_301 = add i9 %indvar_flatten21, i9 1"   --->   Operation 127 'add' 'add_ln890_301' <Predicate = (!icmp_ln890_1436)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_356)   --->   "%or_ln890_4 = or i1 %and_ln890_10, i1 %icmp_ln890_1440"   --->   Operation 128 'or' 'or_ln890_4' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_356 = select i1 %or_ln890_4, i9 1, i9 %add_ln890_301"   --->   Operation 129 'select' 'select_ln890_356' <Predicate = (!icmp_ln890_1436)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.76ns)   --->   "%add_ln890_302 = add i14 %indvar_flatten33, i14 1"   --->   Operation 130 'add' 'add_ln890_302' <Predicate = (!icmp_ln890_1436)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.34ns)   --->   "%select_ln890_357 = select i1 %icmp_ln890_1440, i14 1, i14 %add_ln890_302"   --->   Operation 131 'select' 'select_ln890_357' <Predicate = (!icmp_ln890_1436)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.25>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln14947)   --->   "%zext_ln14947 = zext i2 %select_ln890_353" [./dut.cpp:14947]   --->   Operation 132 'zext' 'zext_ln14947' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln14937)   --->   "%select_ln890_354 = select i1 %icmp_ln890_1440, i4 0, i4 %div_i_i13"   --->   Operation 133 'select' 'select_ln890_354' <Predicate = (!icmp_ln890_1436 & !and_ln890_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln691_1412 = add i6 %select_ln890_352, i6 1"   --->   Operation 134 'add' 'add_ln691_1412' <Predicate = (!icmp_ln890_1436)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln14937)   --->   "%div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1412, i32 1, i32 4"   --->   Operation 135 'partselect' 'div_i_i579_mid1' <Predicate = (!icmp_ln890_1436 & and_ln890_10)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14937 = select i1 %and_ln890_10, i4 %div_i_i579_mid1, i4 %select_ln890_354" [./dut.cpp:14937]   --->   Operation 136 'select' 'select_ln14937' <Predicate = (!icmp_ln890_1436)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.29ns)   --->   "%select_ln890_355 = select i1 %and_ln890_10, i6 %add_ln691_1412, i6 %select_ln890_352"   --->   Operation 137 'select' 'select_ln890_355' <Predicate = (!icmp_ln890_1436)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln14947)   --->   "%shl_ln14947 = shl i5 %select_ln14939, i5 1" [./dut.cpp:14947]   --->   Operation 138 'shl' 'shl_ln14947' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14947 = add i5 %shl_ln14947, i5 %zext_ln14947" [./dut.cpp:14947]   --->   Operation 139 'add' 'add_ln14947' <Predicate = (!icmp_ln890_1436)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14947, i4 %select_ln14937" [./dut.cpp:14947]   --->   Operation 140 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln14947_1 = zext i9 %or_ln2" [./dut.cpp:14947]   --->   Operation 141 'zext' 'zext_ln14947_1' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14947_1" [./dut.cpp:14947]   --->   Operation 142 'getelementptr' 'local_A_ping_V_addr_2' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (1.20ns)   --->   "%in_data_V_28 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14947]   --->   Operation 143 'load' 'in_data_V_28' <Predicate = (!icmp_ln890_1436)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_7 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_1413 = add i5 %select_ln14939, i5 1"   --->   Operation 144 'add' 'add_ln691_1413' <Predicate = (!icmp_ln890_1436)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.62>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln14953)   --->   "%and_ln890_8 = and i1 %empty, i1 %xor_ln890_4"   --->   Operation 145 'and' 'and_ln890_8' <Predicate = (!icmp_ln890_1436 & !and_ln890_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln14953)   --->   "%empty_2515 = trunc i6 %add_ln691_1412"   --->   Operation 146 'trunc' 'empty_2515' <Predicate = (!icmp_ln890_1436 & and_ln890_10)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln14953)   --->   "%select_ln14937_1 = select i1 %and_ln890_10, i1 %empty_2515, i1 %and_ln890_8" [./dut.cpp:14937]   --->   Operation 147 'select' 'select_ln14937_1' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/2] (1.20ns)   --->   "%in_data_V_28 = load i9 %local_A_ping_V_addr_2" [./dut.cpp:14947]   --->   Operation 148 'load' 'in_data_V_28' <Predicate = (!icmp_ln890_1436)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln14953)   --->   "%data_split_V_0_121 = trunc i512 %in_data_V_28"   --->   Operation 149 'trunc' 'data_split_V_0_121' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln14953)   --->   "%data_split_V_1_127 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_28, i32 256, i32 511"   --->   Operation 150 'partselect' 'data_split_V_1_127' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln14953 = select i1 %select_ln14937_1, i256 %data_split_V_1_127, i256 %data_split_V_0_121" [./dut.cpp:14953]   --->   Operation 151 'select' 'select_ln14953' <Predicate = (!icmp_ln890_1436)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.21>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_8_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_9_A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_10_A_IO_L2_in_boundary_x1_loop_11_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln14941 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:14941]   --->   Operation 156 'specpipeline' 'specpipeline_ln14941' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln14941 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1513" [./dut.cpp:14941]   --->   Operation 157 'specloopname' 'specloopname_ln14941' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %select_ln14953" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = (!icmp_ln890_1436)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln890_1436)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.03>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!and_ln14904 & or_ln14904)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1110"   --->   Operation 161 'br' 'br_ln0' <Predicate = (and_ln14904 & or_ln14904)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln14904, i1 1" [./dut.cpp:15013]   --->   Operation 162 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln691_1414 = add i8 %c2_V, i8 1"   --->   Operation 163 'add' 'add_ln691_1414' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node c2_V_83)   --->   "%or_ln691 = or i1 %and_ln14903_1, i1 %icmp_ln890290"   --->   Operation 164 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.30ns) (out node of the LUT)   --->   "%c2_V_83 = select i1 %or_ln691, i8 1, i8 %add_ln691_1414"   --->   Operation 165 'select' 'c2_V_83' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.73ns)   --->   "%add_ln890_304 = add i11 %indvar_flatten139, i11 1"   --->   Operation 166 'add' 'add_ln890_304' <Predicate = (!icmp_ln890290)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.30ns)   --->   "%select_ln890_358 = select i1 %icmp_ln890290, i11 1, i11 %add_ln890_304"   --->   Operation 167 'select' 'select_ln890_358' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.29>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%indvar_flatten83 = phi i10 %add_ln890_292, void %.preheader5, i10 0, void %.preheader5.preheader.preheader"   --->   Operation 169 'phi' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %select_ln890_335, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 170 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten69 = phi i7 %select_ln890_338, void %.preheader5, i7 0, void %.preheader5.preheader.preheader"   --->   Operation 171 'phi' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%c5_V_125 = phi i2 %select_ln890_337, void %.preheader5, i2 0, void %.preheader5.preheader.preheader"   --->   Operation 172 'phi' 'c5_V_125' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%c6_V_114 = phi i5 %add_ln691_1402, void %.preheader5, i5 0, void %.preheader5.preheader.preheader"   --->   Operation 173 'phi' 'c6_V_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.72ns)   --->   "%add_ln890_292 = add i10 %indvar_flatten83, i10 1"   --->   Operation 174 'add' 'add_ln890_292' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.60ns)   --->   "%icmp_ln890_1429 = icmp_eq  i10 %indvar_flatten83, i10 512"   --->   Operation 175 'icmp' 'icmp_ln890_1429' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1429, void %.preheader5, void %.loopexit1109"   --->   Operation 176 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_1400 = add i5 %c4_V, i5 1"   --->   Operation 177 'add' 'add_ln691_1400' <Predicate = (!icmp_ln890_1429)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.59ns)   --->   "%icmp_ln890_1431 = icmp_eq  i7 %indvar_flatten69, i7 32"   --->   Operation 178 'icmp' 'icmp_ln890_1431' <Predicate = (!icmp_ln890_1429)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.27ns)   --->   "%select_ln890_334 = select i1 %icmp_ln890_1431, i2 0, i2 %c5_V_125"   --->   Operation 179 'select' 'select_ln890_334' <Predicate = (!icmp_ln890_1429)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.27ns)   --->   "%select_ln890_335 = select i1 %icmp_ln890_1431, i5 %add_ln691_1400, i5 %c4_V"   --->   Operation 180 'select' 'select_ln890_335' <Predicate = (!icmp_ln890_1429)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln14976)   --->   "%shl_ln14976 = shl i5 %select_ln890_335, i5 1" [./dut.cpp:14976]   --->   Operation 181 'shl' 'shl_ln14976' <Predicate = (!icmp_ln890_1429)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln890_3)   --->   "%xor_ln890_1 = xor i1 %icmp_ln890_1431, i1 1"   --->   Operation 182 'xor' 'xor_ln890_1' <Predicate = (!icmp_ln890_1429)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.63ns)   --->   "%icmp_ln890_1432 = icmp_eq  i5 %c6_V_114, i5 16"   --->   Operation 183 'icmp' 'icmp_ln890_1432' <Predicate = (!icmp_ln890_1429)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890_3 = and i1 %icmp_ln890_1432, i1 %xor_ln890_1"   --->   Operation 184 'and' 'and_ln890_3' <Predicate = (!icmp_ln890_1429)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.43ns)   --->   "%add_ln691_1401 = add i2 %select_ln890_334, i2 1"   --->   Operation 185 'add' 'add_ln691_1401' <Predicate = (!icmp_ln890_1429)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_336)   --->   "%or_ln890 = or i1 %and_ln890_3, i1 %icmp_ln890_1431"   --->   Operation 186 'or' 'or_ln890' <Predicate = (!icmp_ln890_1429)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln890_336 = select i1 %or_ln890, i5 0, i5 %c6_V_114"   --->   Operation 187 'select' 'select_ln890_336' <Predicate = (!icmp_ln890_1429)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.27ns)   --->   "%select_ln890_337 = select i1 %and_ln890_3, i2 %add_ln691_1401, i2 %select_ln890_334"   --->   Operation 188 'select' 'select_ln890_337' <Predicate = (!icmp_ln890_1429)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln14976)   --->   "%zext_ln14976 = zext i2 %select_ln890_337" [./dut.cpp:14976]   --->   Operation 189 'zext' 'zext_ln14976' <Predicate = (!icmp_ln890_1429)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14976 = add i5 %shl_ln14976, i5 %zext_ln14976" [./dut.cpp:14976]   --->   Operation 190 'add' 'add_ln14976' <Predicate = (!icmp_ln890_1429)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten69, i7 1"   --->   Operation 191 'add' 'add_ln890' <Predicate = (!icmp_ln890_1429)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.30ns)   --->   "%select_ln890_338 = select i1 %icmp_ln890_1431, i7 1, i7 %add_ln890"   --->   Operation 192 'select' 'select_ln890_338' <Predicate = (!icmp_ln890_1429)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 3> <Delay = 2.41>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_14_A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 193 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_15_A_IO_L2_in_boundary_x1_loop_16_str"   --->   Operation 195 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_894_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14976, i4 0"   --->   Operation 196 'bitconcatenate' 'tmp_894_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln14976_1 = zext i5 %select_ln890_336" [./dut.cpp:14976]   --->   Operation 197 'zext' 'zext_ln14976_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.71ns)   --->   "%add_ln14976_1 = add i9 %tmp_894_cast, i9 %zext_ln14976_1" [./dut.cpp:14976]   --->   Operation 198 'add' 'add_ln14976_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln14976_2 = zext i9 %add_ln14976_1" [./dut.cpp:14976]   --->   Operation 199 'zext' 'zext_ln14976_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14976_2" [./dut.cpp:14976]   --->   Operation 200 'getelementptr' 'local_A_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%specpipeline_ln14969 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:14969]   --->   Operation 201 'specpipeline' 'specpipeline_ln14969' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln14969 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1214" [./dut.cpp:14969]   --->   Operation 202 'specloopname' 'specloopname_ln14969' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (1.21ns)   --->   "%tmp_840 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'tmp_840' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_12 : Operation 204 [1/1] (1.20ns)   --->   "%store_ln14976 = store i512 %tmp_840, i9 %local_A_ping_V_addr_1" [./dut.cpp:14976]   --->   Operation 204 'store' 'store_ln14976' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_12 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln691_1402 = add i5 %select_ln890_336, i5 1"   --->   Operation 205 'add' 'add_ln691_1402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5.preheader"   --->   Operation 206 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.38>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln14986 = br i1 %or_ln14904, void %.loopexit1110, void %.preheader.preheader.preheader" [./dut.cpp:14986]   --->   Operation 207 'br' 'br_ln14986' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln14987 = br void %.preheader.preheader" [./dut.cpp:14987]   --->   Operation 208 'br' 'br_ln14987' <Predicate = (or_ln14904)> <Delay = 0.38>

State 14 <SV = 4> <Delay = 1.29>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten131 = phi i14 %add_ln890_300, void %.preheader, i14 0, void %.preheader.preheader.preheader"   --->   Operation 209 'phi' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%c5_V_127 = phi i2 %select_ln890_347, void %.preheader, i2 0, void %.preheader.preheader.preheader"   --->   Operation 210 'phi' 'c5_V_127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i14 %select_ln890_351, void %.preheader, i14 0, void %.preheader.preheader.preheader"   --->   Operation 211 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%c6_V_116 = phi i6 %select_ln890_349, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 212 'phi' 'c6_V_116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i9 %select_ln890_350, void %.preheader, i9 0, void %.preheader.preheader.preheader"   --->   Operation 213 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%c8_V_17 = phi i5 %add_ln691_1410, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 214 'phi' 'c8_V_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.76ns)   --->   "%add_ln890_300 = add i14 %indvar_flatten131, i14 1"   --->   Operation 215 'add' 'add_ln890_300' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%div_i_i12 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_116, i32 1, i32 4"   --->   Operation 216 'partselect' 'div_i_i12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%empty_2516 = trunc i6 %c6_V_116"   --->   Operation 217 'trunc' 'empty_2516' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.65ns)   --->   "%icmp_ln890_1435 = icmp_eq  i14 %indvar_flatten131, i14 8192"   --->   Operation 218 'icmp' 'icmp_ln890_1435' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1435, void %.preheader, void %.loopexit1110.loopexit"   --->   Operation 219 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.43ns)   --->   "%add_ln691_1408 = add i2 %c5_V_127, i2 1"   --->   Operation 220 'add' 'add_ln691_1408' <Predicate = (!icmp_ln890_1435)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.65ns)   --->   "%icmp_ln890_1437 = icmp_eq  i14 %indvar_flatten103, i14 4096"   --->   Operation 221 'icmp' 'icmp_ln890_1437' <Predicate = (!icmp_ln890_1435)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.29ns)   --->   "%select_ln890_346 = select i1 %icmp_ln890_1437, i6 0, i6 %c6_V_116"   --->   Operation 222 'select' 'select_ln890_346' <Predicate = (!icmp_ln890_1435)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.27ns)   --->   "%select_ln890_347 = select i1 %icmp_ln890_1437, i2 %add_ln691_1408, i2 %c5_V_127"   --->   Operation 223 'select' 'select_ln890_347' <Predicate = (!icmp_ln890_1435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.12ns)   --->   "%xor_ln890_3 = xor i1 %icmp_ln890_1437, i1 1"   --->   Operation 224 'xor' 'xor_ln890_3' <Predicate = (!icmp_ln890_1435)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.63ns)   --->   "%icmp_ln890_1438 = icmp_eq  i5 %c8_V_17, i5 16"   --->   Operation 225 'icmp' 'icmp_ln890_1438' <Predicate = (!icmp_ln890_1435)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln14990_1)   --->   "%and_ln890_6 = and i1 %icmp_ln890_1438, i1 %xor_ln890_3"   --->   Operation 226 'and' 'and_ln890_6' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.59ns)   --->   "%icmp_ln890_1439 = icmp_eq  i9 %indvar_flatten91, i9 128"   --->   Operation 227 'icmp' 'icmp_ln890_1439' <Predicate = (!icmp_ln890_1435)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.12ns)   --->   "%and_ln890_7 = and i1 %icmp_ln890_1439, i1 %xor_ln890_3"   --->   Operation 228 'and' 'and_ln890_7' <Predicate = (!icmp_ln890_1435)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln14990_1)   --->   "%xor_ln14988 = xor i1 %icmp_ln890_1439, i1 1" [./dut.cpp:14988]   --->   Operation 229 'xor' 'xor_ln14988' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln14990_1)   --->   "%or_ln14988 = or i1 %icmp_ln890_1437, i1 %xor_ln14988" [./dut.cpp:14988]   --->   Operation 230 'or' 'or_ln14988' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln14990_1)   --->   "%and_ln14988 = and i1 %and_ln890_6, i1 %or_ln14988" [./dut.cpp:14988]   --->   Operation 231 'and' 'and_ln14988' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln14990_1)   --->   "%or_ln14990 = or i1 %and_ln14988, i1 %and_ln890_7" [./dut.cpp:14990]   --->   Operation 232 'or' 'or_ln14990' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln14990_1 = or i1 %or_ln14990, i1 %icmp_ln890_1437" [./dut.cpp:14990]   --->   Operation 233 'or' 'or_ln14990_1' <Predicate = (!icmp_ln890_1435)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln14990 = select i1 %or_ln14990_1, i5 0, i5 %c8_V_17" [./dut.cpp:14990]   --->   Operation 234 'select' 'select_ln14990' <Predicate = (!icmp_ln890_1435)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.71ns)   --->   "%add_ln890_298 = add i9 %indvar_flatten91, i9 1"   --->   Operation 235 'add' 'add_ln890_298' <Predicate = (!icmp_ln890_1435)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_350)   --->   "%or_ln890_3 = or i1 %and_ln890_7, i1 %icmp_ln890_1437"   --->   Operation 236 'or' 'or_ln890_3' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_350 = select i1 %or_ln890_3, i9 1, i9 %add_ln890_298"   --->   Operation 237 'select' 'select_ln890_350' <Predicate = (!icmp_ln890_1435)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.76ns)   --->   "%add_ln890_299 = add i14 %indvar_flatten103, i14 1"   --->   Operation 238 'add' 'add_ln890_299' <Predicate = (!icmp_ln890_1435)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.34ns)   --->   "%select_ln890_351 = select i1 %icmp_ln890_1437, i14 1, i14 %add_ln890_299"   --->   Operation 239 'select' 'select_ln890_351' <Predicate = (!icmp_ln890_1435)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 5> <Delay = 2.25>
ST_15 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln14998)   --->   "%zext_ln14998 = zext i2 %select_ln890_347" [./dut.cpp:14998]   --->   Operation 240 'zext' 'zext_ln14998' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln14988)   --->   "%select_ln890_348 = select i1 %icmp_ln890_1437, i4 0, i4 %div_i_i12"   --->   Operation 241 'select' 'select_ln890_348' <Predicate = (!icmp_ln890_1435 & !and_ln890_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.70ns)   --->   "%add_ln691_1409 = add i6 %select_ln890_346, i6 1"   --->   Operation 242 'add' 'add_ln691_1409' <Predicate = (!icmp_ln890_1435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln14988)   --->   "%div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1409, i32 1, i32 4"   --->   Operation 243 'partselect' 'div_i_i367_mid1' <Predicate = (!icmp_ln890_1435 & and_ln890_7)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln14988 = select i1 %and_ln890_7, i4 %div_i_i367_mid1, i4 %select_ln890_348" [./dut.cpp:14988]   --->   Operation 244 'select' 'select_ln14988' <Predicate = (!icmp_ln890_1435)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.29ns)   --->   "%select_ln890_349 = select i1 %and_ln890_7, i6 %add_ln691_1409, i6 %select_ln890_346"   --->   Operation 245 'select' 'select_ln890_349' <Predicate = (!icmp_ln890_1435)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln14998)   --->   "%shl_ln14998 = shl i5 %select_ln14990, i5 1" [./dut.cpp:14998]   --->   Operation 246 'shl' 'shl_ln14998' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln14998 = add i5 %shl_ln14998, i5 %zext_ln14998" [./dut.cpp:14998]   --->   Operation 247 'add' 'add_ln14998' <Predicate = (!icmp_ln890_1435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14998, i4 %select_ln14988" [./dut.cpp:14998]   --->   Operation 248 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln14998_1 = zext i9 %or_ln1" [./dut.cpp:14998]   --->   Operation 249 'zext' 'zext_ln14998_1' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14998_1" [./dut.cpp:14998]   --->   Operation 250 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_15 : Operation 251 [2/2] (1.20ns)   --->   "%in_data_V_27 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14998]   --->   Operation 251 'load' 'in_data_V_27' <Predicate = (!icmp_ln890_1435)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_15 : Operation 252 [1/1] (0.70ns)   --->   "%add_ln691_1410 = add i5 %select_ln14990, i5 1"   --->   Operation 252 'add' 'add_ln691_1410' <Predicate = (!icmp_ln890_1435)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 1.62>
ST_16 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln15004)   --->   "%and_ln890_5 = and i1 %empty_2516, i1 %xor_ln890_3"   --->   Operation 253 'and' 'and_ln890_5' <Predicate = (!icmp_ln890_1435 & !and_ln890_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln15004)   --->   "%empty_2517 = trunc i6 %add_ln691_1409"   --->   Operation 254 'trunc' 'empty_2517' <Predicate = (!icmp_ln890_1435 & and_ln890_7)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln15004)   --->   "%select_ln14988_1 = select i1 %and_ln890_7, i1 %empty_2517, i1 %and_ln890_5" [./dut.cpp:14988]   --->   Operation 255 'select' 'select_ln14988_1' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 256 [1/2] (1.20ns)   --->   "%in_data_V_27 = load i9 %local_A_pong_V_addr_1" [./dut.cpp:14998]   --->   Operation 256 'load' 'in_data_V_27' <Predicate = (!icmp_ln890_1435)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_16 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln15004)   --->   "%data_split_V_0 = trunc i512 %in_data_V_27"   --->   Operation 257 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln15004)   --->   "%data_split_V_1_126 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_27, i32 256, i32 511"   --->   Operation 258 'partselect' 'data_split_V_1_126' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln15004 = select i1 %select_ln14988_1, i256 %data_split_V_1_126, i256 %data_split_V_0" [./dut.cpp:15004]   --->   Operation 259 'select' 'select_ln15004' <Predicate = (!icmp_ln890_1435)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 7> <Delay = 1.21>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_17_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 260 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 261 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_18_A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 262 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_19_A_IO_L2_in_boundary_x1_loop_20_str"   --->   Operation 263 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%specpipeline_ln14992 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:14992]   --->   Operation 264 'specpipeline' 'specpipeline_ln14992' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln14992 = specloopname void @_ssdm_op_SpecLoopName, void @empty_985" [./dut.cpp:14992]   --->   Operation 265 'specloopname' 'specloopname_ln14992' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %select_ln15004" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 266 'write' 'write_ln174' <Predicate = (!icmp_ln890_1435)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!icmp_ln890_1435)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 2.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%indvar_flatten211 = phi i14 %add_ln890_297, void, i14 0, void %.preheader59.preheader.preheader"   --->   Operation 268 'phi' 'indvar_flatten211' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%c5_V = phi i2 %select_ln890_331, void, i2 0, void %.preheader59.preheader.preheader"   --->   Operation 269 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%indvar_flatten177 = phi i14 %select_ln890_345, void, i14 0, void %.preheader59.preheader.preheader"   --->   Operation 270 'phi' 'indvar_flatten177' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890_333, void, i6 0, void %.preheader59.preheader.preheader"   --->   Operation 271 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten161 = phi i9 %select_ln890_344, void, i9 0, void %.preheader59.preheader.preheader"   --->   Operation 272 'phi' 'indvar_flatten161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1406, void, i5 0, void %.preheader59.preheader.preheader"   --->   Operation 273 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (0.76ns)   --->   "%add_ln890_297 = add i14 %indvar_flatten211, i14 1"   --->   Operation 274 'add' 'add_ln890_297' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 275 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%empty_2518 = trunc i6 %c6_V"   --->   Operation 276 'trunc' 'empty_2518' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.65ns)   --->   "%icmp_ln890_1425 = icmp_eq  i14 %indvar_flatten211, i14 8192"   --->   Operation 277 'icmp' 'icmp_ln890_1425' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1425, void %.preheader59, void %.loopexit"   --->   Operation 278 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c5_V, i2 1"   --->   Operation 279 'add' 'add_ln691' <Predicate = (!icmp_ln890_1425)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (0.65ns)   --->   "%icmp_ln890_1426 = icmp_eq  i14 %indvar_flatten177, i14 4096"   --->   Operation 280 'icmp' 'icmp_ln890_1426' <Predicate = (!icmp_ln890_1425)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_1426, i6 0, i6 %c6_V"   --->   Operation 281 'select' 'select_ln890' <Predicate = (!icmp_ln890_1425)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.27ns)   --->   "%select_ln890_331 = select i1 %icmp_ln890_1426, i2 %add_ln691, i2 %c5_V"   --->   Operation 282 'select' 'select_ln890_331' <Predicate = (!icmp_ln890_1425)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln15026)   --->   "%select_ln890_332 = select i1 %icmp_ln890_1426, i4 0, i4 %div_i_i"   --->   Operation 283 'select' 'select_ln890_332' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.12ns)   --->   "%xor_ln890 = xor i1 %icmp_ln890_1426, i1 1"   --->   Operation 284 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_1425)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln15026_1)   --->   "%and_ln890 = and i1 %empty_2518, i1 %xor_ln890"   --->   Operation 285 'and' 'and_ln890' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.63ns)   --->   "%icmp_ln890_1427 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 286 'icmp' 'icmp_ln890_1427' <Predicate = (!icmp_ln890_1425)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln15028_1)   --->   "%and_ln890_1 = and i1 %icmp_ln890_1427, i1 %xor_ln890"   --->   Operation 287 'and' 'and_ln890_1' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (0.59ns)   --->   "%icmp_ln890_1428 = icmp_eq  i9 %indvar_flatten161, i9 128"   --->   Operation 288 'icmp' 'icmp_ln890_1428' <Predicate = (!icmp_ln890_1425)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.12ns)   --->   "%and_ln890_2 = and i1 %icmp_ln890_1428, i1 %xor_ln890"   --->   Operation 289 'and' 'and_ln890_2' <Predicate = (!icmp_ln890_1425)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln691_1399 = add i6 %select_ln890, i6 1"   --->   Operation 290 'add' 'add_ln691_1399' <Predicate = (!icmp_ln890_1425)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln15026)   --->   "%div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1399, i32 1, i32 4"   --->   Operation 291 'partselect' 'div_i_i203_mid1' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln15026 = select i1 %and_ln890_2, i4 %div_i_i203_mid1, i4 %select_ln890_332" [./dut.cpp:15026]   --->   Operation 292 'select' 'select_ln15026' <Predicate = (!icmp_ln890_1425)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln15026_1)   --->   "%empty_2519 = trunc i6 %add_ln691_1399"   --->   Operation 293 'trunc' 'empty_2519' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15026_1 = select i1 %and_ln890_2, i1 %empty_2519, i1 %and_ln890" [./dut.cpp:15026]   --->   Operation 294 'select' 'select_ln15026_1' <Predicate = (!icmp_ln890_1425)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln15028_1)   --->   "%xor_ln15026 = xor i1 %icmp_ln890_1428, i1 1" [./dut.cpp:15026]   --->   Operation 295 'xor' 'xor_ln15026' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln15028_1)   --->   "%or_ln15026 = or i1 %icmp_ln890_1426, i1 %xor_ln15026" [./dut.cpp:15026]   --->   Operation 296 'or' 'or_ln15026' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln15028_1)   --->   "%and_ln15026 = and i1 %and_ln890_1, i1 %or_ln15026" [./dut.cpp:15026]   --->   Operation 297 'and' 'and_ln15026' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.29ns)   --->   "%select_ln890_333 = select i1 %and_ln890_2, i6 %add_ln691_1399, i6 %select_ln890"   --->   Operation 298 'select' 'select_ln890_333' <Predicate = (!icmp_ln890_1425)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln15028_1)   --->   "%or_ln15028 = or i1 %and_ln15026, i1 %and_ln890_2" [./dut.cpp:15028]   --->   Operation 299 'or' 'or_ln15028' <Predicate = (!icmp_ln890_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln15028_1 = or i1 %or_ln15028, i1 %icmp_ln890_1426" [./dut.cpp:15028]   --->   Operation 300 'or' 'or_ln15028_1' <Predicate = (!icmp_ln890_1425)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln15028 = select i1 %or_ln15028_1, i5 0, i5 %c8_V" [./dut.cpp:15028]   --->   Operation 301 'select' 'select_ln15028' <Predicate = (!icmp_ln890_1425)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln15081 = ret" [./dut.cpp:15081]   --->   Operation 302 'ret' 'ret_ln15081' <Predicate = (icmp_ln890_1425)> <Delay = 0.00>

State 19 <SV = 3> <Delay = 1.90>
ST_19 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln15036)   --->   "%zext_ln15036 = zext i2 %select_ln890_331" [./dut.cpp:15036]   --->   Operation 303 'zext' 'zext_ln15036' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln15036)   --->   "%shl_ln15036 = shl i5 %select_ln15028, i5 1" [./dut.cpp:15036]   --->   Operation 304 'shl' 'shl_ln15036' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln15036 = add i5 %shl_ln15036, i5 %zext_ln15036" [./dut.cpp:15036]   --->   Operation 305 'add' 'add_ln15036' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln15036, i4 %select_ln15026" [./dut.cpp:15036]   --->   Operation 306 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln15036_1 = zext i9 %or_ln" [./dut.cpp:15036]   --->   Operation 307 'zext' 'zext_ln15036_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln15036_1" [./dut.cpp:15036]   --->   Operation 308 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [2/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:15036]   --->   Operation 309 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 20 <SV = 4> <Delay = 1.20>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_22_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 311 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_23_A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 312 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_24_A_IO_L2_in_boundary_x1_loop_25_str"   --->   Operation 313 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln15030 = specloopname void @_ssdm_op_SpecLoopName, void @empty_983" [./dut.cpp:15030]   --->   Operation 314 'specloopname' 'specloopname_ln15030' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/2] (1.20ns)   --->   "%in_data_V = load i9 %local_A_ping_V_addr" [./dut.cpp:15036]   --->   Operation 315 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>
ST_20 : Operation 316 [1/1] (0.38ns)   --->   "%br_ln15037 = br void" [./dut.cpp:15037]   --->   Operation 316 'br' 'br_ln15037' <Predicate = true> <Delay = 0.38>

State 21 <SV = 5> <Delay = 0.77>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.preheader59, i2 %add_ln691_1407, void %ifFalse"   --->   Operation 317 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V, void %.preheader59, i512 %zext_ln1497, void %ifFalse"   --->   Operation 318 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.43ns)   --->   "%add_ln691_1407 = add i2 %n_V, i2 1"   --->   Operation 319 'add' 'add_ln691_1407' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 320 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln15037 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:15037]   --->   Operation 322 'br' 'br_ln15037' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%data_split_V_0_122 = trunc i512 %p_Val2_s"   --->   Operation 323 'trunc' 'data_split_V_0_122' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln15038 = trunc i2 %n_V" [./dut.cpp:15038]   --->   Operation 324 'trunc' 'trunc_ln15038' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 325 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.34ns)   --->   "%icmp_ln878_69 = icmp_eq  i2 %add_ln691_1407, i2 2"   --->   Operation 326 'icmp' 'icmp_ln878_69' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 2.06>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:15038]   --->   Operation 327 'load' 'data_split_V_1_load' <Predicate = (!trunc_ln15038)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%data_split_V_1_122_load = load i256 %data_split_V_1_122" [./dut.cpp:15038]   --->   Operation 328 'load' 'data_split_V_1_122_load' <Predicate = (trunc_ln15038)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536"   --->   Operation 329 'specpipeline' 'specpipeline_ln674' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_984"   --->   Operation 330 'specloopname' 'specloopname_ln674' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.42ns)   --->   "%data_split_V_1_124 = select i1 %trunc_ln15038, i256 %data_split_V_1_122_load, i256 %data_split_V_0_122" [./dut.cpp:15038]   --->   Operation 331 'select' 'data_split_V_1_124' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (0.42ns)   --->   "%data_split_V_1_125 = select i1 %trunc_ln15038, i256 %data_split_V_0_122, i256 %data_split_V_1_load" [./dut.cpp:15038]   --->   Operation 332 'select' 'data_split_V_1_125' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r"   --->   Operation 333 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_69, void %ifFalse, void %ifTrue"   --->   Operation 334 'br' 'br_ln878' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.42ns)   --->   "%select_ln15042 = select i1 %select_ln15026_1, i256 %data_split_V_1_125, i256 %data_split_V_1_124" [./dut.cpp:15042]   --->   Operation 335 'select' 'select_ln15042' <Predicate = (icmp_ln878_69)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x152, i256 %select_ln15042" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 336 'write' 'write_ln174' <Predicate = (icmp_ln878_69)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 337 'br' 'br_ln0' <Predicate = (icmp_ln878_69)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln15038 = store i256 %data_split_V_1_124, i256 %data_split_V_1_122" [./dut.cpp:15038]   --->   Operation 338 'store' 'store_ln15038' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln15038 = store i256 %data_split_V_1_125, i256 %data_split_V_1" [./dut.cpp:15038]   --->   Operation 339 'store' 'store_ln15038' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 340 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.10>
ST_23 : Operation 341 [1/1] (0.70ns)   --->   "%add_ln691_1406 = add i5 %select_ln15028, i5 1"   --->   Operation 341 'add' 'add_ln691_1406' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (0.71ns)   --->   "%add_ln890_295 = add i9 %indvar_flatten161, i9 1"   --->   Operation 342 'add' 'add_ln890_295' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_344)   --->   "%or_ln890_2 = or i1 %and_ln890_2, i1 %icmp_ln890_1426"   --->   Operation 343 'or' 'or_ln890_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_344 = select i1 %or_ln890_2, i9 1, i9 %add_ln890_295"   --->   Operation 344 'select' 'select_ln890_344' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 345 [1/1] (0.76ns)   --->   "%add_ln890_296 = add i14 %indvar_flatten177, i14 1"   --->   Operation 345 'add' 'add_ln890_296' <Predicate = (!icmp_ln890_1426)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/1] (0.34ns)   --->   "%select_ln890_345 = select i1 %icmp_ln890_1426, i14 1, i14 %add_ln890_296"   --->   Operation 346 'select' 'select_ln890_345' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader59.preheader"   --->   Operation 347 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten153') with incoming values : ('add_ln890_305') [13]  (0.387 ns)

 <State 2>: 0.983ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten139') with incoming values : ('select_ln890_358') [14]  (0 ns)
	'icmp' operation ('icmp_ln890290') [24]  (0.617 ns)
	'xor' operation ('xor_ln14903', ./dut.cpp:14903) [26]  (0.122 ns)
	'and' operation ('and_ln14903_1', ./dut.cpp:14903) [29]  (0.122 ns)
	'or' operation ('or_ln14904', ./dut.cpp:14904) [31]  (0.122 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_343') [42]  (0 ns)
	'icmp' operation ('icmp_ln890_1433') [52]  (0.6 ns)
	'select' operation ('select_ln890_339') [53]  (0.278 ns)
	'add' operation ('add_ln691_1404') [59]  (0.436 ns)
	'select' operation ('select_ln890_342') [63]  (0.278 ns)
	'add' operation ('add_ln14925', ./dut.cpp:14925) [65]  (0.707 ns)

 <State 4>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x18' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	'store' operation ('store_ln14925', ./dut.cpp:14925) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:14893 [74]  (1.2 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten61') with incoming values : ('add_ln890_303') [84]  (0.387 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33') with incoming values : ('select_ln890_357') [86]  (0 ns)
	'icmp' operation ('icmp_ln890_1440') [99]  (0.652 ns)
	'xor' operation ('xor_ln890_4') [104]  (0.122 ns)
	'and' operation ('and_ln890_10') [109]  (0.122 ns)
	'or' operation ('or_ln14939', ./dut.cpp:14939) [121]  (0 ns)
	'or' operation ('or_ln14939_1', ./dut.cpp:14939) [122]  (0.122 ns)
	'select' operation ('select_ln14939', ./dut.cpp:14939) [123]  (0.278 ns)

 <State 7>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1412') [110]  (0.706 ns)
	'select' operation ('select_ln14937', ./dut.cpp:14937) [113]  (0.351 ns)
	'getelementptr' operation ('local_A_ping_V_addr_2', ./dut.cpp:14947) [128]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14947) on array 'local_A_ping.V', ./dut.cpp:14892 [131]  (1.2 ns)

 <State 8>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14947) on array 'local_A_ping.V', ./dut.cpp:14892 [131]  (1.2 ns)
	'select' operation ('select_ln14953', ./dut.cpp:14953) [134]  (0.426 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [135]  (1.22 ns)

 <State 10>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_304') [258]  (0.735 ns)
	'select' operation ('select_ln890_358') [259]  (0.301 ns)

 <State 11>: 2.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten69') with incoming values : ('select_ln890_338') [150]  (0 ns)
	'icmp' operation ('icmp_ln890_1431') [160]  (0.6 ns)
	'select' operation ('select_ln890_334') [161]  (0.278 ns)
	'add' operation ('add_ln691_1401') [167]  (0.436 ns)
	'select' operation ('select_ln890_337') [171]  (0.278 ns)
	'add' operation ('add_ln14976', ./dut.cpp:14976) [173]  (0.707 ns)

 <State 12>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_3_x18' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [181]  (1.22 ns)
	'store' operation ('store_ln14976', ./dut.cpp:14976) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_ping.V', ./dut.cpp:14892 [182]  (1.2 ns)

 <State 13>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten131') with incoming values : ('add_ln890_300') [192]  (0.387 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten103') with incoming values : ('select_ln890_351') [194]  (0 ns)
	'icmp' operation ('icmp_ln890_1437') [207]  (0.652 ns)
	'xor' operation ('xor_ln890_3') [212]  (0.122 ns)
	'and' operation ('and_ln890_7') [217]  (0.122 ns)
	'or' operation ('or_ln14990', ./dut.cpp:14990) [229]  (0 ns)
	'or' operation ('or_ln14990_1', ./dut.cpp:14990) [230]  (0.122 ns)
	'select' operation ('select_ln14990', ./dut.cpp:14990) [231]  (0.278 ns)

 <State 15>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1409') [218]  (0.706 ns)
	'select' operation ('select_ln14988', ./dut.cpp:14988) [221]  (0.351 ns)
	'getelementptr' operation ('local_A_pong_V_addr_1', ./dut.cpp:14998) [236]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:14998) on array 'local_A_pong.V', ./dut.cpp:14893 [239]  (1.2 ns)

 <State 16>: 1.63ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:14998) on array 'local_A_pong.V', ./dut.cpp:14893 [239]  (1.2 ns)
	'select' operation ('select_ln15004', ./dut.cpp:15004) [242]  (0.426 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [243]  (1.22 ns)

 <State 18>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten177') with incoming values : ('select_ln890_345') [268]  (0 ns)
	'icmp' operation ('icmp_ln890_1426') [281]  (0.652 ns)
	'select' operation ('select_ln890') [282]  (0.293 ns)
	'add' operation ('add_ln691_1399') [292]  (0.706 ns)
	'select' operation ('select_ln15026', ./dut.cpp:15026) [295]  (0.351 ns)

 <State 19>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln15036', ./dut.cpp:15036) [307]  (0.707 ns)
	'getelementptr' operation ('local_A_ping_V_addr', ./dut.cpp:15036) [310]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:15036) on array 'local_A_ping.V', ./dut.cpp:14892 [312]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:15036) on array 'local_A_ping.V', ./dut.cpp:14892 [312]  (1.2 ns)

 <State 21>: 0.779ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1407') [315]  (0 ns)
	'add' operation ('add_ln691_1407') [317]  (0.436 ns)
	'icmp' operation ('icmp_ln878_69') [332]  (0.343 ns)

 <State 22>: 2.07ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:15038) on local variable 'data_split.V[1]' [322]  (0 ns)
	'select' operation ('data_split.V[1]', ./dut.cpp:15038) [329]  (0.426 ns)
	'select' operation ('select_ln15042', ./dut.cpp:15042) [335]  (0.426 ns)
	fifo write on port 'fifo_A_PE_3_0_x152' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [336]  (1.22 ns)

 <State 23>: 1.11ns
The critical path consists of the following:
	'add' operation ('add_ln890_296') [347]  (0.765 ns)
	'select' operation ('select_ln890_345') [348]  (0.342 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
