OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: PrimitiveCalculator
[INFO ODB-0130]     Created 17 pins.
[INFO ODB-0131]     Created 1582 components and 8673 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 5390 connections.
[INFO ODB-0133]     Created 989 nets and 3283 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/PrimitiveCalculator/runs/RUN_2022.05.04_13.21.59/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 194120 187680
[INFO GPL-0006] NumInstances: 1582
[INFO GPL-0007] NumPlaceInstances: 983
[INFO GPL-0008] NumFixedInstances: 599
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 989
[INFO GPL-0011] NumPins: 3298
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 200000 200000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 194120 187680
[INFO GPL-0016] CoreArea: 33344480000
[INFO GPL-0017] NonPlaceInstsArea: 1074780800
[INFO GPL-0018] PlaceInstsArea: 8769660800
[INFO GPL-0019] Util(%): 27.18
[INFO GPL-0020] StdInstsArea: 8769660800
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00000004 HPWL: 10226430
[InitialPlace]  Iter: 2 CG Error: 0.00000010 HPWL: 10123784
[InitialPlace]  Iter: 3 CG Error: 0.00000008 HPWL: 10129023
[InitialPlace]  Iter: 4 CG Error: 0.00000011 HPWL: 10156371
[InitialPlace]  Iter: 5 CG Error: 0.00000011 HPWL: 10150644
[INFO GPL-0031] FillerInit: NumGCells: 2038
[INFO GPL-0032] FillerInit: NumGNets: 989
[INFO GPL-0033] FillerInit: NumGPins: 3298
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 8921323
[INFO GPL-0025] IdealBinArea: 16220587
[INFO GPL-0026] IdealBinCnt: 2055
[INFO GPL-0027] TotalBinArea: 33344480000
[INFO GPL-0028] BinCnt: 32 32
[INFO GPL-0029] BinSize: 5894 5525
[INFO GPL-0030] NumBins: 1024
[NesterovSolve] Iter: 1 overflow: 0.963045 HPWL: 4607876
[NesterovSolve] Iter: 10 overflow: 0.918506 HPWL: 5773583
[NesterovSolve] Iter: 20 overflow: 0.912199 HPWL: 5832593
[NesterovSolve] Iter: 30 overflow: 0.907384 HPWL: 5876486
[NesterovSolve] Iter: 40 overflow: 0.905205 HPWL: 5931344
[NesterovSolve] Iter: 50 overflow: 0.905352 HPWL: 5955386
[NesterovSolve] Iter: 60 overflow: 0.905956 HPWL: 5940630
[NesterovSolve] Iter: 70 overflow: 0.906253 HPWL: 5902698
[NesterovSolve] Iter: 80 overflow: 0.90609 HPWL: 5871535
[NesterovSolve] Iter: 90 overflow: 0.905317 HPWL: 5858627
[NesterovSolve] Iter: 100 overflow: 0.904017 HPWL: 5859256
[NesterovSolve] Iter: 110 overflow: 0.902607 HPWL: 5865718
[NesterovSolve] Iter: 120 overflow: 0.902256 HPWL: 5875982
[NesterovSolve] Iter: 130 overflow: 0.901128 HPWL: 5892760
[NesterovSolve] Iter: 140 overflow: 0.89928 HPWL: 5924493
[NesterovSolve] Iter: 150 overflow: 0.895984 HPWL: 5978863
[NesterovSolve] Iter: 160 overflow: 0.892581 HPWL: 6070858
[NesterovSolve] Iter: 170 overflow: 0.889176 HPWL: 6226331
[NesterovSolve] Iter: 180 overflow: 0.882673 HPWL: 6484541
[NesterovSolve] Iter: 190 overflow: 0.868818 HPWL: 7037806
[NesterovSolve] Iter: 200 overflow: 0.850211 HPWL: 7915126
[NesterovSolve] Iter: 210 overflow: 0.828246 HPWL: 8595173
[NesterovSolve] Iter: 220 overflow: 0.802642 HPWL: 9240218
[NesterovSolve] Iter: 230 overflow: 0.771414 HPWL: 10055658
[NesterovSolve] Iter: 240 overflow: 0.733484 HPWL: 10824532
[NesterovSolve] Iter: 250 overflow: 0.699214 HPWL: 11551421
[NesterovSolve] Iter: 260 overflow: 0.657907 HPWL: 12148229
[NesterovSolve] Iter: 270 overflow: 0.611437 HPWL: 12920408
[NesterovSolve] Iter: 280 overflow: 0.573018 HPWL: 13501552
[NesterovSolve] Iter: 290 overflow: 0.525239 HPWL: 14093437
[NesterovSolve] Iter: 300 overflow: 0.482542 HPWL: 14601447
[NesterovSolve] Iter: 310 overflow: 0.437489 HPWL: 15159957
[NesterovSolve] Iter: 320 overflow: 0.387936 HPWL: 15786016
[NesterovSolve] Iter: 330 overflow: 0.341016 HPWL: 16259096
[NesterovSolve] Iter: 340 overflow: 0.30523 HPWL: 16627448
[NesterovSolve] Iter: 350 overflow: 0.272604 HPWL: 17013432
[NesterovSolve] Iter: 360 overflow: 0.237385 HPWL: 17284758
[NesterovSolve] Iter: 370 overflow: 0.203279 HPWL: 17464996
[NesterovSolve] Iter: 380 overflow: 0.172405 HPWL: 17630110
[NesterovSolve] Iter: 390 overflow: 0.147003 HPWL: 17826192
[NesterovSolve] Iter: 400 overflow: 0.122687 HPWL: 17955094
[NesterovSolve] Iter: 410 overflow: 0.102799 HPWL: 18014737
[NesterovSolve] Finished with Overflow: 0.098753
[WARNING STA-0053] /home/emre/ASIC/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Wed May  4 13:22:15 2022
###############################################################################
current_design PrimitiveCalculator
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {restart}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rotary_a}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rotary_b}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {select}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {led_flag}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_digit}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {seven_segment_out[6]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {led_flag}]
set_load -pin_load 0.0334 [get_ports {seven_segment_digit}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[6]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[5]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[4]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[3]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[2]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[1]}]
set_load -pin_load 0.0334 [get_ports {seven_segment_out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {restart}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rotary_a}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rotary_b}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {select}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _1783_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1783_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1783_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.33    0.33 ^ _1783_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           next_state[0] (net)
                  0.04    0.00    0.33 ^ _1669_/B2 (sky130_fd_sc_hd__a32o_2)
                  0.04    0.11    0.44 ^ _1669_/X (sky130_fd_sc_hd__a32o_2)
     1    0.00                           _0060_ (net)
                  0.04    0.00    0.44 ^ _1783_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1783_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)


Startpoint: _1785_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1785_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1785_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.34    0.34 ^ _1785_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           next_state[2] (net)
                  0.04    0.00    0.34 ^ _1674_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.12    0.45 ^ _1674_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _0062_ (net)
                  0.03    0.00    0.45 ^ _1785_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.45   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1785_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _1784_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1784_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1784_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.34    0.34 ^ _1784_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           next_state[1] (net)
                  0.05    0.00    0.34 ^ _1671_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.12    0.46 ^ _1671_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _0061_ (net)
                  0.03    0.00    0.46 ^ _1784_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1784_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _1783_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1836_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1783_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.33    0.33 ^ _1783_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           next_state[0] (net)
                  0.04    0.00    0.33 ^ _1709_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.12    0.46 ^ _1709_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0129_ (net)
                  0.04    0.00    0.46 ^ _1710_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.53 ^ _1710_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0075_ (net)
                  0.04    0.00    0.53 ^ _1836_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _1785_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1838_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _1785_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.34    0.34 ^ _1785_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           next_state[2] (net)
                  0.04    0.00    0.34 ^ _1713_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.13    0.46 ^ _1713_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _0131_ (net)
                  0.04    0.00    0.46 ^ _1714_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.53 ^ _1714_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _0077_ (net)
                  0.04    0.00    0.53 ^ _1838_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _1838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1488_/S (sky130_fd_sc_hd__mux2_2)
                  0.06    0.41    1.15 v _1488_/X (sky130_fd_sc_hd__mux2_2)
     3    0.01                           _0749_ (net)
                  0.06    0.00    1.15 v _1489_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.29 v _1489_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _0750_ (net)
                  0.08    0.00    1.29 v _1504_/A (sky130_fd_sc_hd__or2b_2)
                  0.06    0.32    1.61 v _1504_/X (sky130_fd_sc_hd__or2b_2)
     2    0.01                           _0763_ (net)
                  0.06    0.00    1.61 v _1512_/C (sky130_fd_sc_hd__and3_2)
                  0.04    0.22    1.83 v _1512_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _0768_ (net)
                  0.04    0.00    1.83 v _1513_/C1 (sky130_fd_sc_hd__a311o_2)
                  0.05    0.31    2.14 v _1513_/X (sky130_fd_sc_hd__a311o_2)
     1    0.00                           _0769_ (net)
                  0.05    0.00    2.14 v _1514_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.18    0.37    2.51 v _1514_/X (sky130_fd_sc_hd__a31o_2)
     1    0.03                           seven_segment_out[5] (net)
                  0.18    0.01    2.52 v seven_segment_out[5] (out)
                                  2.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  5.23   slack (MET)


Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1478_/A (sky130_fd_sc_hd__buf_1)
                  0.23    0.27    1.01 ^ _1478_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0739_ (net)
                  0.23    0.00    1.01 ^ _1479_/S (sky130_fd_sc_hd__mux2_2)
                  0.07    0.41    1.42 v _1479_/X (sky130_fd_sc_hd__mux2_2)
     3    0.01                           _0740_ (net)
                  0.07    0.00    1.42 v _1498_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    1.64 v _1498_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _0758_ (net)
                  0.05    0.00    1.64 v _1499_/B (sky130_fd_sc_hd__and2_2)
                  0.05    0.22    1.86 v _1499_/X (sky130_fd_sc_hd__and2_2)
     2    0.01                           _0759_ (net)
                  0.05    0.00    1.86 v _1502_/A (sky130_fd_sc_hd__nor2_2)
                  0.62    0.52    2.38 ^ _1502_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.03                           seven_segment_out[1] (net)
                  0.62    0.01    2.39 ^ seven_segment_out[1] (out)
                                  2.39   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  5.36   slack (MET)


Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1478_/A (sky130_fd_sc_hd__buf_1)
                  0.23    0.27    1.01 ^ _1478_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0739_ (net)
                  0.23    0.00    1.01 ^ _1482_/B_N (sky130_fd_sc_hd__or2b_2)
                  0.07    0.35    1.36 v _1482_/X (sky130_fd_sc_hd__or2b_2)
     2    0.01                           _0743_ (net)
                  0.07    0.00    1.36 v _1483_/B1 (sky130_fd_sc_hd__o21a_2)
                  0.04    0.13    1.49 v _1483_/X (sky130_fd_sc_hd__o21a_2)
     2    0.00                           _0744_ (net)
                  0.04    0.00    1.49 v _1484_/A (sky130_fd_sc_hd__buf_1)
                  0.09    0.15    1.64 v _1484_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0745_ (net)
                  0.09    0.00    1.64 v _1505_/B (sky130_fd_sc_hd__or3_2)
                  0.07    0.47    2.11 v _1505_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _0764_ (net)
                  0.07    0.00    2.11 v _1506_/B1 (sky130_fd_sc_hd__o31a_2)
                  0.17    0.24    2.36 v _1506_/X (sky130_fd_sc_hd__o31a_2)
     1    0.03                           seven_segment_out[2] (net)
                  0.17    0.01    2.36 v seven_segment_out[2] (out)
                                  2.36   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  5.39   slack (MET)


Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1478_/A (sky130_fd_sc_hd__buf_1)
                  0.23    0.27    1.01 ^ _1478_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0739_ (net)
                  0.23    0.00    1.01 ^ _1479_/S (sky130_fd_sc_hd__mux2_2)
                  0.07    0.41    1.42 v _1479_/X (sky130_fd_sc_hd__mux2_2)
     3    0.01                           _0740_ (net)
                  0.07    0.00    1.42 v _1486_/A (sky130_fd_sc_hd__buf_1)
                  0.10    0.16    1.58 v _1486_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0747_ (net)
                  0.10    0.00    1.58 v _1492_/A1 (sky130_fd_sc_hd__a31o_2)
                  0.04    0.23    1.81 v _1492_/X (sky130_fd_sc_hd__a31o_2)
     1    0.00                           _0753_ (net)
                  0.04    0.00    1.81 v _1497_/A2 (sky130_fd_sc_hd__a22o_2)
                  0.14    0.38    2.19 v _1497_/X (sky130_fd_sc_hd__a22o_2)
     1    0.03                           seven_segment_out[0] (net)
                  0.14    0.00    2.20 v seven_segment_out[0] (out)
                                  2.20   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  5.55   slack (MET)


Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1478_/A (sky130_fd_sc_hd__buf_1)
                  0.23    0.27    1.01 ^ _1478_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _0739_ (net)
                  0.23    0.00    1.01 ^ _1479_/S (sky130_fd_sc_hd__mux2_2)
                  0.07    0.41    1.42 v _1479_/X (sky130_fd_sc_hd__mux2_2)
     3    0.01                           _0740_ (net)
                  0.07    0.00    1.42 v _1498_/B (sky130_fd_sc_hd__and3b_2)
                  0.05    0.23    1.64 v _1498_/X (sky130_fd_sc_hd__and3b_2)
     3    0.01                           _0758_ (net)
                  0.05    0.00    1.64 v _1499_/B (sky130_fd_sc_hd__and2_2)
                  0.05    0.22    1.86 v _1499_/X (sky130_fd_sc_hd__and2_2)
     2    0.01                           _0759_ (net)
                  0.05    0.00    1.86 v _1507_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    1.92 ^ _1507_/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           _0765_ (net)
                  0.03    0.00    1.92 ^ _1508_/C1 (sky130_fd_sc_hd__o221ai_2)
                  0.28    0.24    2.16 v _1508_/Y (sky130_fd_sc_hd__o221ai_2)
     1    0.03                           seven_segment_out[3] (net)
                  0.28    0.00    2.16 v seven_segment_out[3] (out)
                                  2.16   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _1835_ (rising edge-triggered flip-flop)
Endpoint: seven_segment_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.93    0.00    0.00 ^ _1835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.34    0.74    0.74 ^ _1835_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           seven_segment_digit (net)
                  0.34    0.00    0.74 ^ _1488_/S (sky130_fd_sc_hd__mux2_2)
                  0.06    0.41    1.15 v _1488_/X (sky130_fd_sc_hd__mux2_2)
     3    0.01                           _0749_ (net)
                  0.06    0.00    1.15 v _1489_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.14    1.29 v _1489_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _0750_ (net)
                  0.08    0.00    1.29 v _1504_/A (sky130_fd_sc_hd__or2b_2)
                  0.06    0.32    1.61 v _1504_/X (sky130_fd_sc_hd__or2b_2)
     2    0.01                           _0763_ (net)
                  0.06    0.00    1.61 v _1512_/C (sky130_fd_sc_hd__and3_2)
                  0.04    0.22    1.83 v _1512_/X (sky130_fd_sc_hd__and3_2)
     1    0.00                           _0768_ (net)
                  0.04    0.00    1.83 v _1513_/C1 (sky130_fd_sc_hd__a311o_2)
                  0.05    0.31    2.14 v _1513_/X (sky130_fd_sc_hd__a311o_2)
     1    0.00                           _0769_ (net)
                  0.05    0.00    2.14 v _1514_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.18    0.37    2.51 v _1514_/X (sky130_fd_sc_hd__a31o_2)
     1    0.03                           seven_segment_out[5] (net)
                  0.18    0.01    2.52 v seven_segment_out[5] (out)
                                  2.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  5.23   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.23

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.21
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_1840_/CLK ^
   1.03
_1783_/CLK ^
   0.05      0.00       0.98

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.47e-05   1.95e-05   7.63e-10   9.42e-05  65.0%
Combinational          3.03e-05   2.05e-05   3.08e-09   5.08e-05  35.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-04   4.01e-05   3.84e-09   1.45e-04 100.0%
                          72.4%      27.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 9844 u^2 30% utilization.
area_report_end
