#:C49    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 1.0
#Design Path Name:
#:N   tri_level_module_map.ncd
#Current Working Directory:
#:D   F:\PT8611\Xilinx\fpga_version\v6_00
#Part Type:
#:P  Xilinx xc3s200 pq208 -5
#Date/Time:
#:T   Tue Oct 26 09:36:39 2010
#------------------------------
	#1
setattr main edit-mode no-logic-changes
	#2
hilite -c yellow
	#WARNING:FPGAEditor:48 - Nothing to hilite -- there is nothing selected.
	#3
route
	#ERROR:FPGAEditor:565 - There is no signal in the selection. Please select a signal to manual route.
	#ERROR:FPGAEditor:361 - Nothing found to route.
	#4
unselect -all
	#5
select net "Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4"
	#net "Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4"
	#6
unselect -all
	#7
select net "Tri_Level_Channel_2_tri_level_timing_N65895"
	#net "Tri_Level_Channel_2_tri_level_timing_N65895"
	#8
unselect -all
	#9
select net "Tri_Level_Channel_1_tri_level_timing_timing_change_o"
	#net "Tri_Level_Channel_1_tri_level_timing_timing_change_o"
	#10
unselect -all
	#11
select net "Tri_Level_Channel_2_system_controller_timing_o<7>"
	#net "Tri_Level_Channel_2_system_controller_timing_o<7>"
	#12
unselect -all
	#13
select net "Tri_Level_Channel_1_tri_level_timing_statemachine__n0035"
	#net "Tri_Level_Channel_1_tri_level_timing_statemachine__n0035"
	#14
unselect -all
	#15
select net "Tri_Level_Channel_2_system_controller_state_count<0>"
	#net "Tri_Level_Channel_2_system_controller_state_count<0>"
	#16
unselect -all
	#17
select net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#18
unselect -all
	#19
select net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#20
unselect -all
	#21
select net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#net "f4m_genlock_regen_sync_period_counting_sync_offset_o"
	#22
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#23
unselect -all
	#24
select net "Tri_Level_Channel_2_system_controller_serial_interfacing_mosi"
	#net "Tri_Level_Channel_2_system_controller_serial_interfacing_mosi"
	#25
unselect -all
	#26
select net "Tri_Level_Channel_2_system_controller_serial_interfacing__n0169"
	#net "Tri_Level_Channel_2_system_controller_serial_interfacing__n0169"
	#27
unselect -all
	#28
unselect -all
	#29
select net "Tri_Level_Channel_4_system_controller_mute_var_clk"
	#net "Tri_Level_Channel_4_system_controller_mute_var_clk"
	#30
unselect -all
	#31
select comp "Tri_Level_Channel_4_system_controller_serial_interfacing_system_o<11>"
	#comp "Tri_Level_Channel_4_system_controller_serial_interfacing_system_o<11>",  site "SLICE_X35Y24",  type = SLICEL  (RPM grid X54Y54)
	#32
unselect -all
	#33
select net "Tri_Level_Channel_4_system_controller_actual_timing_var_clk<19>"
	#net "Tri_Level_Channel_4_system_controller_actual_timing_var_clk<19>"
	#34
unselect -all
	#35
select comp "Tri_Level_Channel_3_tri_level_timing_line_count<2>"
	#comp "Tri_Level_Channel_3_tri_level_timing_line_count<2>",  site "SLICE_X33Y22",  type = SLICEL  (RPM grid X51Y50)
	#36
unselect -all
	#37
select comp "Tri_Level_Channel_4_system_controller_serial_interfacing_system<6>"
	#comp "Tri_Level_Channel_4_system_controller_serial_interfacing_system<6>",  site "SLICE_X33Y23",  type = SLICEL  (RPM grid X51Y51)
	#38
unselect -all
	#39
select comp "Tri_Level_Channel_4_system_controller_actual_system_var_clk<1>"
	#comp "Tri_Level_Channel_4_system_controller_actual_system_var_clk<1>",  site "SLICE_X35Y22",  type = SLICEL  (RPM grid X54Y50)
	#40
unselect -all
	#41
select net "Tri_Level_Channel_4_tri_level_timing_interlaced__n0001"
	#net "Tri_Level_Channel_4_tri_level_timing_interlaced__n0001"
	#42
unselect -all
	#43
select net "Tri_Level_Channel_4_system_controller_serial_interfacing_system_o<11>"
	#net "Tri_Level_Channel_4_system_controller_serial_interfacing_system_o<11>"
	#44
unselect -all
	#45
select net "Tri_Level_Channel_4_system_controller_actual_system_var_clk<11>"
	#net "Tri_Level_Channel_4_system_controller_actual_system_var_clk<11>"
	#46
unselect -all
	#47
select net "_n0009"
	#net "_n0009"
	#48
unselect -all
	#49
select site "VCC_X19Y12"
	#site "VCC_X19Y12",  type = VCC  (RPM grid X-1Y-1)
	#50
unselect -all
	#51
select comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count<2>"
	#comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count<2>",  site "SLICE_X32Y31",  type = SLICEL  (RPM grid X51Y65)
	#52
unselect -all
	#53
select comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count_2__n0001"
	#comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count_2__n0001",  site "SLICE_X32Y30",  type = SLICEL  (RPM grid X51Y64)
	#54
unselect -all
	#55
select comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count<2>"
	#comp "Tri_Level_Channel_3_tri_level_timing_statemachine_state_count<2>",  site "SLICE_X32Y31",  type = SLICEL  (RPM grid X51Y65)
