`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:31:24 CST (May  4 2021 08:31:24 UTC)

module DC_Filter_Mul2i258Add2u2Mul2i3u2_4(in2, in1, out1);
  input [1:0] in2, in1;
  output [11:0] out1;
  wire [1:0] in2, in1;
  wire [11:0] out1;
  wire csa_tree_add_26_2_groupi_n_0, csa_tree_add_26_2_groupi_n_2,
       csa_tree_add_26_2_groupi_n_3, csa_tree_add_26_2_groupi_n_4;
  assign out1[0] = 1'b0;
  assign out1[1] = out1[8];
  assign out1[2] = out1[9];
  assign out1[3] = out1[10];
  assign out1[4] = out1[11];
  assign out1[5] = 1'b0;
  assign out1[6] = 1'b0;
  assign out1[7] = 1'b0;
  ADDFX1 csa_tree_add_26_2_groupi_g65(.A
       (csa_tree_add_26_2_groupi_n_4), .B (in2[1]), .CI
       (csa_tree_add_26_2_groupi_n_2), .CO (out1[11]), .S (out1[10]));
  ADDFX1 csa_tree_add_26_2_groupi_g66(.A
       (csa_tree_add_26_2_groupi_n_3), .B
       (csa_tree_add_26_2_groupi_n_0), .CI (in2[1]), .CO
       (csa_tree_add_26_2_groupi_n_4), .S (out1[9]));
  ADDHX1 csa_tree_add_26_2_groupi_g67(.A (in2[0]), .B (in1[1]), .CO
       (csa_tree_add_26_2_groupi_n_2), .S
       (csa_tree_add_26_2_groupi_n_3));
  ADDHX1 csa_tree_add_26_2_groupi_g68(.A (in2[0]), .B (in1[0]), .CO
       (csa_tree_add_26_2_groupi_n_0), .S (out1[8]));
endmodule


