
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -10.75

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.14

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.14

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency cs_registers_i.u_dscratch1_csr.rdata_q[31]$_DFFE_PN0P_/CK ^
  -0.27 target latency gen_regfile_ff.register_file_i.rf_reg_q[959]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.36 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.55    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   19.91    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.01    0.53 ^ max_cap246/A (BUF_X4)
    54  133.07    0.07    0.08    0.61 ^ max_cap246/Z (BUF_X4)
                                         net254 (net)
                  0.07    0.00    0.61 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   26.87    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   13.25    0.03    0.06    0.11 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.11 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.88    0.06    0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    10   34.67    0.03    0.07    0.29 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_131_clk/A (CLKBUF_X3)
     7    9.49    0.01    0.04    0.33 ^ clkbuf_leaf_131_clk/Z (CLKBUF_X3)
                                         clknet_leaf_131_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.mcycle_counter_i.counter_q[39]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.27    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock source latency
     2   26.52    0.00    0.00    1.10 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.10 v clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.41    0.01    0.03    1.13 v clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    1.13 v delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.17    0.01    0.03    1.16 v delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    1.16 v delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.86    0.01    0.03    1.18 v delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    1.18 v clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.53    0.05    0.09    1.27 v clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    1.27 v clkbuf_4_5_0_clk_i_regs/A (CLKBUF_X3)
     8   23.78    0.02    0.07    1.34 v clkbuf_4_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i_regs (net)
                  0.02    0.00    1.34 v clkbuf_leaf_118_clk_i_regs/A (CLKBUF_X3)
     6   13.18    0.01    0.05    1.39 v clkbuf_leaf_118_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_118_clk_i_regs (net)
                  0.01    0.00    1.39 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.25    0.01    0.05    1.44 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.44 ^ _29919_/A2 (AND2_X1)
                                  1.44   data arrival time

                          1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock source latency
     2   26.52    0.00    0.00    1.10 v clk_i (in)
                                         clk_i (net)
                  0.01    0.00    1.10 v clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.83    0.01    0.03    1.13 v clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.13 v clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.47    0.01    0.03    1.16 v clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    1.16 v _29919_/A1 (AND2_X1)
                          0.00    1.16   clock reconvergence pessimism
                          0.00    1.16   clock gating hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   26.87    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   13.25    0.03    0.06    0.11 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.11 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.88    0.06    0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.21 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     6   26.79    0.02    0.07    0.28 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    0.28 ^ clkbuf_leaf_20_clk/A (CLKBUF_X3)
     5    9.59    0.01    0.04    0.32 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
                                         clknet_leaf_20_clk (net)
                  0.01    0.00    0.32 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.60    0.02    0.08    0.40 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.02    0.00    0.40 ^ _20134_/A1 (NOR3_X2)
     2    8.84    0.01    0.02    0.42 v _20134_/ZN (NOR3_X2)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.42 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X2)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   26.87    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   13.25    0.03    0.06    0.11 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.11 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.88    0.06    0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.21 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
     7   31.06    0.03    0.07    0.28 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_117_clk/A (CLKBUF_X3)
     5   10.39    0.01    0.04    0.33 ^ clkbuf_leaf_117_clk/Z (CLKBUF_X3)
                                         clknet_leaf_117_clk (net)
                  0.01    0.00    0.33 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X2)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.55    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   19.91    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.52 ^ max_cap260/A (BUF_X4)
    53  127.73    0.05    0.05    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.06    0.63 ^ max_cap254/A (BUF_X4)
    84  182.78    0.09    0.10    0.74 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.09    0.01    0.75 ^ max_cap253/A (BUF_X4)
    86  183.40    0.10    0.12    0.87 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.02    0.88 ^ max_cap252/A (BUF_X4)
    67  146.19    0.07    0.09    0.97 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.07    0.01    0.98 ^ max_cap251/A (BUF_X4)
    77  169.28    0.08    0.10    1.07 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.10    0.03    1.11 ^ max_cap250/A (BUF_X4)
    61  129.48    0.06    0.08    1.19 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.08    0.03    1.23 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.34    0.01    0.03    2.25 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.25 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.03    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   74.29    0.06    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.01    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   29.02    0.03    0.07    2.44 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.60    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.53   library recovery time
                                  2.53   data required time
-----------------------------------------------------------------------------
                                  2.53   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock source latency
     2   26.52    0.00    0.00    1.10 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.10 v clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.41    0.01    0.03    1.13 v clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    1.13 v delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.17    0.01    0.03    1.16 v delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    1.16 v delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.86    0.01    0.03    1.18 v delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    1.18 v clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.53    0.05    0.09    1.27 v clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    1.27 v clkbuf_4_5_0_clk_i_regs/A (CLKBUF_X3)
     8   23.78    0.02    0.07    1.34 v clkbuf_4_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i_regs (net)
                  0.02    0.00    1.34 v clkbuf_leaf_118_clk_i_regs/A (CLKBUF_X3)
     6   13.18    0.01    0.05    1.39 v clkbuf_leaf_118_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_118_clk_i_regs (net)
                  0.01    0.00    1.39 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.17    0.01    0.07    1.46 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.46 v _29919_/A2 (AND2_X1)
                                  1.46   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    2.23 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    2.23 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.26 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    2.26 ^ _29919_/A1 (AND2_X1)
                          0.00    2.26   clock reconvergence pessimism
                          0.00    2.26   clock gating setup time
                                  2.26   data required time
-----------------------------------------------------------------------------
                                  2.26   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   26.87    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   13.25    0.03    0.06    0.11 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.11 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.88    0.06    0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.21 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   30.06    0.03    0.07    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_8_clk/A (CLKBUF_X3)
     7   12.68    0.01    0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
                                         clknet_leaf_8_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    7.21    0.02    0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.43 ^ _16515_/A (BUF_X8)
     5   26.62    0.01    0.03    0.46 ^ _16515_/Z (BUF_X8)
                                         _10699_ (net)
                  0.01    0.00    0.46 ^ _16516_/A (BUF_X16)
     6   61.26    0.01    0.03    0.49 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.49 ^ _16517_/A (BUF_X32)
     6   45.00    0.01    0.02    0.51 ^ _16517_/Z (BUF_X32)
                                         _10701_ (net)
                  0.01    0.01    0.51 ^ _16518_/A (BUF_X32)
     6   51.89    0.01    0.02    0.53 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.54 ^ _16519_/A (BUF_X32)
     6   58.01    0.01    0.02    0.56 ^ _16519_/Z (BUF_X32)
                                         _10703_ (net)
                  0.01    0.01    0.57 ^ _16520_/A (BUF_X32)
     7   91.94    0.01    0.03    0.60 ^ _16520_/Z (BUF_X32)
                                         _10704_ (net)
                  0.01    0.00    0.60 ^ _16566_/A (BUF_X32)
     5   91.72    0.01    0.02    0.63 ^ _16566_/Z (BUF_X32)
                                         _10750_ (net)
                  0.01    0.00    0.63 ^ _19095_/A (BUF_X4)
    10   33.59    0.02    0.04    0.67 ^ _19095_/Z (BUF_X4)
                                         _13170_ (net)
                  0.02    0.00    0.67 ^ _19098_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.73 v _19098_/Z (MUX2_X1)
                                         _13173_ (net)
                  0.01    0.00    0.73 v _19100_/A (MUX2_X1)
     1    2.96    0.01    0.06    0.79 v _19100_/Z (MUX2_X1)
                                         _13175_ (net)
                  0.01    0.00    0.79 v _19101_/B (MUX2_X1)
     1    2.75    0.01    0.06    0.85 v _19101_/Z (MUX2_X1)
                                         _13176_ (net)
                  0.01    0.00    0.85 v _19102_/A2 (NOR2_X1)
     1    3.72    0.02    0.04    0.89 ^ _19102_/ZN (NOR2_X1)
                                         _13177_ (net)
                  0.02    0.00    0.89 ^ _19103_/A3 (NOR3_X2)
     1    7.23    0.01    0.02    0.91 v _19103_/ZN (NOR3_X2)
                                         _13178_ (net)
                  0.01    0.00    0.91 v _19123_/A (AOI21_X4)
     8   34.71    0.05    0.07    0.98 ^ _19123_/ZN (AOI21_X4)
                                         _13198_ (net)
                  0.05    0.01    0.99 ^ _20464_/B (MUX2_X2)
     8   31.48    0.04    0.08    1.07 ^ _20464_/Z (MUX2_X2)
                                         _03832_ (net)
                  0.04    0.00    1.07 ^ _20977_/A (BUF_X8)
     5   23.72    0.01    0.03    1.10 ^ _20977_/Z (BUF_X8)
                                         _04138_ (net)
                  0.01    0.00    1.10 ^ _21059_/A1 (NAND2_X4)
     1    3.69    0.01    0.01    1.12 v _21059_/ZN (NAND2_X4)
                                         _14785_ (net)
                  0.01    0.00    1.12 v _30143_/B (FA_X1)
     1    2.86    0.01    0.12    1.24 ^ _30143_/S (FA_X1)
                                         _14788_ (net)
                  0.01    0.00    1.24 ^ _30145_/CI (FA_X1)
     1    3.24    0.02    0.09    1.33 v _30145_/S (FA_X1)
                                         _14796_ (net)
                  0.02    0.00    1.33 v _30146_/CI (FA_X1)
     1    3.55    0.01    0.12    1.45 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.45 ^ _21483_/A (INV_X2)
     1    2.73    0.01    0.01    1.45 v _21483_/ZN (INV_X2)
                                         _14802_ (net)
                  0.01    0.00    1.45 v _30147_/CI (FA_X1)
     1    3.57    0.01    0.11    1.57 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.57 ^ _21162_/A (INV_X2)
     1    3.79    0.01    0.01    1.58 v _21162_/ZN (INV_X2)
                                         _14818_ (net)
                  0.01    0.00    1.58 v _30151_/A (FA_X1)
     1    2.85    0.01    0.11    1.69 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.69 ^ _30152_/CI (FA_X1)
     1    3.04    0.02    0.09    1.78 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.78 v _21682_/A (INV_X2)
     1    3.52    0.01    0.02    1.80 ^ _21682_/ZN (INV_X2)
                                         _16107_ (net)
                  0.01    0.00    1.80 ^ _30526_/B (HA_X1)
     4    8.71    0.05    0.08    1.88 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.88 ^ _23473_/A2 (AND3_X4)
     2   13.81    0.01    0.06    1.94 ^ _23473_/ZN (AND3_X4)
                                         _05986_ (net)
                  0.01    0.00    1.94 ^ _23533_/A3 (NAND3_X4)
     2    5.43    0.02    0.02    1.96 v _23533_/ZN (NAND3_X4)
                                         _06045_ (net)
                  0.02    0.00    1.96 v _23589_/A1 (AND3_X4)
     2    9.17    0.01    0.03    1.99 v _23589_/ZN (AND3_X4)
                                         _06099_ (net)
                  0.01    0.00    1.99 v _23633_/A1 (NOR3_X4)
     2   11.26    0.04    0.04    2.04 ^ _23633_/ZN (NOR3_X4)
                                         _06141_ (net)
                  0.04    0.00    2.04 ^ _23682_/A2 (NOR2_X4)
     1    6.12    0.01    0.01    2.05 v _23682_/ZN (NOR2_X4)
                                         _06188_ (net)
                  0.01    0.00    2.05 v _23683_/B1 (AOI21_X4)
     5   19.92    0.04    0.04    2.09 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X4)
     2   10.91    0.01    0.06    2.16 ^ _23908_/ZN (AND4_X4)
                                         _06405_ (net)
                  0.01    0.00    2.16 ^ _23966_/A1 (NOR2_X4)
     1    3.86    0.01    0.01    2.17 v _23966_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.01    0.00    2.17 v _23969_/B1 (AOI221_X2)
     2    4.46    0.05    0.08    2.24 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.24 ^ _23970_/A (XNOR2_X1)
     1    2.31    0.02    0.02    2.26 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.27 v _23971_/B (MUX2_X1)
     2    8.86    0.02    0.08    2.34 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 v _23972_/B1 (AOI221_X2)
     1   11.85    0.07    0.11    2.45 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.07    0.00    2.45 ^ _23981_/A3 (NOR4_X4)
     1    5.90    0.02    0.02    2.47 v _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.02    0.00    2.47 v rebuffer98/A (BUF_X8)
     7   80.89    0.01    0.03    2.50 v rebuffer98/Z (BUF_X8)
                                         net372 (net)
                  0.02    0.01    2.52 v _23982_/A (BUF_X16)
     5   31.44    0.01    0.03    2.55 v _23982_/Z (BUF_X16)
                                         _06477_ (net)
                  0.01    0.00    2.55 v _24464_/B2 (OAI21_X4)
     1    1.34    0.01    0.02    2.57 ^ _24464_/ZN (OAI21_X4)
                                         _01523_ (net)
                  0.01    0.00    2.57 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.34    0.01    0.03    2.25 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.25 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.03    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   74.29    0.06    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.37 ^ clkbuf_4_7_0_clk_i_regs/A (CLKBUF_X3)
     7   22.84    0.02    0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_112_clk_i_regs/A (CLKBUF_X3)
     8    9.89    0.01    0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_112_clk_i_regs (net)
                  0.01    0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.47   clock reconvergence pessimism
                         -0.03    2.44   library setup time
                                  2.44   data required time
-----------------------------------------------------------------------------
                                  2.44   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold357/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.46 ^ hold357/Z (CLKBUF_X1)
                                         net631 (net)
                  0.01    0.00    0.46 ^ hold355/A (CLKBUF_X1)
     1    3.55    0.01    0.03    0.50 ^ hold355/Z (CLKBUF_X1)
                                         net629 (net)
                  0.01    0.00    0.50 ^ input136/A (BUF_X4)
     4   19.91    0.01    0.03    0.52 ^ input136/Z (BUF_X4)
                                         net144 (net)
                  0.01    0.00    0.52 ^ max_cap260/A (BUF_X4)
    53  127.73    0.05    0.05    0.58 ^ max_cap260/Z (BUF_X4)
                                         net268 (net)
                  0.09    0.06    0.63 ^ max_cap254/A (BUF_X4)
    84  182.78    0.09    0.10    0.74 ^ max_cap254/Z (BUF_X4)
                                         net262 (net)
                  0.09    0.01    0.75 ^ max_cap253/A (BUF_X4)
    86  183.40    0.10    0.12    0.87 ^ max_cap253/Z (BUF_X4)
                                         net261 (net)
                  0.10    0.02    0.88 ^ max_cap252/A (BUF_X4)
    67  146.19    0.07    0.09    0.97 ^ max_cap252/Z (BUF_X4)
                                         net260 (net)
                  0.07    0.01    0.98 ^ max_cap251/A (BUF_X4)
    77  169.28    0.08    0.10    1.07 ^ max_cap251/Z (BUF_X4)
                                         net259 (net)
                  0.10    0.03    1.11 ^ max_cap250/A (BUF_X4)
    61  129.48    0.06    0.08    1.19 ^ max_cap250/Z (BUF_X4)
                                         net258 (net)
                  0.08    0.03    1.23 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.23   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.34    0.01    0.03    2.25 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.25 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.03    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   74.29    0.06    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.01    2.37 ^ clkbuf_4_15_0_clk_i_regs/A (CLKBUF_X3)
    12   29.02    0.03    0.07    2.44 ^ clkbuf_4_15_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk_i_regs (net)
                  0.03    0.00    2.44 ^ clkbuf_leaf_93_clk_i_regs/A (CLKBUF_X3)
     8   10.60    0.01    0.04    2.48 ^ clkbuf_leaf_93_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_93_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[571]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.05    2.53   library recovery time
                                  2.53   data required time
-----------------------------------------------------------------------------
                                  2.53   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock source latency
     2   26.52    0.00    0.00    1.10 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.10 v clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.41    0.01    0.03    1.13 v clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    1.13 v delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.17    0.01    0.03    1.16 v delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    1.16 v delaybuf_1_core_clock/A (CLKBUF_X3)
     1    1.86    0.01    0.03    1.18 v delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    1.18 v clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   71.53    0.05    0.09    1.27 v clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.05    0.00    1.27 v clkbuf_4_5_0_clk_i_regs/A (CLKBUF_X3)
     8   23.78    0.02    0.07    1.34 v clkbuf_4_5_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk_i_regs (net)
                  0.02    0.00    1.34 v clkbuf_leaf_118_clk_i_regs/A (CLKBUF_X3)
     6   13.18    0.01    0.05    1.39 v clkbuf_leaf_118_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_118_clk_i_regs (net)
                  0.01    0.00    1.39 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.17    0.01    0.07    1.46 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.46 v _29919_/A2 (AND2_X1)
                                  1.46   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    2.20 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    2.23 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    2.23 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    2.26 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    2.26 ^ _29919_/A1 (AND2_X1)
                          0.00    2.26   clock reconvergence pessimism
                          0.00    2.26   clock gating setup time
                                  2.26   data required time
-----------------------------------------------------------------------------
                                  2.26   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   26.87    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    2.00    0.01    0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.51    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29919_/A1 (AND2_X1)
     1   13.25    0.03    0.06    0.11 ^ _29919_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.11 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.88    0.06    0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.21 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   30.06    0.03    0.07    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_8_clk/A (CLKBUF_X3)
     7   12.68    0.01    0.04    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
                                         clknet_leaf_8_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    7.21    0.02    0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.43 ^ _16515_/A (BUF_X8)
     5   26.62    0.01    0.03    0.46 ^ _16515_/Z (BUF_X8)
                                         _10699_ (net)
                  0.01    0.00    0.46 ^ _16516_/A (BUF_X16)
     6   61.26    0.01    0.03    0.49 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.49 ^ _16517_/A (BUF_X32)
     6   45.00    0.01    0.02    0.51 ^ _16517_/Z (BUF_X32)
                                         _10701_ (net)
                  0.01    0.01    0.51 ^ _16518_/A (BUF_X32)
     6   51.89    0.01    0.02    0.53 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.54 ^ _16519_/A (BUF_X32)
     6   58.01    0.01    0.02    0.56 ^ _16519_/Z (BUF_X32)
                                         _10703_ (net)
                  0.01    0.01    0.57 ^ _16520_/A (BUF_X32)
     7   91.94    0.01    0.03    0.60 ^ _16520_/Z (BUF_X32)
                                         _10704_ (net)
                  0.01    0.00    0.60 ^ _16566_/A (BUF_X32)
     5   91.72    0.01    0.02    0.63 ^ _16566_/Z (BUF_X32)
                                         _10750_ (net)
                  0.01    0.00    0.63 ^ _19095_/A (BUF_X4)
    10   33.59    0.02    0.04    0.67 ^ _19095_/Z (BUF_X4)
                                         _13170_ (net)
                  0.02    0.00    0.67 ^ _19098_/S (MUX2_X1)
     1    1.02    0.01    0.06    0.73 v _19098_/Z (MUX2_X1)
                                         _13173_ (net)
                  0.01    0.00    0.73 v _19100_/A (MUX2_X1)
     1    2.96    0.01    0.06    0.79 v _19100_/Z (MUX2_X1)
                                         _13175_ (net)
                  0.01    0.00    0.79 v _19101_/B (MUX2_X1)
     1    2.75    0.01    0.06    0.85 v _19101_/Z (MUX2_X1)
                                         _13176_ (net)
                  0.01    0.00    0.85 v _19102_/A2 (NOR2_X1)
     1    3.72    0.02    0.04    0.89 ^ _19102_/ZN (NOR2_X1)
                                         _13177_ (net)
                  0.02    0.00    0.89 ^ _19103_/A3 (NOR3_X2)
     1    7.23    0.01    0.02    0.91 v _19103_/ZN (NOR3_X2)
                                         _13178_ (net)
                  0.01    0.00    0.91 v _19123_/A (AOI21_X4)
     8   34.71    0.05    0.07    0.98 ^ _19123_/ZN (AOI21_X4)
                                         _13198_ (net)
                  0.05    0.01    0.99 ^ _20464_/B (MUX2_X2)
     8   31.48    0.04    0.08    1.07 ^ _20464_/Z (MUX2_X2)
                                         _03832_ (net)
                  0.04    0.00    1.07 ^ _20977_/A (BUF_X8)
     5   23.72    0.01    0.03    1.10 ^ _20977_/Z (BUF_X8)
                                         _04138_ (net)
                  0.01    0.00    1.10 ^ _21059_/A1 (NAND2_X4)
     1    3.69    0.01    0.01    1.12 v _21059_/ZN (NAND2_X4)
                                         _14785_ (net)
                  0.01    0.00    1.12 v _30143_/B (FA_X1)
     1    2.86    0.01    0.12    1.24 ^ _30143_/S (FA_X1)
                                         _14788_ (net)
                  0.01    0.00    1.24 ^ _30145_/CI (FA_X1)
     1    3.24    0.02    0.09    1.33 v _30145_/S (FA_X1)
                                         _14796_ (net)
                  0.02    0.00    1.33 v _30146_/CI (FA_X1)
     1    3.55    0.01    0.12    1.45 ^ _30146_/S (FA_X1)
                                         _14799_ (net)
                  0.01    0.00    1.45 ^ _21483_/A (INV_X2)
     1    2.73    0.01    0.01    1.45 v _21483_/ZN (INV_X2)
                                         _14802_ (net)
                  0.01    0.00    1.45 v _30147_/CI (FA_X1)
     1    3.57    0.01    0.11    1.57 ^ _30147_/S (FA_X1)
                                         _14804_ (net)
                  0.01    0.00    1.57 ^ _21162_/A (INV_X2)
     1    3.79    0.01    0.01    1.58 v _21162_/ZN (INV_X2)
                                         _14818_ (net)
                  0.01    0.00    1.58 v _30151_/A (FA_X1)
     1    2.85    0.01    0.11    1.69 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.69 ^ _30152_/CI (FA_X1)
     1    3.04    0.02    0.09    1.78 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.78 v _21682_/A (INV_X2)
     1    3.52    0.01    0.02    1.80 ^ _21682_/ZN (INV_X2)
                                         _16107_ (net)
                  0.01    0.00    1.80 ^ _30526_/B (HA_X1)
     4    8.71    0.05    0.08    1.88 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.88 ^ _23473_/A2 (AND3_X4)
     2   13.81    0.01    0.06    1.94 ^ _23473_/ZN (AND3_X4)
                                         _05986_ (net)
                  0.01    0.00    1.94 ^ _23533_/A3 (NAND3_X4)
     2    5.43    0.02    0.02    1.96 v _23533_/ZN (NAND3_X4)
                                         _06045_ (net)
                  0.02    0.00    1.96 v _23589_/A1 (AND3_X4)
     2    9.17    0.01    0.03    1.99 v _23589_/ZN (AND3_X4)
                                         _06099_ (net)
                  0.01    0.00    1.99 v _23633_/A1 (NOR3_X4)
     2   11.26    0.04    0.04    2.04 ^ _23633_/ZN (NOR3_X4)
                                         _06141_ (net)
                  0.04    0.00    2.04 ^ _23682_/A2 (NOR2_X4)
     1    6.12    0.01    0.01    2.05 v _23682_/ZN (NOR2_X4)
                                         _06188_ (net)
                  0.01    0.00    2.05 v _23683_/B1 (AOI21_X4)
     5   19.92    0.04    0.04    2.09 ^ _23683_/ZN (AOI21_X4)
                                         _06189_ (net)
                  0.04    0.00    2.10 ^ _23908_/A3 (AND4_X4)
     2   10.91    0.01    0.06    2.16 ^ _23908_/ZN (AND4_X4)
                                         _06405_ (net)
                  0.01    0.00    2.16 ^ _23966_/A1 (NOR2_X4)
     1    3.86    0.01    0.01    2.17 v _23966_/ZN (NOR2_X4)
                                         _06461_ (net)
                  0.01    0.00    2.17 v _23969_/B1 (AOI221_X2)
     2    4.46    0.05    0.08    2.24 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.24 ^ _23970_/A (XNOR2_X1)
     1    2.31    0.02    0.02    2.26 v _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.27 v _23971_/B (MUX2_X1)
     2    8.86    0.02    0.08    2.34 v _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.34 v _23972_/B1 (AOI221_X2)
     1   11.85    0.07    0.11    2.45 ^ _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.07    0.00    2.45 ^ _23981_/A3 (NOR4_X4)
     1    5.90    0.02    0.02    2.47 v _23981_/ZN (NOR4_X4)
                                         _06476_ (net)
                  0.02    0.00    2.47 v rebuffer98/A (BUF_X8)
     7   80.89    0.01    0.03    2.50 v rebuffer98/Z (BUF_X8)
                                         net372 (net)
                  0.02    0.01    2.52 v _23982_/A (BUF_X16)
     5   31.44    0.01    0.03    2.55 v _23982_/Z (BUF_X16)
                                         _06477_ (net)
                  0.01    0.00    2.55 v _24464_/B2 (OAI21_X4)
     1    1.34    0.01    0.02    2.57 ^ _24464_/ZN (OAI21_X4)
                                         _01523_ (net)
                  0.01    0.00    2.57 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.57   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   26.87    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.20 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    1.58    0.01    0.02    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.34    0.01    0.03    2.25 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.25 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.03    0.01    0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.28 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   74.29    0.06    0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.00    2.37 ^ clkbuf_4_7_0_clk_i_regs/A (CLKBUF_X3)
     7   22.84    0.02    0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk_i_regs (net)
                  0.02    0.00    2.43 ^ clkbuf_leaf_112_clk_i_regs/A (CLKBUF_X3)
     8    9.89    0.01    0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_112_clk_i_regs (net)
                  0.01    0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.47   clock reconvergence pessimism
                         -0.03    2.44   library setup time
                                  2.44   data required time
-----------------------------------------------------------------------------
                                  2.44   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17534_/ZN                             27.62   33.59   -5.97 (VIOLATED)
clone87/ZN                             26.02   30.91   -4.89 (VIOLATED)
_20338_/ZN                             28.99   30.62   -1.63 (VIOLATED)
_17443_/ZN                             11.48   12.75   -1.27 (VIOLATED)
clone15/Z                              25.33   26.53   -1.20 (VIOLATED)
_17454_/ZN                             11.48   12.14   -0.66 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.049884695559740067

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2513

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-5.970928192138672

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
27.61840057373047

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2162

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 231

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.11 ^ _29919_/ZN (AND2_X1)
   0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.46 ^ _16515_/Z (BUF_X8)
   0.03    0.49 ^ _16516_/Z (BUF_X16)
   0.02    0.51 ^ _16517_/Z (BUF_X32)
   0.02    0.53 ^ _16518_/Z (BUF_X32)
   0.03    0.56 ^ _16519_/Z (BUF_X32)
   0.04    0.60 ^ _16520_/Z (BUF_X32)
   0.03    0.63 ^ _16566_/Z (BUF_X32)
   0.04    0.67 ^ _19095_/Z (BUF_X4)
   0.06    0.73 v _19098_/Z (MUX2_X1)
   0.06    0.79 v _19100_/Z (MUX2_X1)
   0.06    0.85 v _19101_/Z (MUX2_X1)
   0.04    0.89 ^ _19102_/ZN (NOR2_X1)
   0.02    0.91 v _19103_/ZN (NOR3_X2)
   0.07    0.98 ^ _19123_/ZN (AOI21_X4)
   0.09    1.07 ^ _20464_/Z (MUX2_X2)
   0.03    1.10 ^ _20977_/Z (BUF_X8)
   0.01    1.12 v _21059_/ZN (NAND2_X4)
   0.12    1.24 ^ _30143_/S (FA_X1)
   0.09    1.33 v _30145_/S (FA_X1)
   0.12    1.45 ^ _30146_/S (FA_X1)
   0.01    1.45 v _21483_/ZN (INV_X2)
   0.11    1.57 ^ _30147_/S (FA_X1)
   0.01    1.58 v _21162_/ZN (INV_X2)
   0.11    1.69 ^ _30151_/S (FA_X1)
   0.09    1.78 v _30152_/S (FA_X1)
   0.02    1.80 ^ _21682_/ZN (INV_X2)
   0.08    1.88 ^ _30526_/S (HA_X1)
   0.06    1.94 ^ _23473_/ZN (AND3_X4)
   0.02    1.96 v _23533_/ZN (NAND3_X4)
   0.03    1.99 v _23589_/ZN (AND3_X4)
   0.04    2.04 ^ _23633_/ZN (NOR3_X4)
   0.01    2.05 v _23682_/ZN (NOR2_X4)
   0.04    2.09 ^ _23683_/ZN (AOI21_X4)
   0.07    2.16 ^ _23908_/ZN (AND4_X4)
   0.01    2.17 v _23966_/ZN (NOR2_X4)
   0.08    2.24 ^ _23969_/ZN (AOI221_X2)
   0.02    2.26 v _23970_/ZN (XNOR2_X1)
   0.08    2.34 v _23971_/Z (MUX2_X1)
   0.11    2.45 ^ _23972_/ZN (AOI221_X2)
   0.02    2.47 v _23981_/ZN (NOR4_X4)
   0.03    2.50 v rebuffer98/Z (BUF_X8)
   0.05    2.55 v _23982_/Z (BUF_X16)
   0.02    2.57 ^ _24464_/ZN (OAI21_X4)
   0.00    2.57 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/D (DFFR_X1)
           2.57   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock source latency
   0.00    2.20 ^ clk_i (in)
   0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.03    2.25 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    2.28 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.08    2.36 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    2.43 ^ clkbuf_4_7_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.47 ^ clkbuf_leaf_112_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[319]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.47   clock reconvergence pessimism
  -0.03    2.44   library setup time
           2.44   data required time
---------------------------------------------------------
           2.44   data required time
          -2.57   data arrival time
---------------------------------------------------------
          -0.14   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.11 ^ _29919_/ZN (AND2_X1)
   0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.04    0.32 ^ clkbuf_leaf_20_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.40 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.42 v _20134_/ZN (NOR3_X2)
   0.00    0.42 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X2)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.03    0.03 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.11 ^ _29919_/ZN (AND2_X1)
   0.10    0.21 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_117_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X2)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2803

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3323

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5741

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.1371

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-5.326133

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.68e-03   1.63e-04   1.35e-02  11.9%
Combinational          4.35e-02   5.13e-02   6.25e-04   9.55e-02  84.3%
Clock                  1.94e-03   2.26e-03   1.48e-05   4.21e-03   3.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.72e-02   5.53e-02   8.02e-04   1.13e-01 100.0%
                          50.5%      48.8%       0.7%
