Methodology for Processor-Based SOC Platforms. 
 
英文關鍵詞： Power Gating Design, Thermal Aware, Temperature 
Sensor, Power Management 
 
 2
（一） 計畫中文摘要 
 
在此三年的計畫中，我們將研究可以應用於處理器上之功率和熱能導向的最佳化技術。其中，在功率
導向技術方面，針對動態和漏電流功率消耗，我們將會發展創新的分析和最佳化的方法，使其可以應
用於處理器上。而在熱能導向技術方面，我們將會發展熱能導向的最大功率分析方法和針對後編譯階
段的熱能最佳化方法，來分析和減低熱能對處理器的影響。此外，我們將會發展一個系統層級的功率
管理單元來處理複雜的設計和整合。最後，我們將會把這些技術應用於處理器上，並且展示我們這些
方法的實用性。 
我們將討論下列子計畫。 
(2) 考慮可靠度之高效能功率閘門設計自動化 
(3) 熱能導向的最大功率估計和分析 
(4) 熱能導向之編譯器方法及相對溫度感應器設置之研究 
(5) 適用於處理器 SOC 平台之功率管理基礎單元的設計及其研究方法 
關鍵字: 功率閘門，熱能導向，相對溫度感應器，功率管理
 4
（二） 研究計畫之背景及目的 
Scaling transistors into nanometer has resulted in a significant increase of transistors in a chip which in turn 
leads to dramatic large power consumption including the dynamic power and leakage power. Power density 
directly translates into heat; as a result, the temperature in modern high performance VLSI design also 
increases dramatically. The hot spot may have a temperature of more than 100℃. Temperature can have a 
large impact on circuit performance, power and reliability. It is known that MOS current drive capability 
decreases approximately 4% for every 10C temperature increase. In addition, the leakage power also increases 
when the temperature goes up. The increase of leakage power also causes the increase of the power and 
therefore the temperature. This vicious cycle has deleterious results for power-efficient applications such as 
portable devices, personal digital assistants, and wireless communication systems. Therefore, the low power 
architecture must be adopted to disable unnecessary operations to save power such as shutting down the clock 
to the input registers or freezing the input operands to the operation. The power issue has become even more 
severe for the vast integration that involves the entire system. To cope with the complexity of the design and 
integration, the processor-based SOC platform is utilized for the development of the system chip. The 
technologies for dynamic/leakage power analysis and reduction, maximum instantaneous power estimation, 
hot spot alleviation, and system-level adaptive power management, are crucial for the processor-based SOC 
platform. 
本計畫的目的在研發系統晶片所需之相關設計軟體及技術。 
本計畫的目的分述如下： 
子計畫二、 Synthesis of Efficient Power Gating Design Considering Reliability Issues（張世
杰教授） 
This project along with the grand proposal intends to develop thermal and power aware CAD tools and 
applied on a micro processor. In this sub-proposal, we propose to resolve several important issues regarding 
leakage power minimization which has profound effect on the power consumption of a chip. One of the most 
popular leakage power minimization is to perform the power gating design. In the research side, we will 
research several important design issues in power gating designs, including wakeup time, surge current, 
electron-migration, IR noises issues and thermal induced leakage power minimization in the power gating 
design. 
子計畫三、 Thermal Aware Peak Power Estimation and Analysis（王俊堯教授） 
This sub-project will develop peak power analysis techniques for gate level combinational, sequential designs 
as well as RT level designs. Dynamic power consumption estimation can be divided into two types, average 
power and peak power. Both these two types are very important for power-aware designs. Average power 
metric reflects the energy needed in the whole chip, thus it decides the number of power lines needed in the 
chip. On the other hand, peak power metric indicate the instantaneous power consumed within a certain time 
interval, which strongly affects the heat generated on the chip. We will propose an Ant Colony Optimization 
(ACO) based technique to search the input vector pair which results in the perk power consumption in a 
design. 
 
 6
z D.S. Chiou, Y.T. Chen, D.C. Juan, and S.C. Chang, ”Sleep Transistor Sizing for Leakage Power 
Minimization Considering Temporal Correlation,” IEEE Transactions on Coumputer-Aided Design, Vol. 29, 
pp. 1285-1289, Aug. 2010. 
z D.S. Chiou, D.C. Juan, Y.T. Chen, and S.C. Chang, ”Fine-Grained Sleep Transistor Sizing Algorithm for 
Leakage Power Minimization,” Proc. of Design Automation Conference, DAC, pp. 81-86, 2007..(子計畫二) 
z Y.T. Chen, D.C. Juan, M.C. Lee, and S.C. Chang, ”An Efficient Wake-up Schedule during Power Mode 
Transition Considering Spurious Glitches Phenomenon,” Proc. of International Conference on Computer 
Aided Design, ICCAD, pp. 779-782, 2007.……………………………………………….……….(子計畫二) 
z S.H. Weng, Y.M. Kuo, S.C. Chang, and M. Marek-Sadowska, ”Timing Analysis Considering IR Drop 
Waveforms in Power Gating Designs,” Proc. of International Conference on Computer Design, ICCD, pp. 
532-537, 2008.…………………………………………………………………………………….(子計畫二) 
z M.C. Lee, S.C. Chang, C.S. Su, E. Tsai, ”Performance and Wake-Up Schedule Optimization of Power 
Gating Design,” Proc. of International SoC Design Conference, ISOCC, 2008………………….(子計畫二) 
z M.C. Lee, Y.T. Chen, Y.T. Cheng, and S.C. Chang, ”An Efficient Wakeup Scheduling Considering 
Resource Constraint for Sensor-Based Power Gating Designs,” Proc. of International Conference on 
Computer Aided Design, ICCAD, pp. 457-460, 2009.………………….………………………….(子計畫二) 
z K.C. Wu, D. Marculescu, M.C. Lee, and S.C. Chang, ”Analysis and Mitigation of NBTI-Induced 
Performance Degradation for Power-Gated Circuits,” Prof. on the International Symposium on Low Power 
Electronics and Design, ISLPED, 2011…..……………………………..………………………… (子計畫二) 
z C.H. Chou, N.Y. Tsai, H. Yu, C.R. Lee, Y.Y. Shi and S.C. Chamg, "On the Preconditioner of Conjugate 
Gradient Method - A Power Grid Simulation Perspective," Proc. of International Conference on Computer 
Aided Design, ICCAD, 2011……..………………………………………………………….…….(子計畫二) 
 
子計畫三:熱能導向的最大功率估計和分析(主持人:王俊堯教授) 
 
[1]. Yung-Chih Chen, Chun-Yao Wang, "An Implicit Approach to Minimizing Range-Equivalent 
Circuits",, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 
pp.1942-1955, November 2008.(子計畫三) 
[2]. Chen-Hsuan Lin, Chun-Yao Wang, and Yung-Chih Chen, "Dependent Latch Identification in 
Reachable State Space", IEEE Transactions on Computer-Aided Design of Integrated Circuits and 
Systems, pp.1113-1126, August 2009.(子計畫三) 
[3]. Yung-Chih Chen, Chun-Yao Wang, "Fast Node Merging with Don’t Cares Using Logic 
Implications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 
pp.1827-1832, November 2010.(子計畫三) 
[4]. Yung-Chih Chen, Chun-Yao Wang, "Logic Restructuring Using Node Addition and Removal", IEEE 
Transactions on Computer-Aided Design of Integrated Circuits and Systems. (to appear) .(子計畫三) 
[5]. Chen-Hsuan Lin, Chun-Yao Wang*, "Dependent Latch Identification in the Reachable State Space", 
2009 IEEE Asia and South Pacific Design Automation Conference, pp.630-635, January 2009.(子計
畫三) 
[6]. Meng-Syue Chan, Chun-Yao Wang*, and Yung-Chih Chen, "An Efficient Approach to SiP Design 
Integration", 2009 IEEE International Symposium on Quality Electronic Design, pp.241-247, March 
2009.(子計畫三) 
 8
[6]. Hsien-Te Chen, Wei-Hein Lo and TingTing Hwang, “Placement of Temperature Sensors under 
Process Variations”, IEEE VLSI-DAT, 2010. (子計畫四) 
[7]. Ming-Chao Tsai, Ting-Chi Wang and TingTing Hwang, “Through-silicon Via Planning in 3-D 
Floorplanning”, IEEE Transactions on Very Large Scale Integration Systems, vol. 19, 2011. (子計畫
四) 
[8]. Fu-Wei Chen, Shih-Liang Chen, Yung-Sheng Lin and TingTing Hwang, “A 
Physical-Location-Aware Fault Redistribution for Maximum IR-drop Reduction”, IEEE/ACM 
ASP-DAC, 2011. (子計畫四) 
[9]. Hsien-Te Chen, Hong-Long Lin, Zi-Cheng Wang and TingTing Hwang, “A New Architecture for 
Power Network in 3D IC”, IEEE/ACM DATE, 2011. (子計畫四) 
 
子計畫五:適用於處理器 SOC 平台之功率管理基礎單元的設計及其研究方法 
 
[1]. J.-Y. Lai and C.-T. Huang, ``Elixir: High-throughput cost-effective dual-field processor and the 
design framework for elliptic curve cryptography'', IEEE Transactions on Very Large Scale 
Integration Systems, vol. 16, no. 11, pp. 1567-1580, Nov. 2008. (子計畫五) 
[2]. J.-Y. Lai and C.-T. Huang, ``A highly efficient cipher processor for dual-field elliptic curve 
cryptography'', IEEE Trans. on Circuits and Systems II, vol. 56, no. 5, pp. 394-398, May 2009. (子計
畫五) 
[3]. J.-Y. Lai, T.-Y. Hung, K.-H. Yang and C.-T. Huang, ``High-Performance Architecture for Elliptic 
Curve Cryptography over Binary Field'', Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Paris, 
Aug. 2010, pp. 3933-3936. (子計畫五) 
[4]. M.-Y. Wang, C.-P. Su, C.-L. Horng, C.-W. Wu, and C.-T. Huang, ``Single- and multi-core 
configurable AES architectures for flexible security'', IEEE Trans. VLSI Systems, vol. 18, no. 4, pp. 
541-552, Apr. 2010.(子計畫五) 
[5]. J.-Y. Lai and C.-T. Huang, ``Energy-adaptive dual-field processors for high-performance elliptic 
curve cryptographic applications'', IEEE Trans. VLSI Systems, May. 2010 (published on IEEE 
Xplore).(子計畫五) 
[6]. S.-H. Chen, H.-M. Lin, C.-C. Hsieh, C.-T. Huang, J.-J. Liou, and Y.-C. Chung, ``TurboVG: A 
HW/SW co-designed multi-core OpenVG accelerator for vector graphics applications with embedded 
power profiler'', in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, 
Jan. 2011, pp. 97-98, (Design contest). (子計畫五) 
 
2. 專利 
專利名稱 發明人 
獲證日期○年
○月 
（或申請中）
專利證號 所屬子計畫 
一種快速偵測節點合併並簡化電路
之方法 
王俊堯 
陳勇志 
申請中  子計畫三 
A Method for Fast Detection of Node 
Mergers and Simplification of a Circuit 
Chun-Yao 
Wang, 
Yung-Chih 
申請中  子計畫三 
 10
5. 其他（例如：可展示技術名稱、擬開發產品名稱……） 
可展示技術及可轉移之技術名稱 
   5.1. 系 統 處 理 器 晶 片 內 崁 式 功 率 量 測 與 效 能 追 蹤 之 電 路 介
面…………..………………………………………….(子計畫五) 
   5.2. 適 用 於 內 崁 式 處 理 器 硬 體 加 速 單 元 之 功 率 與 能 量 自 我 調 適 管 理 方
法……………….….…………………….(子計畫五) 
   5.3. 適 用 於 系 統 晶 片 具 動 態 能 量 調 適 功 能  之 橢 圓 曲 線 密 碼 處 理 器 核
心……………………….………………….(子計畫五) 
 
 12
 
國科會補助計畫衍生研發成果推廣資料表 
日期：   年  月  日 
國科會補助計畫 
計畫名稱： 
計畫主持人：         
計畫編號：             領域： 
（中文） 
研發成果名稱 （英文） 
成果歸屬機構 
 發明人 
(創作人) 
 
（中文） 
 
 
 
（200-500 字） 
技術說明 
（英文） 
產業別 
 
技術/產品應用範圍 
 
技術移轉可行性及預期
效益 
 
     註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
 
 
 
附件三 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：張世杰 計畫編號：99-2220-E-007-001- 
計畫名稱：熱能與功率導向之研究方法－應用於處理器之設計--總計畫(3/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 3 3 100%  專利 已獲得件數 1 1 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 1 1 100% 
人次 
 
期刊論文 19 19 100%  
研究報告/技術報告 0 0 100%  
研討會論文 32 32 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 3 3 100%  專利 已獲得件數 1 1 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
