
*** Running vivado
    with args -log ip_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_fifo.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ip_fifo.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental F:/ZYNQpractice/8.ip_fifo/8.ip_fifo.srcs/utils_1/imports/synth_1/ip_fifo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/ZYNQpractice/8.ip_fifo/8.ip_fifo.srcs/utils_1/imports/synth_1/ip_fifo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ip_fifo -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ip_fifo' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/fifo_rd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (1#1) [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/fifo_rd.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/fifo_wr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (2#1) [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/fifo_wr.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/synth_1/.Xil/Vivado-23652-DESKTOP-O59LNIU/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/synth_1/.Xil/Vivado-23652-DESKTOP-O59LNIU/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (8) of module 'fifo_generator_0' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:42]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'u_fifo_generator_0' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:29]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'u_fifo_generator_0' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:29]
WARNING: [Synth 8-7023] instance 'u_fifo_generator_0' of module 'fifo_generator_0' has 15 connections declared, but only 13 given [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:47]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/synth_1/.Xil/Vivado-23652-DESKTOP-O59LNIU/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/synth_1/.Xil/Vivado-23652-DESKTOP-O59LNIU/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:20]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_checker'. This will prevent further optimization [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ip_fifo' (5#1) [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/sources_1/new/ip_fifo.v:1]
WARNING: [Synth 8-7129] Port fifo_dout[7] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[6] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[5] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[4] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[3] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[2] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[1] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[0] in module fifo_rd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.023 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'u_fifo_generator_0'
Finished Parsing XDC File [f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'u_fifo_generator_0'
Parsing XDC File [f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_checker'
Finished Parsing XDC File [f:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_checker'
Parsing XDC File [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc]
Finished Parsing XDC File [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.srcs/constrs_1/new/cons_fifo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ip_fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ip_fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1261.488 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_fifo_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_checker. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo_rd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fifo_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                 waiting |                               01 |                               01
                 reading |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fifo_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                 waiting |                              010 |                               01
                 writing |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fifo_wr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port fifo_dout[7] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[6] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[5] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[4] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[3] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[2] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[1] in module fifo_rd is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[0] in module fifo_rd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.488 ; gain = 1.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1271.625 ; gain = 11.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
|2     |ila_0            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |ila            |     1|
|3     |BUFG           |     1|
|4     |LUT1           |     2|
|5     |LUT2           |     3|
|6     |LUT3           |     3|
|7     |LUT4           |    11|
|8     |LUT5           |     5|
|9     |LUT6           |     7|
|10    |FDCE           |    25|
|11    |FDPE           |     2|
|12    |IBUF           |     2|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1278.375 ; gain = 16.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1278.375 ; gain = 18.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 746d61f3
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1301.055 ; gain = 41.031
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQpractice/FPGApractice/8.ip_fifo/8.ip_fifo.runs/synth_1/ip_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_fifo_utilization_synth.rpt -pb ip_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 16 23:58:41 2022...
