// Seed: 1612728417
module module_0 (
    input tri1 module_0,
    input supply0 id_1,
    output tri id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    output wand id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri id_11,
    output wor id_12,
    input supply1 id_13,
    output supply1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output uwire id_18,
    input wor id_19,
    output wor id_20,
    input supply1 id_21,
    input tri id_22,
    output tri1 id_23,
    input supply1 id_24
);
  wire id_26;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1
    , id_13,
    output wand id_2,
    output tri0 id_3
    , id_14,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input tri id_10,
    output wire id_11
);
  wire id_15;
  module_0(
      id_8,
      id_9,
      id_11,
      id_6,
      id_2,
      id_4,
      id_2,
      id_11,
      id_4,
      id_5,
      id_9,
      id_7,
      id_3,
      id_8,
      id_2,
      id_1,
      id_4,
      id_3,
      id_3,
      id_7,
      id_11,
      id_8,
      id_10,
      id_2,
      id_8
  );
endmodule
