

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b494c36b708a6a963d7a7aeae216c448  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x562f120fc49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12104f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f121051d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12105460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f121056e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12105960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12105be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12105e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f121060e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12106360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f121065e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x562f12106860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12106a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12106ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12106ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f121070e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12107fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f121081e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12108400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12108620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12108840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x562f12108a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a0100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a0140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a0180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a01c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f1239f380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a00e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f1210b900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f1210b920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a00e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f1210b904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x562f123a00f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffcac138a40..

GPGPU-Sim PTX: cudaLaunch for 0x0x562f120fc49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 104430
gpu_sim_insn = 77053440
gpu_ipc =     737.8477
gpu_tot_sim_cycle = 104430
gpu_tot_sim_insn = 77053440
gpu_tot_ipc =     737.8477
gpu_tot_issued_cta = 100
gpu_occupancy = 12.4579% 
gpu_tot_occupancy = 12.4579% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.6879
partiton_level_parallism_total  =       9.6879
partiton_level_parallism_util =      15.2472
partiton_level_parallism_util_total  =      15.2472
L2_BW  =     350.9361 GB/Sec
L2_BW_total  =     350.9361 GB/Sec
gpu_total_sim_rate=161537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[1]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 194
	L1D_cache_core[2]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[3]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 434
	L1D_cache_core[4]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 814
	L1D_cache_core[5]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1178
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 966
	L1D_cache_core[8]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 393
	L1D_cache_core[9]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[11]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[12]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[13]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[14]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[15]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[16]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 449
	L1D_cache_core[17]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1031
	L1D_cache_core[18]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 811
	L1D_cache_core[19]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 940
	L1D_cache_core[20]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361
	L1D_cache_core[21]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 313
	L1D_cache_core[23]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1028
	L1D_cache_core[24]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[25]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[26]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 412
	L1D_cache_core[28]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[29]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639
	L1D_cache_core[30]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1086
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1100
	L1D_cache_core[32]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 734
	L1D_cache_core[33]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[34]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[35]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714
	L1D_cache_core[36]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 939
	L1D_cache_core[37]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 577
	L1D_cache_core[38]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[39]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682
	L1D_cache_core[40]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[41]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[42]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1228
	L1D_cache_core[43]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1016
	L1D_cache_core[44]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012
	L1D_cache_core[45]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1013
	L1D_cache_core[46]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 962
	L1D_cache_core[47]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[48]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 937
	L1D_cache_core[49]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736
	L1D_cache_core[51]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875
	L1D_cache_core[52]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[53]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[54]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 934
	L1D_cache_core[55]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1098
	L1D_cache_core[56]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1356
	L1D_cache_core[57]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288
	L1D_cache_core[58]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[59]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352
	L1D_cache_core[60]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[61]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[62]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[63]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 440
	L1D_cache_core[64]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[65]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[66]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1101
	L1D_cache_core[67]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885
	L1D_cache_core[68]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 974
	L1D_cache_core[69]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708
	L1D_cache_core[70]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1178
	L1D_cache_core[71]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[72]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 597
	L1D_cache_core[73]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071
	L1D_cache_core[74]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[75]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[76]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1102
	L1D_cache_core[77]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[78]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[79]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1238
	L1D_total_cache_accesses = 1011712
	L1D_total_cache_misses = 1011712
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 55222
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.161
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 811008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17084
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38138
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6194, 6194, 6194, 6194, 6194, 6194, 6194, 6194, 
gpgpu_n_tot_thrd_icount = 79266816
gpgpu_n_tot_w_icount = 2477088
gpgpu_n_stall_shd_mem = 1362974
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 811008
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1622016
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 7166976
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 364672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 998302
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10544835	W0_Idle:1460592	W0_Scoreboard:5721057	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2474816
single_issue_nums: WS0:619272	WS1:619272	WS2:619272	WS3:619272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6488064 {8:811008,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32440320 {40:811008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2246 
max_icnt2mem_latency = 2011 
maxmrqlatency = 546 
max_icnt2sh_latency = 929 
averagemflatency = 752 
avg_icnt2mem_latency = 398 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 153 
mrq_lat_table:50791 	23496 	9090 	4261 	15022 	89785 	15005 	9130 	2883 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52648 	222698 	523050 	211838 	1478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	104623 	88617 	127478 	143163 	202059 	278877 	66895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	195105 	50084 	40609 	46826 	65537 	116394 	243752 	235774 	17631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	66 	56 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         9         8         8         8         8         8         8         8         8         8         8        12         8        12        12 
dram[1]:         8         8         8         9         8         8         8         8         8         8         8        16         8        12         8        12 
dram[2]:         8         8        12         8         8         9         8         8         8        12         8         8        12         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8        12        12         8         8         8 
dram[4]:         8         8         8         8        10         8         8         8         8         8         8        12        12         8        12        12 
dram[5]:         8         8         8         8         8         8         8         8        11         8         8        16         8         8         8        12 
dram[6]:         8         8        12         8         8         8         8         8         8        12         8         8         8        12         8         8 
dram[7]:         8         8         8         8         8         8         8         8        12         8         8         8        12         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8        12        16         8        12        12 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8        12         8         8         8        12 
dram[10]:         8         8        12         8         8         8         8         8        12         8        12         8         8        12         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8        12         8         8        12         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8        12         8        12        12 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8        13        12        12        10        12 
dram[14]:         8         8        12         8         8         8         8         8         8        12        12         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8        12         8         8         8        12         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8        12         8        16        16        12 
dram[17]:         8         8         8         8         8         8         8         8         8         8        12         8        12         8        12         8 
dram[18]:         8         8        12         8         8         8        12         8         8         8         8         8        12        12         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8        12        12         9         8 
dram[20]:         8         8         8         8         8         8         8         8         8         8         8        12         8         8        12        12 
dram[21]:         8         8         8         8         8         8         8         8         8         8        12        12        12         8         8         8 
dram[22]:         8         8        12         8        12         8         8         8         8         8         8         8        12        12        12         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8        16         8        12         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8        12        12         8        12        12        12 
dram[25]:         8         8         8         8         8         9         8         8         8         8         8         8        12         8         8         8 
dram[26]:         8         8        12         8         8         8        12         8         8        12         8         8        12        12         8         8 
dram[27]:         8         8         8        10         8        10         8         8        12         8         8        12         8         8        12         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8        12        12         8        12        12        12 
dram[29]:         8         8         8         8         8         8         8         8         8         8        12        12        16        12         8         8 
dram[30]:         8         8        12         8         8         8        12         8         8         8         8         8        16        10        12         8 
dram[31]:         8         8         8         8         8         8         8         8        12         8         8        12        16        16         8         8 
maximum service time to same row:
dram[0]:     13710     13998     13290     13343     13656     13490     12702     13144     12773     12656     13771     13003     14031     13501     13749     13880 
dram[1]:     13956     13592     13948     14011     13866     14086     13130     12382     12844     12736     13079     13917     13878     14003     12631     12429 
dram[2]:     14006     13866     14174     13987     14101     14181     13737     12433     13347     13316     13589     13810     13871     13925     13131     13020 
dram[3]:     13751     14117     13791     13757     14191     13836     13179     13551     13191     13190     13800     13500     14021     12442     14200     14222 
dram[4]:     13719     14022     13288     13339     13662     13490     12705     13216     12787     12664     13756     12991     14030     13510     13737     13865 
dram[5]:     13965     13605     13959     14001     13869     13959     13114     12392     12850     12744     13070     13925     13897     14005     12239     12567 
dram[6]:     14014     13865     14147     13970     14110     14211     12706     12437     13361     13355     13571     13741     13883     13963     13158     13028 
dram[7]:     13763     14127     13781     13764     14195     13839     13175     13566     13207     13204     11911     13483     13901     12440     14178     14223 
dram[8]:     13714     13993     13287     13339     13636     13486     12704     13143     12773     12661     13766     13003     14037     13503     13749     13867 
dram[9]:     13950     13591     13965     14020     13864     14090     13131     12375     12841     12730     13086     13925     13910     13994     12229     12547 
dram[10]:     14001     13865     14177     13989     14095     14199     13747     12419     13318     13330     13591     13811     13867     13978     13135     13013 
dram[11]:     13748     14110     13784     13762     14191     13840     13171     13538     13196     13189     13804     13497     14025     12439     14195     14224 
dram[12]:     13731     14011     13283     13334     13641     13478     12706     13209     12793     12671     13755     12990     14033     13515     13734     13857 
dram[13]:     13961     13604     13969     14001     13862     13967     13118     12375     12857     12757     13073     13929     13912     13994     12643     12555 
dram[14]:     14015     13862     14154     13974     14100     14213     13770     12425     13359     13354     13583     13821     13861     13964     13151     13021 
dram[15]:     13755     14125     13781     13770     14190     13849     13178     13546     13211     13203     12641     13488     14006     13772     14078     14227 
dram[16]:     13841     13979     13338     13690     13255     13813     13183     13400     12867     12781     13293     13696     13988     13770     14023     13908 
dram[17]:     13941     13692     13861     13156     14078     14076     13154     12619     12531     12907     13656     13279     13628     13973     13432     12596 
dram[18]:     14025     13931     14407     13656     14443     14198     13088     13652     12862     13342     12683     13745     13768     14067     13857     13017 
dram[19]:     14042     14044     13865     13805     13754     14236     13586     13327     13363     13199     12661     13979     14106     13878     13807     14253 
dram[20]:     13851     13997     13336     13680     13251     13811     13174     13396     12878     12789     13293     13647     13969     13764     14259     13877 
dram[21]:     13960     13705     13851     13162     14101     14089     13167     12619     12538     12914     13632     13277     13628     13976     13416     12625 
dram[22]:     14031     13930     14407     13656     14462     14207     13092     13664     12876     13356     12676     13736     13784     14058     13837     13050 
dram[23]:     14045     14057     13869     13795     13747     14260     13588     13318     13360     13196     13669     14144     14103     13881     14261     14241 
dram[24]:     13840     13983     13344     13684     13255     13809     13181     13397     12870     12781     13297     13698     13991     13773     14258     13894 
dram[25]:     13948     13696     13853     13158     14077     14069     13138     12618     12537     12903     13646     13274     13615     13976     13438     12360 
dram[26]:     14022     13930     14394     13665     14442     14186     13103     13641     12875     13340     12716     13755     13768     14079     13853     13007 
dram[27]:     13768     14054     13869     13803     13753     14240     13592     13326     13353     13196     12668     13983     14107     13859     14252     14255 
dram[28]:     13853     13997     13348     13685     13254     13815     13172     13397     12886     12793     13303     13685     13988     13778     14258     13881 
dram[29]:     13962     13711     13842     13167     14085     14083     13142     12617     12550     12919     13640     13259     13620     13969     13431     12620 
dram[30]:     14034     13936     14396     13676     14438     14217     13096     13638     12885     13347     12703     13740     13780     14056     13833     12404 
dram[31]:     14049     14063     13869     13792     13763     14256     13581     13336     13374     13198     13724     14157     14105     13872     14262     14243 
average row accesses per activate:
dram[0]:  4.126126  4.829787  4.309278  4.168317  4.184466  4.152381  4.071429  3.619048  4.312500  3.790909  4.175258  4.132653  4.028302  3.681035  4.421052  4.532609 
dram[1]:  4.677083  4.697917  4.764045  4.818182  4.114286  4.297029  4.117117  3.789916  4.099010  4.128713  4.590909  4.527472  4.037736  4.391753  4.368421  4.147059 
dram[2]:  4.750000  4.261682  4.385417  4.280000  4.213592  4.526316  3.930435  3.973451  4.078432  4.242424  4.602273  4.218750  4.323232  4.385417  4.038462  4.473118 
dram[3]:  4.427185  4.403846  4.210000  4.329897  3.990826  4.066038  4.254717  3.982301  3.943396  3.844037  4.226804  4.130000  4.478724  4.067961  4.000000  4.242424 
dram[4]:  4.283019  4.540000  4.252525  4.217822  4.165049  4.330000  4.185185  3.729508  4.354167  4.163265  4.183673  4.141414  4.178218  3.943396  3.823009  4.364583 
dram[5]:  4.739583  4.283019  4.437500  4.733333  4.367347  4.144231  4.326923  4.163636  4.171717  4.088235  4.625000  4.527472  3.781818  4.265306  4.066667  4.168317 
dram[6]:  4.718750  4.185185  4.608696  4.442105  4.153846  4.114286  4.090090  3.982456  4.089109  4.555555  4.573034  4.270833  4.242424  4.559140  4.681319  3.971698 
dram[7]:  4.441176  4.417476  4.220000  4.442105  4.192307  3.848214  4.185185  3.766667  4.410526  3.897196  3.887851  4.439560  4.516129  4.158416  4.000000  3.785714 
dram[8]:  4.155963  4.514852  4.521276  4.282828  4.028038  4.343434  4.571429  4.017857  4.009434  3.871560  4.142857  4.019802  4.237624  3.961905  4.176471  4.354167 
dram[9]:  4.495049  4.109091  4.437500  4.367347  4.018518  4.310000  4.072072  3.921053  4.048543  4.357895  4.294737  4.141414  3.952830  4.410526  4.437500  4.068627 
dram[10]:  4.585859  4.283019  4.323232  4.452631  4.174757  4.037383  4.235849  3.947368  4.282828  3.952830  4.204082  4.376344  4.188119  5.023809  4.128713  4.354167 
dram[11]:  4.231482  4.708333  4.484210  4.468085  4.094340  4.353535  4.264151  3.805085  3.990476  4.009615  4.153061  4.561798  4.427083  4.000000  4.019048  3.943396 
dram[12]:  4.242990  4.880435  4.576087  4.288660  3.981818  4.474227  4.017544  3.709677  4.378947  3.707965  4.111111  4.273684  4.009434  3.809091  4.316327  4.312500 
dram[13]:  4.330189  4.500000  4.644444  5.097561  4.297029  3.954129  3.965517  4.000000  4.059406  4.354167  4.568182  4.620690  3.900901  4.505263  4.210000  4.295918 
dram[14]:  4.311321  4.365385  4.463158  4.633333  4.103774  4.290000  4.174312  3.846154  3.933962  3.980952  4.590909  4.620690  4.215686  4.329897  4.076923  4.312500 
dram[15]:  4.388350  4.602041  3.962963  4.548387  3.901786  4.402062  4.008850  3.750000  3.981132  3.844037  4.185567  4.354839  4.677778  3.915888  3.943925  4.078432 
dram[16]:  4.550000  4.342857  4.364583  4.965117  4.028038  4.313131  4.116071  4.283019  3.980769  4.110000  4.273684  4.584270  4.107843  4.340000  4.262626  4.058252 
dram[17]:  4.690722  4.967033  4.707865  4.176471  4.235294  4.237624  4.026316  3.754098  4.180000  4.232323  4.079208  4.890244  4.262626  3.971963  4.222222  4.309278 
dram[18]:  4.323810  4.618556  4.850574  4.644444  4.235294  3.750000  4.053097  3.854701  4.389474  3.871560  4.620690  4.183673  4.147059  4.188119  4.170000  4.038462 
dram[19]:  4.446602  4.570000  4.326530  4.781609  4.343434  4.300000  4.346154  4.203704  3.915888  4.088235  4.477778  4.636364  3.926605  4.295918  4.147059  4.288660 
dram[20]:  4.495049  4.670103  4.688889  4.559140  4.174757  4.245098  4.201835  4.314286  3.924528  4.108911  4.276596  4.555555  4.126214  3.961905  4.105769  4.170000 
dram[21]:  4.456311  4.708333  4.775281  4.500000  4.009259  4.205883  4.311321  3.913043  4.247423  4.255102  4.340425  4.527472  4.360825  4.329897  4.395833  4.350515 
dram[22]:  4.292453  4.540000  4.722222  4.526882  4.094340  4.134615  4.089286  3.813559  4.160000  4.181818  4.439560  4.121212  4.336735  4.406250  3.810811  4.108911 
dram[23]:  4.355769  4.510000  4.230000  4.458333  4.360000  4.056075  4.035398  4.017544  4.382979  4.170000  4.466667  4.312500  4.640450  3.971698  3.863636  4.549450 
dram[24]:  4.375000  4.163636  4.542553  4.700000  4.184466  4.432990  4.382353  4.450980  3.861111  4.118812  4.140000  4.329787  4.117647  4.178218  4.200000  4.019048 
dram[25]:  4.384615  4.500000  4.630435  4.326530  4.363636  4.303030  4.411765  4.026786  4.368421  4.252525  4.060000  4.511111  4.548387  3.943396  4.067961  4.260000 
dram[26]:  4.525252  4.470588  4.827586  4.381444  4.095238  4.104762  4.044248  4.071429  4.107843  3.887851  4.369565  4.461538  4.217822  4.357143  4.220000  3.741071 
dram[27]:  4.359223  4.649485  4.262626  4.755556  4.542553  4.254902  4.323810  4.378641  3.837838  3.971154  4.151515  4.549450  4.622222  3.862385  3.907408  4.098039 
dram[28]:  4.757895  4.585859  4.489362  4.553192  4.290000  4.287129  4.203704  4.283019  3.834862  4.009524  4.579545  4.439560  3.880734  4.220000  4.038462  4.378947 
dram[29]:  4.520000  4.585859  4.391753  4.443299  4.343434  4.144231  4.165138  3.776860  4.079208  4.372340  4.336842  4.879518  4.144231  4.000000  4.178218  4.138614 
dram[30]:  4.375000  4.524753  4.711111  4.569892  4.018692  4.343434  4.110092  3.905172  4.178218  3.990291  4.483517  4.208333  4.095238  4.135922  4.371134  4.058252 
dram[31]:  4.371428  4.750000  4.282828  4.431579  4.363636  3.918919  4.185185  4.100917  4.137255  4.118812  4.380435  4.613636  4.094340  4.056604  4.244898  4.234694 
average row locality = 219490/51710 = 4.244634
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       416       384       384       384       384       412       412       380       380       372       372       372       372       376       372 
dram[1]:       416       416       384       384       384       384       412       412       380       380       372       376       368       372       372       376 
dram[2]:       416       416       384       384       384       384       412       412       380       380       372       372       376       368       372       372 
dram[3]:       416       416       384       384       384       384       412       412       380       380       372       376       372       372       372       372 
dram[4]:       416       416       384       384       384       384       412       412       380       380       372       376       372       368       376       372 
dram[5]:       416       416       384       384       384       384       412       412       380       380       372       376       368       368       376       372 
dram[6]:       416       416       384       384       384       384       412       412       380       380       372       372       368       372       372       372 
dram[7]:       416       416       384       384       384       384       412       412       380       380       376       372       372       372       372       372 
dram[8]:       416       416       384       384       384       384       412       412       380       380       372       376       376       368       376       372 
dram[9]:       416       416       384       384       384       384       412       412       380       380       372       372       368       368       376       372 
dram[10]:       416       416       384       384       384       384       412       412       384       380       376       372       368       372       372       372 
dram[11]:       416       416       384       384       384       384       412       412       380       384       372       372       372       372       372       372 
dram[12]:       416       416       384       384       384       384       412       412       380       380       372       372       372       368       376       372 
dram[13]:       416       416       384       384       384       384       412       412       380       380       372       372       372       372       372       372 
dram[14]:       416       416       384       384       384       384       412       412       380       380       376       372       368       368       372       372 
dram[15]:       416       416       384       384       384       384       412       412       380       380       372       372       372       368       372       372 
dram[16]:       416       416       384       384       384       384       412       412       380       380       372       372       368       376       376       372 
dram[17]:       416       416       384       384       384       384       412       412       380       380       376       372       372       368       376       372 
dram[18]:       416       416       384       384       384       384       412       408       380       380       372       372       372       372       372       372 
dram[19]:       416       416       384       384       384       384       412       412       380       380       372       372       372       372       372       372 
dram[20]:       416       416       384       384       384       384       412       412       380       380       372       376       368       368       372       372 
dram[21]:       416       416       384       384       384       384       412       412       380       380       376       376       372       368       372       372 
dram[22]:       416       416       384       384       384       384       412       408       380       380       372       372       372       372       376       372 
dram[23]:       416       416       384       384       384       384       412       412       380       380       372       376       368       372       372       372 
dram[24]:       416       416       384       384       384       384       412       412       380       380       376       372       368       372       372       376 
dram[25]:       416       416       384       384       384       384       412       412       380       380       372       372       372       368       372       376 
dram[26]:       416       416       384       384       384       384       412       412       380       384       372       372       372       372       372       372 
dram[27]:       416       416       384       384       384       384       412       408       384       380       372       376       368       368       376       372 
dram[28]:       416       416       384       384       384       384       412       412       380       380       372       372       368       372       372       372 
dram[29]:       416       416       384       384       384       384       412       412       380       380       376       376       376       372       372       372 
dram[30]:       416       416       384       384       384       384       412       412       380       380       372       372       376       368       376       376 
dram[31]:       416       416       384       384       384       384       412       412       384       380       372       372       376       376       372       372 
total dram reads = 197948
bank skew: 416/368 = 1.13
chip skew: 6196/6180 = 1.00
number of total write accesses:
dram[0]:       168       152       136       148       188       208       176       176       136       148       132       132       220       220       176       180 
dram[1]:       132       140       160       160       192       200       180       156       136       148       128       144       240       216       172       188 
dram[2]:       160       160       148       176       200       184       160       148       144       160       132       132       208       212       192       176 
dram[3]:       160       168       148       144       204       188       156       152       152       156       152       148       196       188       192       192 
dram[4]:       152       152       148       168       180       196       160       172       152       112       152       136       200       200       224       188 
dram[5]:       156       152       168       168       176       188       152       184       132       148       140       144       192       200       204       196 
dram[6]:       148       144       160       152       192       192       168       168       132       120       140       152       208       208       216       196 
dram[7]:       148       156       152       152       208       188       160       160       156       148       160       128       192       192       192       208 
dram[8]:       148       160       164       160       188       184       144       152       180       168       136       128       208       192       200       184 
dram[9]:       156       144       168       176       200       188       160       140       148       140       144       152       204       204       200       172 
dram[10]:       152       152       176       156       184       192       148       152       160       156       144       140       220       200       180       184 
dram[11]:       164       144       168       144       200       188       160       148       156       132       140       136       212       208       200       184 
dram[12]:       152       132       148       128       216       200       184       192       144       156       140       136       212       204       188       168 
dram[13]:       172       136       136       136       200       188       192       160       120       152       120       120       244       224       196       196 
dram[14]:       164       152       160       132       204       180       172       152       148       152       112       120       248       208       208       168 
dram[15]:       144       140       176       156       212       172       164       152       168       156       136       132       196       204       200       176 
dram[16]:       156       160       140       172       188       172       196       168       136       124       136       144       204       232       184       184 
dram[17]:       156       144       140       168       192       176       192       184       152       156       144       116       200       228       168       184 
dram[18]:       152       128       152       136       192       204       184       172       148       168       120       152       204       204       180       192 
dram[19]:       168       164       160       128       184       184       160       168       156       148       124       144       224       196       204       176 
dram[20]:       152       148       152       160       184       196       184       164       144       140       120       136       228       192       220       180 
dram[21]:       172       144       164       156       196       180       180       152       128       148       128       144       204       208       200       200 
dram[22]:       156       152       164       148       200       184       184       168       144       136       128       144       212       204       188       172 
dram[23]:       148       140       156       176       208       200       176       184       128       148       120       152       180       196       212       168 
dram[24]:       156       168       172       156       188       184       140       168       148       144       152       140       208       200       192       184 
dram[25]:       160       172       168       160       192       168       152       156       140       164       136       136       204       200       188       200 
dram[26]:       128       160       144       164       184       188       180       176       156       128       120       136       216       224       200       188 
dram[27]:       132       144       152       176       172       200       168       172       168       132       156       152       192       212       184       184 
dram[28]:       144       152       152       176       180       196       168       168       152       164       124       128       220       200       192       176 
dram[29]:       144       152       168       188       184       188       168       180       128       124       144       116       220       208       200       184 
dram[30]:       156       164       160       164       184       184       144       164       168       124       144       128       216       232       192       168 
dram[31]:       172       160       160       148       192       204       160       140       152       144       124       136       232       216       176       172 
total dram writes = 86196
bank skew: 248/112 = 2.21
chip skew: 2704/2680 = 1.01
average mf latency per bank:
dram[0]:       2398      2524      4369      4260      4080      3891      3476      3463      2656      2552      1555      1588      1244      1243      1353      1364
dram[1]:       2652      2616      4177      4210      4068      4008      3515      3712      2697      2618      1587      1522      1190      1298      1380      1332
dram[2]:       2486      2434      4269      4021      3933      4107      3635      3757      2540      2530      1592      1596      1274      1297      1335      1369
dram[3]:       2525      2421      4280      4327      3937      4041      3572      3700      2518      2521      1491      1546      1317      1327      1337      1332
dram[4]:       2603      2577      4384      4193      4215      4080      3621      3556      2585      2849      1528      1608      1342      1319      1273      1380
dram[5]:       2553      2642      4210      4218      4292      4217      3731      3413      2581      2576      1606      1551      1301      1304      1362      1372
dram[6]:       2507      2522      4128      4159      3976      4003      3588      3540      2567      2699      1604      1492      1242      1244      1317      1330
dram[7]:       2526      2507      4235      4178      3887      4004      3519      3566      2465      2474      1463      1550      1279      1262      1335      1272
dram[8]:       2644      2563      4296      4317      4216      4190      3805      3689      2446      2511      1557      1604      1278      1322      1362      1434
dram[9]:       2587      2675      4173      4122      4086      4188      3688      3802      2589      2685      1528      1523      1295      1324      1364      1460
dram[10]:       2549      2474      3955      4126      4052      3940      3631      3749      2552      2512      1556      1537      1250      1302      1434      1415
dram[11]:       2461      2601      4126      4306      3987      4007      3546      3670      2505      2576      1515      1558      1220      1257      1334      1373
dram[12]:       2634      2811      4497      4643      4010      4097      3619      3440      2679      2616      1588      1586      1326      1359      1381      1467
dram[13]:       2561      2748      4683      4655      4264      4360      3673      3900      2923      2787      1711      1732      1264      1328      1419      1458
dram[14]:       2522      2520      4238      4419      4006      4157      3611      3829      2621      2626      1657      1695      1219      1346      1329      1479
dram[15]:       2640      2698      4202      4339      4016      4255      3669      3703      2479      2594      1562      1630      1369      1286      1339      1404
dram[16]:       2567      2506      4404      4146      4129      4295      3417      3576      2629      2781      1609      1514      1324      1238      1341      1344
dram[17]:       2504      2634      4481      4222      4187      4313      3509      3447      2529      2515      1559      1681      1302      1233      1407      1326
dram[18]:       2473      2555      4125      4288      3925      3805      3390      3472      2466      2475      1578      1531      1264      1293      1352      1289
dram[19]:       2510      2438      4209      4528      4099      4112      3608      3591      2438      2560      1626      1537      1229      1330      1258      1356
dram[20]:       2532      2637      4283      4241      4186      4102      3479      3522      2624      2560      1656      1565      1217      1314      1223      1397
dram[21]:       2366      2594      4078      4162      3943      4105      3474      3535      2638      2481      1569      1525      1293      1230      1316      1320
dram[22]:       2611      2647      4292      4421      4158      4286      3586      3635      2614      2686      1651      1608      1270      1283      1399      1438
dram[23]:       2573      2627      4256      4099      3966      4051      3571      3460      2650      2532      1648      1528      1336      1323      1289      1403
dram[24]:       2625      2507      4108      4317      4200      4172      3752      3606      2558      2598      1494      1556      1271      1312      1367      1401
dram[25]:       2409      2454      4025      4099      3972      4150      3575      3514      2617      2365      1524      1513      1255      1279      1367      1282
dram[26]:       2572      2449      4166      3990      3939      3917      3432      3367      2460      2664      1592      1509      1245      1207      1330      1363
dram[27]:       2671      2606      4228      4133      4181      4001      3591      3600      2486      2720      1524      1475      1341      1282      1392      1399
dram[28]:       2746      2607      4403      4250      4310      4225      3669      3752      2621      2586      1641      1643      1295      1347      1342      1410
dram[29]:       2591      2609      4207      4063      4195      4194      3593      3547      2697      2644      1561      1664      1253      1289      1344      1371
dram[30]:       2604      2526      4303      4281      4218      4174      3806      3752      2592      2766      1552      1675      1307      1258      1389      1481
dram[31]:       2479      2530      4212      4365      4073      3995      3716      3852      2610      2629      1589      1572      1229      1300      1394      1433
maximum mf latency per bank:
dram[0]:       1804      1865      1917      1935      2036      1997      1998      1923      1814      1784      1521      1412      1519      1501      1443      1521
dram[1]:       1765      1580      1996      2062      2109      2087      2066      2041      1790      1769      1441      1427      1524      1507      1421      1531
dram[2]:       1530      1548      2125      2185      2167      2221      1965      2163      1768      1909      1501      1344      1433      1409      1432      1398
dram[3]:       1536      1736      2118      2113      2115      2148      2084      2103      1700      1786      1525      1520      1444      1413      1432      1538
dram[4]:       1847      1885      1921      1936      2028      1999      1996      1925      1822      1783      1352      1522      1493      1409      1532      1485
dram[5]:       1720      1603      2019      2067      2126      2087      2068      2043      1788      1764      1509      1408      1434      1358      1536      1489
dram[6]:       1399      1448      2150      2121      2186      2167      1993      2034      1805      1885      1452      1496      1441      1372      1564      1560
dram[7]:       1641      1735      2167      2093      2186      2107      2119      2052      1769      1769      1455      1436      1399      1328      1531      1594
dram[8]:       1814      1908      1947      1932      2025      1999      2010      1940      1806      1791      1348      1393      1366      1349      1496      1577
dram[9]:       1704      1606      1990      2044      2129      2082      2062      2054      1782      1777      1473      1396      1364      1355      1560      1494
dram[10]:       1501      1495      2157      2148      2189      2205      1993      2049      1789      1781      1474      1497      1454      1473      1562      1495
dram[11]:       1538      1748      2143      2085      2142      2119      2077      2086      1600      1758      1308      1421      1352      1509      1421      1471
dram[12]:       1837      2011      2054      1985      2055      1994      2054      1951      1931      1781      1400      1342      1542      1430      1480      1436
dram[13]:       1983      1658      1996      2136      2125      2159      2053      2144      1796      2003      1418      1486      1453      1463      1445      1453
dram[14]:       1552      1567      2150      2188      2189      2246      2000      2103      1770      1891      1447      1440      1445      1528      1421      1513
dram[15]:       1677      1757      2108      2078      2118      2099      2044      2053      1620      1744      1361      1439      1521      1430      1495      1497
dram[16]:       2056      1774      2067      2097      2030      2136      1973      2108      1817      2019      1557      1446      1494      1445      1525      1424
dram[17]:       2030      1883      2123      2133      2195      2207      2151      2147      1936      2020      1479      1462      1397      1461      1515      1429
dram[18]:       1552      1411      2135      2133      2174      2181      2037      1937      1790      1743      1386      1488      1388      1462      1459      1503
dram[19]:       1649      1507      2163      2090      2202      2111      2119      2036      1769      1624      1430      1466      1404      1519      1394      1508
dram[20]:       2000      1797      1987      2000      1968      2008      1988      2016      1812      1925      1428      1416      1381      1498      1414      1533
dram[21]:       1730      1704      2049      2021      2103      2118      2068      2036      1772      1791      1435      1412      1401      1507      1533      1538
dram[22]:       1551      1440      2162      2174      2200      2214      2014      1980      1779      1797      1466      1409      1360      1422      1508      1454
dram[23]:       1593      1503      2110      2098      2133      2115      2067      2051      1723      1648      1484      1415      1437      1447      1445      1489
dram[24]:       1852      1808      1938      1946      1935      1962      1978      1998      1844      1835      1313      1434      1359      1399      1534      1507
dram[25]:       2006      1813      2052      2108      2093      2184      2069      2126      1864      2004      1402      1414      1363      1389      1400      1502
dram[26]:       1516      1490      2173      2188      2202      2221      2006      2004      1839      1743      1500      1488      1520      1338      1456      1524
dram[27]:       1695      1467      2126      2117      2167      2125      2085      2061      1733      1638      1427      1487      1329      1395      1540      1551
dram[28]:       1976      1805      1942      1980      1920      1979      1979      2000      1818      1894      1360      1405      1422      1435      1441      1417
dram[29]:       1780      1849      2113      2009      2158      2113      2137      2041      1948      1784      1350      1386      1415      1434      1453      1444
dram[30]:       1664      1525      2125      2205      2166      2244      1950      2041      1780      1793      1347      1535      1432      1470      1461      1464
dram[31]:       1678      1529      2124      2121      2159      2129      2080      2063      1772      1663      1395      1366      1416      1445      1427      1489
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67467 n_act=1659 n_pre=1643 n_ref_event=0 n_req=6862 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1133
n_activity=27160 dram_eff=0.3271
bk0: 416a 73986i bk1: 416a 74953i bk2: 384a 74677i bk3: 384a 74375i bk4: 384a 74039i bk5: 384a 74092i bk6: 412a 73898i bk7: 412a 73701i bk8: 380a 74175i bk9: 380a 74371i bk10: 372a 74279i bk11: 372a 74708i bk12: 372a 73452i bk13: 372a 73455i bk14: 376a 74186i bk15: 372a 74346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758234
Row_Buffer_Locality_read = 0.803814
Row_Buffer_Locality_write = 0.339763
Bank_Level_Parallism = 3.205047
Bank_Level_Parallism_Col = 2.481812
Bank_Level_Parallism_Ready = 1.529716
write_to_read_ratio_blp_rw_average = 0.309583
GrpLevelPara = 1.859719 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 10840 
Wasted_Row = 3617 
Idle = 55074 

BW Util Bottlenecks: 
RCDc_limit = 9273 
RCDWRc_limit = 2129 
WTRc_limit = 1491 
RTWc_limit = 5111 
CCDLc_limit = 4688 
rwq = 0 
CCDLc_limit_alone = 4292 
WTRc_limit_alone = 1371 
RTWc_limit_alone = 4835 

Commands details: 
total_CMD = 78415 
n_nop = 67467 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1659 
n_pre = 1643 
n_ref = 0 
n_req = 6862 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3302 
issued_total_col = 8884 
Row_Bus_Util =  0.042109 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.139616 
Issued_on_Two_Bus_Simul_Util = 0.015788 
issued_two_Eff = 0.113080 
queue_avg = 2.201288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104435 -   mf: uid=3284624, sid4294967295:w4294967295, part=1, addr=0xc0bc3500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104335), 
Ready @ 104442 -   mf: uid=3284627, sid4294967295:w4294967295, part=1, addr=0xc0c52f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104342), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67564 n_act=1586 n_pre=1570 n_ref_event=0 n_req=6861 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=27453 dram_eff=0.3235
bk0: 416a 74563i bk1: 416a 74674i bk2: 384a 74790i bk3: 384a 74696i bk4: 384a 74008i bk5: 384a 74280i bk6: 412a 73858i bk7: 412a 73806i bk8: 380a 74364i bk9: 380a 74148i bk10: 372a 74389i bk11: 376a 74491i bk12: 368a 73811i bk13: 372a 73616i bk14: 372a 74005i bk15: 376a 73853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768838
Row_Buffer_Locality_read = 0.812056
Row_Buffer_Locality_write = 0.371471
Bank_Level_Parallism = 3.155008
Bank_Level_Parallism_Col = 2.540365
Bank_Level_Parallism_Ready = 1.587387
write_to_read_ratio_blp_rw_average = 0.316777
GrpLevelPara = 1.839583 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10699 
Wasted_Row = 3923 
Idle = 54913 

BW Util Bottlenecks: 
RCDc_limit = 8558 
RCDWRc_limit = 2172 
WTRc_limit = 1217 
RTWc_limit = 5438 
CCDLc_limit = 4785 
rwq = 0 
CCDLc_limit_alone = 4344 
WTRc_limit_alone = 1116 
RTWc_limit_alone = 5098 

Commands details: 
total_CMD = 78415 
n_nop = 67564 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1586 
n_pre = 1570 
n_ref = 0 
n_req = 6861 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3156 
issued_total_col = 8880 
Row_Bus_Util =  0.040247 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.138379 
Issued_on_Two_Bus_Simul_Util = 0.015112 
issued_two_Eff = 0.109207 
queue_avg = 2.352726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35273
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67530 n_act=1602 n_pre=1586 n_ref_event=0 n_req=6857 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=27219 dram_eff=0.3261
bk0: 416a 74531i bk1: 416a 74061i bk2: 384a 74520i bk3: 384a 74303i bk4: 384a 73985i bk5: 384a 74548i bk6: 412a 73897i bk7: 412a 73759i bk8: 380a 74325i bk9: 380a 74585i bk10: 372a 74508i bk11: 372a 74440i bk12: 376a 74009i bk13: 368a 73506i bk14: 372a 73375i bk15: 372a 74303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766370
Row_Buffer_Locality_read = 0.808215
Row_Buffer_Locality_write = 0.381872
Bank_Level_Parallism = 3.183547
Bank_Level_Parallism_Col = 2.549541
Bank_Level_Parallism_Ready = 1.602636
write_to_read_ratio_blp_rw_average = 0.314854
GrpLevelPara = 1.860822 

BW Util details:
bwutil = 0.113193 
total_CMD = 78415 
util_bw = 8876 
Wasted_Col = 10879 
Wasted_Row = 3754 
Idle = 54906 

BW Util Bottlenecks: 
RCDc_limit = 8991 
RCDWRc_limit = 1920 
WTRc_limit = 1268 
RTWc_limit = 5431 
CCDLc_limit = 4713 
rwq = 0 
CCDLc_limit_alone = 4249 
WTRc_limit_alone = 1151 
RTWc_limit_alone = 5084 

Commands details: 
total_CMD = 78415 
n_nop = 67530 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1602 
n_pre = 1586 
n_ref = 0 
n_req = 6857 
total_req = 8876 

Dual Bus Interface Util: 
issued_total_row = 3188 
issued_total_col = 8876 
Row_Bus_Util =  0.040655 
CoL_Bus_Util = 0.113193 
Either_Row_CoL_Bus_Util = 0.138813 
Issued_on_Two_Bus_Simul_Util = 0.015035 
issued_two_Eff = 0.108314 
queue_avg = 2.401938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67419 n_act=1651 n_pre=1635 n_ref_event=0 n_req=6862 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1133
n_activity=27448 dram_eff=0.3237
bk0: 416a 74221i bk1: 416a 74098i bk2: 384a 74664i bk3: 384a 74744i bk4: 384a 73798i bk5: 384a 73884i bk6: 412a 74088i bk7: 412a 74005i bk8: 380a 74323i bk9: 380a 74381i bk10: 372a 74507i bk11: 376a 74374i bk12: 372a 73988i bk13: 372a 73594i bk14: 372a 74172i bk15: 372a 73822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759400
Row_Buffer_Locality_read = 0.804137
Row_Buffer_Locality_write = 0.348665
Bank_Level_Parallism = 3.167252
Bank_Level_Parallism_Col = 2.457093
Bank_Level_Parallism_Ready = 1.529266
write_to_read_ratio_blp_rw_average = 0.319173
GrpLevelPara = 1.824297 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 11111 
Wasted_Row = 3634 
Idle = 54786 

BW Util Bottlenecks: 
RCDc_limit = 9231 
RCDWRc_limit = 2186 
WTRc_limit = 1245 
RTWc_limit = 5625 
CCDLc_limit = 5043 
rwq = 0 
CCDLc_limit_alone = 4567 
WTRc_limit_alone = 1140 
RTWc_limit_alone = 5254 

Commands details: 
total_CMD = 78415 
n_nop = 67419 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1651 
n_pre = 1635 
n_ref = 0 
n_req = 6862 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3286 
issued_total_col = 8884 
Row_Bus_Util =  0.041905 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.140228 
Issued_on_Two_Bus_Simul_Util = 0.014972 
issued_two_Eff = 0.106766 
queue_avg = 2.263075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26307
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104455 -   mf: uid=3284631, sid4294967295:w4294967295, part=4, addr=0xc0d9e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104355), 
Ready @ 104462 -   mf: uid=3284632, sid4294967295:w4294967295, part=4, addr=0xc0ad3400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104362), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67433 n_act=1646 n_pre=1630 n_ref_event=0 n_req=6861 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=27161 dram_eff=0.3269
bk0: 416a 73814i bk1: 416a 74412i bk2: 384a 74274i bk3: 384a 74423i bk4: 384a 74080i bk5: 384a 74376i bk6: 412a 74408i bk7: 412a 73569i bk8: 380a 74684i bk9: 380a 74427i bk10: 372a 74407i bk11: 376a 74221i bk12: 372a 73870i bk13: 368a 73507i bk14: 376a 73443i bk15: 372a 74020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760093
Row_Buffer_Locality_read = 0.804783
Row_Buffer_Locality_write = 0.349183
Bank_Level_Parallism = 3.232217
Bank_Level_Parallism_Col = 2.518235
Bank_Level_Parallism_Ready = 1.529617
write_to_read_ratio_blp_rw_average = 0.324316
GrpLevelPara = 1.885345 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10926 
Wasted_Row = 3573 
Idle = 55036 

BW Util Bottlenecks: 
RCDc_limit = 9257 
RCDWRc_limit = 2180 
WTRc_limit = 1248 
RTWc_limit = 6323 
CCDLc_limit = 4772 
rwq = 0 
CCDLc_limit_alone = 4262 
WTRc_limit_alone = 1166 
RTWc_limit_alone = 5895 

Commands details: 
total_CMD = 78415 
n_nop = 67433 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1646 
n_pre = 1630 
n_ref = 0 
n_req = 6861 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3276 
issued_total_col = 8880 
Row_Bus_Util =  0.041778 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.140050 
Issued_on_Two_Bus_Simul_Util = 0.014972 
issued_two_Eff = 0.106902 
queue_avg = 2.198227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67538 n_act=1598 n_pre=1582 n_ref_event=0 n_req=6859 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.1133
n_activity=27262 dram_eff=0.3259
bk0: 416a 74165i bk1: 416a 73930i bk2: 384a 74425i bk3: 384a 74811i bk4: 384a 74290i bk5: 384a 73826i bk6: 412a 73876i bk7: 412a 73999i bk8: 380a 74802i bk9: 380a 73948i bk10: 372a 74969i bk11: 376a 74602i bk12: 368a 73495i bk13: 368a 73511i bk14: 376a 73216i bk15: 372a 73871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767021
Row_Buffer_Locality_read = 0.810317
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 3.240227
Bank_Level_Parallism_Col = 2.605397
Bank_Level_Parallism_Ready = 1.584984
write_to_read_ratio_blp_rw_average = 0.324401
GrpLevelPara = 1.871939 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 10686 
Wasted_Row = 3812 
Idle = 55033 

BW Util Bottlenecks: 
RCDc_limit = 8738 
RCDWRc_limit = 2098 
WTRc_limit = 1568 
RTWc_limit = 5822 
CCDLc_limit = 5042 
rwq = 0 
CCDLc_limit_alone = 4497 
WTRc_limit_alone = 1415 
RTWc_limit_alone = 5430 

Commands details: 
total_CMD = 78415 
n_nop = 67538 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 1598 
n_pre = 1582 
n_ref = 0 
n_req = 6859 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3180 
issued_total_col = 8884 
Row_Bus_Util =  0.040553 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.138711 
Issued_on_Two_Bus_Simul_Util = 0.015137 
issued_two_Eff = 0.109129 
queue_avg = 2.367914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36791
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67567 n_act=1590 n_pre=1574 n_ref_event=0 n_req=6854 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1132
n_activity=27319 dram_eff=0.3249
bk0: 416a 74457i bk1: 416a 73935i bk2: 384a 74473i bk3: 384a 74339i bk4: 384a 74012i bk5: 384a 73656i bk6: 412a 74135i bk7: 412a 74077i bk8: 380a 74575i bk9: 380a 74743i bk10: 372a 74714i bk11: 372a 74347i bk12: 368a 73742i bk13: 372a 74213i bk14: 372a 74121i bk15: 372a 74011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768019
Row_Buffer_Locality_read = 0.809061
Row_Buffer_Locality_write = 0.391691
Bank_Level_Parallism = 3.143209
Bank_Level_Parallism_Col = 2.500051
Bank_Level_Parallism_Ready = 1.578864
write_to_read_ratio_blp_rw_average = 0.303597
GrpLevelPara = 1.809852 

BW Util details:
bwutil = 0.113193 
total_CMD = 78415 
util_bw = 8876 
Wasted_Col = 10949 
Wasted_Row = 3700 
Idle = 54890 

BW Util Bottlenecks: 
RCDc_limit = 9055 
RCDWRc_limit = 2025 
WTRc_limit = 1499 
RTWc_limit = 5040 
CCDLc_limit = 4825 
rwq = 0 
CCDLc_limit_alone = 4324 
WTRc_limit_alone = 1329 
RTWc_limit_alone = 4709 

Commands details: 
total_CMD = 78415 
n_nop = 67567 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1590 
n_pre = 1574 
n_ref = 0 
n_req = 6854 
total_req = 8876 

Dual Bus Interface Util: 
issued_total_row = 3164 
issued_total_col = 8876 
Row_Bus_Util =  0.040349 
CoL_Bus_Util = 0.113193 
Either_Row_CoL_Bus_Util = 0.138341 
Issued_on_Two_Bus_Simul_Util = 0.015201 
issued_two_Eff = 0.109882 
queue_avg = 2.350379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35038
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67478 n_act=1655 n_pre=1639 n_ref_event=0 n_req=6863 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.1133
n_activity=27489 dram_eff=0.3233
bk0: 416a 74069i bk1: 416a 74110i bk2: 384a 74431i bk3: 384a 74683i bk4: 384a 73952i bk5: 384a 73574i bk6: 412a 74191i bk7: 412a 73901i bk8: 380a 74928i bk9: 380a 74351i bk10: 376a 73670i bk11: 372a 74850i bk12: 372a 74000i bk13: 372a 74042i bk14: 372a 74151i bk15: 372a 73391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758852
Row_Buffer_Locality_read = 0.803814
Row_Buffer_Locality_write = 0.346667
Bank_Level_Parallism = 3.178741
Bank_Level_Parallism_Col = 2.480887
Bank_Level_Parallism_Ready = 1.539491
write_to_read_ratio_blp_rw_average = 0.316783
GrpLevelPara = 1.838073 

BW Util details:
bwutil = 0.113346 
total_CMD = 78415 
util_bw = 8888 
Wasted_Col = 11118 
Wasted_Row = 3654 
Idle = 54755 

BW Util Bottlenecks: 
RCDc_limit = 9253 
RCDWRc_limit = 2214 
WTRc_limit = 1643 
RTWc_limit = 5264 
CCDLc_limit = 4973 
rwq = 0 
CCDLc_limit_alone = 4449 
WTRc_limit_alone = 1491 
RTWc_limit_alone = 4892 

Commands details: 
total_CMD = 78415 
n_nop = 67478 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 1655 
n_pre = 1639 
n_ref = 0 
n_req = 6863 
total_req = 8888 

Dual Bus Interface Util: 
issued_total_row = 3294 
issued_total_col = 8888 
Row_Bus_Util =  0.042007 
CoL_Bus_Util = 0.113346 
Either_Row_CoL_Bus_Util = 0.139476 
Issued_on_Two_Bus_Simul_Util = 0.015877 
issued_two_Eff = 0.113834 
queue_avg = 2.210355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21036
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67466 n_act=1637 n_pre=1621 n_ref_event=0 n_req=6866 n_rd=6192 n_rd_L2_A=0 n_write=0 n_wr_bk=2679 bw_util=0.1131
n_activity=27298 dram_eff=0.325
bk0: 416a 74067i bk1: 416a 74367i bk2: 384a 74651i bk3: 384a 74432i bk4: 384a 73858i bk5: 384a 74253i bk6: 412a 74830i bk7: 412a 73952i bk8: 380a 74350i bk9: 380a 74471i bk10: 372a 74393i bk11: 376a 74244i bk12: 376a 73439i bk13: 368a 74078i bk14: 376a 73986i bk15: 372a 74116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761509
Row_Buffer_Locality_read = 0.803941
Row_Buffer_Locality_write = 0.370536
Bank_Level_Parallism = 3.178613
Bank_Level_Parallism_Col = 2.503242
Bank_Level_Parallism_Ready = 1.528689
write_to_read_ratio_blp_rw_average = 0.310683
GrpLevelPara = 1.875967 

BW Util details:
bwutil = 0.113129 
total_CMD = 78415 
util_bw = 8871 
Wasted_Col = 10631 
Wasted_Row = 3783 
Idle = 55130 

BW Util Bottlenecks: 
RCDc_limit = 9077 
RCDWRc_limit = 2076 
WTRc_limit = 1483 
RTWc_limit = 5103 
CCDLc_limit = 4695 
rwq = 0 
CCDLc_limit_alone = 4216 
WTRc_limit_alone = 1361 
RTWc_limit_alone = 4746 

Commands details: 
total_CMD = 78415 
n_nop = 67466 
Read = 6192 
Write = 0 
L2_Alloc = 0 
L2_WB = 2679 
n_act = 1637 
n_pre = 1621 
n_ref = 0 
n_req = 6866 
total_req = 8871 

Dual Bus Interface Util: 
issued_total_row = 3258 
issued_total_col = 8871 
Row_Bus_Util =  0.041548 
CoL_Bus_Util = 0.113129 
Either_Row_CoL_Bus_Util = 0.139629 
Issued_on_Two_Bus_Simul_Util = 0.015048 
issued_two_Eff = 0.107772 
queue_avg = 2.150788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15079
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67578 n_act=1629 n_pre=1613 n_ref_event=0 n_req=6854 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2684 bw_util=0.113
n_activity=27129 dram_eff=0.3267
bk0: 416a 74312i bk1: 416a 73987i bk2: 384a 74243i bk3: 384a 74303i bk4: 384a 73588i bk5: 384a 73685i bk6: 412a 73791i bk7: 412a 73892i bk8: 380a 74326i bk9: 380a 74692i bk10: 372a 74832i bk11: 372a 73979i bk12: 368a 73494i bk13: 368a 74190i bk14: 376a 74199i bk15: 372a 73859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762259
Row_Buffer_Locality_read = 0.807767
Row_Buffer_Locality_write = 0.343750
Bank_Level_Parallism = 3.267751
Bank_Level_Parallism_Col = 2.599822
Bank_Level_Parallism_Ready = 1.604355
write_to_read_ratio_blp_rw_average = 0.317150
GrpLevelPara = 1.852298 

BW Util details:
bwutil = 0.113040 
total_CMD = 78415 
util_bw = 8864 
Wasted_Col = 10574 
Wasted_Row = 3856 
Idle = 55121 

BW Util Bottlenecks: 
RCDc_limit = 8767 
RCDWRc_limit = 2104 
WTRc_limit = 1236 
RTWc_limit = 5788 
CCDLc_limit = 4910 
rwq = 0 
CCDLc_limit_alone = 4414 
WTRc_limit_alone = 1102 
RTWc_limit_alone = 5426 

Commands details: 
total_CMD = 78415 
n_nop = 67578 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2684 
n_act = 1629 
n_pre = 1613 
n_ref = 0 
n_req = 6854 
total_req = 8864 

Dual Bus Interface Util: 
issued_total_row = 3242 
issued_total_col = 8864 
Row_Bus_Util =  0.041344 
CoL_Bus_Util = 0.113040 
Either_Row_CoL_Bus_Util = 0.138201 
Issued_on_Two_Bus_Simul_Util = 0.016183 
issued_two_Eff = 0.117099 
queue_avg = 2.286425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28642
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67511 n_act=1607 n_pre=1591 n_ref_event=0 n_req=6862 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1133
n_activity=27088 dram_eff=0.328
bk0: 416a 73981i bk1: 416a 74218i bk2: 384a 74207i bk3: 384a 74434i bk4: 384a 73593i bk5: 384a 73798i bk6: 412a 74459i bk7: 412a 73868i bk8: 384a 74156i bk9: 380a 73817i bk10: 376a 74098i bk11: 372a 74675i bk12: 368a 73910i bk13: 372a 74363i bk14: 372a 74153i bk15: 372a 74251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765812
Row_Buffer_Locality_read = 0.807692
Row_Buffer_Locality_write = 0.381306
Bank_Level_Parallism = 3.227531
Bank_Level_Parallism_Col = 2.567410
Bank_Level_Parallism_Ready = 1.641941
write_to_read_ratio_blp_rw_average = 0.310314
GrpLevelPara = 1.827636 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 10839 
Wasted_Row = 3676 
Idle = 55016 

BW Util Bottlenecks: 
RCDc_limit = 8955 
RCDWRc_limit = 2112 
WTRc_limit = 1540 
RTWc_limit = 4968 
CCDLc_limit = 4668 
rwq = 0 
CCDLc_limit_alone = 4221 
WTRc_limit_alone = 1392 
RTWc_limit_alone = 4669 

Commands details: 
total_CMD = 78415 
n_nop = 67511 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1607 
n_pre = 1591 
n_ref = 0 
n_req = 6862 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3198 
issued_total_col = 8884 
Row_Bus_Util =  0.040783 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.139055 
Issued_on_Two_Bus_Simul_Util = 0.015023 
issued_two_Eff = 0.108034 
queue_avg = 2.310336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31034
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104462 -   mf: uid=3284633, sid4294967295:w4294967295, part=11, addr=0xc0a9a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104362), 
Ready @ 104470 -   mf: uid=3284634, sid4294967295:w4294967295, part=11, addr=0xc0a9a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104370), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67431 n_act=1631 n_pre=1615 n_ref_event=0 n_req=6859 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2684 bw_util=0.1131
n_activity=27158 dram_eff=0.3267
bk0: 416a 74127i bk1: 416a 74421i bk2: 384a 74700i bk3: 384a 74414i bk4: 384a 73992i bk5: 384a 74087i bk6: 412a 73818i bk7: 412a 73807i bk8: 380a 73863i bk9: 384a 74674i bk10: 372a 74386i bk11: 372a 74410i bk12: 372a 74020i bk13: 372a 73791i bk14: 372a 73857i bk15: 372a 73802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762210
Row_Buffer_Locality_read = 0.805430
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 3.214834
Bank_Level_Parallism_Col = 2.537546
Bank_Level_Parallism_Ready = 1.592313
write_to_read_ratio_blp_rw_average = 0.306595
GrpLevelPara = 1.829780 

BW Util details:
bwutil = 0.113142 
total_CMD = 78415 
util_bw = 8872 
Wasted_Col = 10915 
Wasted_Row = 3645 
Idle = 54983 

BW Util Bottlenecks: 
RCDc_limit = 9094 
RCDWRc_limit = 2109 
WTRc_limit = 1636 
RTWc_limit = 4861 
CCDLc_limit = 5086 
rwq = 0 
CCDLc_limit_alone = 4645 
WTRc_limit_alone = 1503 
RTWc_limit_alone = 4553 

Commands details: 
total_CMD = 78415 
n_nop = 67431 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2684 
n_act = 1631 
n_pre = 1615 
n_ref = 0 
n_req = 6859 
total_req = 8872 

Dual Bus Interface Util: 
issued_total_row = 3246 
issued_total_col = 8872 
Row_Bus_Util =  0.041395 
CoL_Bus_Util = 0.113142 
Either_Row_CoL_Bus_Util = 0.140075 
Issued_on_Two_Bus_Simul_Util = 0.014462 
issued_two_Eff = 0.103241 
queue_avg = 2.234241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23424
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67455 n_act=1644 n_pre=1629 n_ref_event=0 n_req=6859 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=26939 dram_eff=0.3295
bk0: 416a 73929i bk1: 416a 74569i bk2: 384a 74757i bk3: 384a 74505i bk4: 384a 73861i bk5: 384a 74453i bk6: 412a 73441i bk7: 412a 73626i bk8: 380a 74877i bk9: 380a 73995i bk10: 372a 74393i bk11: 372a 74475i bk12: 372a 73662i bk13: 368a 73741i bk14: 376a 73874i bk15: 372a 73823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760169
Row_Buffer_Locality_read = 0.806274
Row_Buffer_Locality_write = 0.337778
Bank_Level_Parallism = 3.263017
Bank_Level_Parallism_Col = 2.563351
Bank_Level_Parallism_Ready = 1.544840
write_to_read_ratio_blp_rw_average = 0.312777
GrpLevelPara = 1.878904 

BW Util details:
bwutil = 0.113193 
total_CMD = 78415 
util_bw = 8876 
Wasted_Col = 10572 
Wasted_Row = 3695 
Idle = 55272 

BW Util Bottlenecks: 
RCDc_limit = 8989 
RCDWRc_limit = 2137 
WTRc_limit = 1680 
RTWc_limit = 5184 
CCDLc_limit = 4740 
rwq = 0 
CCDLc_limit_alone = 4277 
WTRc_limit_alone = 1500 
RTWc_limit_alone = 4901 

Commands details: 
total_CMD = 78415 
n_nop = 67455 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1644 
n_pre = 1629 
n_ref = 0 
n_req = 6859 
total_req = 8876 

Dual Bus Interface Util: 
issued_total_row = 3273 
issued_total_col = 8876 
Row_Bus_Util =  0.041739 
CoL_Bus_Util = 0.113193 
Either_Row_CoL_Bus_Util = 0.139769 
Issued_on_Two_Bus_Simul_Util = 0.015163 
issued_two_Eff = 0.108485 
queue_avg = 2.212727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21273
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67603 n_act=1593 n_pre=1577 n_ref_event=0 n_req=6857 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=27404 dram_eff=0.3239
bk0: 416a 73925i bk1: 416a 74214i bk2: 384a 74849i bk3: 384a 74704i bk4: 384a 73485i bk5: 384a 73788i bk6: 412a 73477i bk7: 412a 74077i bk8: 380a 74309i bk9: 380a 74275i bk10: 372a 74893i bk11: 372a 74783i bk12: 372a 73149i bk13: 372a 74198i bk14: 372a 73458i bk15: 372a 73566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767683
Row_Buffer_Locality_read = 0.810155
Row_Buffer_Locality_write = 0.377415
Bank_Level_Parallism = 3.264227
Bank_Level_Parallism_Col = 2.633531
Bank_Level_Parallism_Ready = 1.623704
write_to_read_ratio_blp_rw_average = 0.322941
GrpLevelPara = 1.870371 

BW Util details:
bwutil = 0.113193 
total_CMD = 78415 
util_bw = 8876 
Wasted_Col = 10598 
Wasted_Row = 3915 
Idle = 55026 

BW Util Bottlenecks: 
RCDc_limit = 8788 
RCDWRc_limit = 2083 
WTRc_limit = 1089 
RTWc_limit = 6077 
CCDLc_limit = 4855 
rwq = 0 
CCDLc_limit_alone = 4439 
WTRc_limit_alone = 1030 
RTWc_limit_alone = 5720 

Commands details: 
total_CMD = 78415 
n_nop = 67603 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1593 
n_pre = 1577 
n_ref = 0 
n_req = 6857 
total_req = 8876 

Dual Bus Interface Util: 
issued_total_row = 3170 
issued_total_col = 8876 
Row_Bus_Util =  0.040426 
CoL_Bus_Util = 0.113193 
Either_Row_CoL_Bus_Util = 0.137882 
Issued_on_Two_Bus_Simul_Util = 0.015737 
issued_two_Eff = 0.114132 
queue_avg = 2.380871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38087
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104470 -   mf: uid=3284635, sid4294967295:w4294967295, part=14, addr=0xc0d7ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104370), 
Ready @ 104476 -   mf: uid=3284636, sid4294967295:w4294967295, part=14, addr=0xc0d7ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104376), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67551 n_act=1612 n_pre=1596 n_ref_event=0 n_req=6850 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2680 bw_util=0.113
n_activity=27160 dram_eff=0.3262
bk0: 416a 73524i bk1: 416a 74195i bk2: 384a 74356i bk3: 384a 74767i bk4: 384a 73872i bk5: 384a 74047i bk6: 412a 73974i bk7: 412a 73929i bk8: 380a 74329i bk9: 380a 74268i bk10: 376a 74605i bk11: 372a 74996i bk12: 368a 73930i bk13: 368a 74030i bk14: 372a 73615i bk15: 372a 74253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764672
Row_Buffer_Locality_read = 0.808738
Row_Buffer_Locality_write = 0.358209
Bank_Level_Parallism = 3.204524
Bank_Level_Parallism_Col = 2.546204
Bank_Level_Parallism_Ready = 1.622686
write_to_read_ratio_blp_rw_average = 0.303059
GrpLevelPara = 1.831303 

BW Util details:
bwutil = 0.112989 
total_CMD = 78415 
util_bw = 8860 
Wasted_Col = 10799 
Wasted_Row = 3683 
Idle = 55073 

BW Util Bottlenecks: 
RCDc_limit = 8943 
RCDWRc_limit = 2045 
WTRc_limit = 1446 
RTWc_limit = 4944 
CCDLc_limit = 4588 
rwq = 0 
CCDLc_limit_alone = 4215 
WTRc_limit_alone = 1349 
RTWc_limit_alone = 4668 

Commands details: 
total_CMD = 78415 
n_nop = 67551 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2680 
n_act = 1612 
n_pre = 1596 
n_ref = 0 
n_req = 6850 
total_req = 8860 

Dual Bus Interface Util: 
issued_total_row = 3208 
issued_total_col = 8860 
Row_Bus_Util =  0.040911 
CoL_Bus_Util = 0.112989 
Either_Row_CoL_Bus_Util = 0.138545 
Issued_on_Two_Bus_Simul_Util = 0.015354 
issued_two_Eff = 0.110825 
queue_avg = 2.331709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33171
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104476 -   mf: uid=3284637, sid4294967295:w4294967295, part=15, addr=0xc0c1db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104376), 
Ready @ 104483 -   mf: uid=3284638, sid4294967295:w4294967295, part=15, addr=0xc0c1db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104383), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67512 n_act=1655 n_pre=1639 n_ref_event=0 n_req=6851 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2684 bw_util=0.113
n_activity=27129 dram_eff=0.3267
bk0: 416a 74195i bk1: 416a 74137i bk2: 384a 73977i bk3: 384a 74971i bk4: 384a 73615i bk5: 384a 74395i bk6: 412a 73859i bk7: 412a 73685i bk8: 380a 74414i bk9: 380a 74453i bk10: 372a 74402i bk11: 372a 74846i bk12: 372a 74214i bk13: 368a 73477i bk14: 372a 73551i bk15: 372a 73714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758429
Row_Buffer_Locality_read = 0.803883
Row_Buffer_Locality_write = 0.339791
Bank_Level_Parallism = 3.233211
Bank_Level_Parallism_Col = 2.505150
Bank_Level_Parallism_Ready = 1.556069
write_to_read_ratio_blp_rw_average = 0.311591
GrpLevelPara = 1.848204 

BW Util details:
bwutil = 0.113040 
total_CMD = 78415 
util_bw = 8864 
Wasted_Col = 11016 
Wasted_Row = 3498 
Idle = 55037 

BW Util Bottlenecks: 
RCDc_limit = 9268 
RCDWRc_limit = 2138 
WTRc_limit = 1517 
RTWc_limit = 5633 
CCDLc_limit = 4942 
rwq = 0 
CCDLc_limit_alone = 4463 
WTRc_limit_alone = 1379 
RTWc_limit_alone = 5292 

Commands details: 
total_CMD = 78415 
n_nop = 67512 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2684 
n_act = 1655 
n_pre = 1639 
n_ref = 0 
n_req = 6851 
total_req = 8864 

Dual Bus Interface Util: 
issued_total_row = 3294 
issued_total_col = 8864 
Row_Bus_Util =  0.042007 
CoL_Bus_Util = 0.113040 
Either_Row_CoL_Bus_Util = 0.139042 
Issued_on_Two_Bus_Simul_Util = 0.016005 
issued_two_Eff = 0.115106 
queue_avg = 2.265102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2651
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67542 n_act=1602 n_pre=1587 n_ref_event=0 n_req=6862 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1132
n_activity=26846 dram_eff=0.3308
bk0: 416a 74364i bk1: 416a 73750i bk2: 384a 74676i bk3: 384a 74869i bk4: 384a 73997i bk5: 384a 74102i bk6: 412a 73962i bk7: 412a 73895i bk8: 380a 74559i bk9: 380a 74363i bk10: 372a 74410i bk11: 372a 74205i bk12: 368a 73847i bk13: 376a 73617i bk14: 376a 73511i bk15: 372a 73898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766395
Row_Buffer_Locality_read = 0.810116
Row_Buffer_Locality_write = 0.364985
Bank_Level_Parallism = 3.287855
Bank_Level_Parallism_Col = 2.618694
Bank_Level_Parallism_Ready = 1.608333
write_to_read_ratio_blp_rw_average = 0.319018
GrpLevelPara = 1.892610 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10587 
Wasted_Row = 3489 
Idle = 55459 

BW Util Bottlenecks: 
RCDc_limit = 8726 
RCDWRc_limit = 2214 
WTRc_limit = 1706 
RTWc_limit = 5845 
CCDLc_limit = 4938 
rwq = 0 
CCDLc_limit_alone = 4406 
WTRc_limit_alone = 1553 
RTWc_limit_alone = 5466 

Commands details: 
total_CMD = 78415 
n_nop = 67542 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1602 
n_pre = 1587 
n_ref = 0 
n_req = 6862 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3189 
issued_total_col = 8880 
Row_Bus_Util =  0.040668 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.138660 
Issued_on_Two_Bus_Simul_Util = 0.015252 
issued_two_Eff = 0.109997 
queue_avg = 2.192361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19236
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67588 n_act=1601 n_pre=1586 n_ref_event=0 n_req=6863 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.1132
n_activity=27451 dram_eff=0.3233
bk0: 416a 74316i bk1: 416a 74469i bk2: 384a 74633i bk3: 384a 74035i bk4: 384a 73836i bk5: 384a 73669i bk6: 412a 73613i bk7: 412a 73468i bk8: 380a 74304i bk9: 380a 74411i bk10: 376a 74324i bk11: 372a 75122i bk12: 372a 73610i bk13: 368a 73597i bk14: 376a 74005i bk15: 372a 73905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766540
Row_Buffer_Locality_read = 0.809632
Row_Buffer_Locality_write = 0.370920
Bank_Level_Parallism = 3.261259
Bank_Level_Parallism_Col = 2.619199
Bank_Level_Parallism_Ready = 1.596778
write_to_read_ratio_blp_rw_average = 0.317125
GrpLevelPara = 1.878408 

BW Util details:
bwutil = 0.113193 
total_CMD = 78415 
util_bw = 8876 
Wasted_Col = 10702 
Wasted_Row = 3782 
Idle = 55055 

BW Util Bottlenecks: 
RCDc_limit = 8716 
RCDWRc_limit = 2110 
WTRc_limit = 1623 
RTWc_limit = 5695 
CCDLc_limit = 4863 
rwq = 0 
CCDLc_limit_alone = 4317 
WTRc_limit_alone = 1474 
RTWc_limit_alone = 5298 

Commands details: 
total_CMD = 78415 
n_nop = 67588 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 1601 
n_pre = 1586 
n_ref = 0 
n_req = 6863 
total_req = 8876 

Dual Bus Interface Util: 
issued_total_row = 3187 
issued_total_col = 8876 
Row_Bus_Util =  0.040643 
CoL_Bus_Util = 0.113193 
Either_Row_CoL_Bus_Util = 0.138073 
Issued_on_Two_Bus_Simul_Util = 0.015762 
issued_two_Eff = 0.114159 
queue_avg = 2.361589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36159
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104447 -   mf: uid=3284629, sid4294967295:w4294967295, part=18, addr=0xc0ec2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104347), 
Ready @ 104454 -   mf: uid=3284630, sid4294967295:w4294967295, part=18, addr=0xc0ec2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104354), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67555 n_act=1623 n_pre=1607 n_ref_event=0 n_req=6852 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.1131
n_activity=27344 dram_eff=0.3243
bk0: 416a 74260i bk1: 416a 74450i bk2: 384a 74721i bk3: 384a 74781i bk4: 384a 73743i bk5: 384a 73378i bk6: 412a 73288i bk7: 408a 73181i bk8: 380a 74543i bk9: 380a 73860i bk10: 372a 75073i bk11: 372a 74357i bk12: 372a 73698i bk13: 372a 73641i bk14: 372a 73953i bk15: 372a 73576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763135
Row_Buffer_Locality_read = 0.806958
Row_Buffer_Locality_write = 0.360119
Bank_Level_Parallism = 3.279337
Bank_Level_Parallism_Col = 2.609826
Bank_Level_Parallism_Ready = 1.601714
write_to_read_ratio_blp_rw_average = 0.317497
GrpLevelPara = 1.866457 

BW Util details:
bwutil = 0.113091 
total_CMD = 78415 
util_bw = 8868 
Wasted_Col = 10930 
Wasted_Row = 3679 
Idle = 54938 

BW Util Bottlenecks: 
RCDc_limit = 9058 
RCDWRc_limit = 2032 
WTRc_limit = 1119 
RTWc_limit = 6203 
CCDLc_limit = 4828 
rwq = 0 
CCDLc_limit_alone = 4331 
WTRc_limit_alone = 1055 
RTWc_limit_alone = 5770 

Commands details: 
total_CMD = 78415 
n_nop = 67555 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 1623 
n_pre = 1607 
n_ref = 0 
n_req = 6852 
total_req = 8868 

Dual Bus Interface Util: 
issued_total_row = 3230 
issued_total_col = 8868 
Row_Bus_Util =  0.041191 
CoL_Bus_Util = 0.113091 
Either_Row_CoL_Bus_Util = 0.138494 
Issued_on_Two_Bus_Simul_Util = 0.015788 
issued_two_Eff = 0.113996 
queue_avg = 2.500325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50033
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104439 -   mf: uid=3284626, sid4294967295:w4294967295, part=19, addr=0xc0bde300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104339), 
Ready @ 104446 -   mf: uid=3284628, sid4294967295:w4294967295, part=19, addr=0xc0bde380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104346), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67560 n_act=1592 n_pre=1576 n_ref_event=0 n_req=6856 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.1131
n_activity=27003 dram_eff=0.3286
bk0: 416a 74387i bk1: 416a 74014i bk2: 384a 74552i bk3: 384a 75004i bk4: 384a 74056i bk5: 384a 73991i bk6: 412a 73924i bk7: 412a 73857i bk8: 380a 74254i bk9: 380a 74442i bk10: 372a 74514i bk11: 372a 74625i bk12: 372a 73524i bk13: 372a 73525i bk14: 372a 73771i bk15: 372a 74422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767795
Row_Buffer_Locality_read = 0.807891
Row_Buffer_Locality_write = 0.398810
Bank_Level_Parallism = 3.202214
Bank_Level_Parallism_Col = 2.533530
Bank_Level_Parallism_Ready = 1.594567
write_to_read_ratio_blp_rw_average = 0.298694
GrpLevelPara = 1.853172 

BW Util details:
bwutil = 0.113142 
total_CMD = 78415 
util_bw = 8872 
Wasted_Col = 10851 
Wasted_Row = 3584 
Idle = 55108 

BW Util Bottlenecks: 
RCDc_limit = 8982 
RCDWRc_limit = 1934 
WTRc_limit = 1634 
RTWc_limit = 5117 
CCDLc_limit = 4842 
rwq = 0 
CCDLc_limit_alone = 4371 
WTRc_limit_alone = 1484 
RTWc_limit_alone = 4796 

Commands details: 
total_CMD = 78415 
n_nop = 67560 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 1592 
n_pre = 1576 
n_ref = 0 
n_req = 6856 
total_req = 8872 

Dual Bus Interface Util: 
issued_total_row = 3168 
issued_total_col = 8872 
Row_Bus_Util =  0.040400 
CoL_Bus_Util = 0.113142 
Either_Row_CoL_Bus_Util = 0.138430 
Issued_on_Two_Bus_Simul_Util = 0.015112 
issued_two_Eff = 0.109166 
queue_avg = 2.313116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31312
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67592 n_act=1603 n_pre=1587 n_ref_event=0 n_req=6855 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.1132
n_activity=26548 dram_eff=0.3345
bk0: 416a 73941i bk1: 416a 74574i bk2: 384a 74553i bk3: 384a 74839i bk4: 384a 74227i bk5: 384a 73797i bk6: 412a 73507i bk7: 412a 74047i bk8: 380a 74642i bk9: 380a 74328i bk10: 372a 74314i bk11: 376a 74661i bk12: 368a 74274i bk13: 368a 73855i bk14: 372a 73703i bk15: 372a 73600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766156
Row_Buffer_Locality_read = 0.810841
Row_Buffer_Locality_write = 0.357037
Bank_Level_Parallism = 3.275676
Bank_Level_Parallism_Col = 2.577863
Bank_Level_Parallism_Ready = 1.559797
write_to_read_ratio_blp_rw_average = 0.322106
GrpLevelPara = 1.906186 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10490 
Wasted_Row = 3414 
Idle = 55631 

BW Util Bottlenecks: 
RCDc_limit = 8718 
RCDWRc_limit = 2042 
WTRc_limit = 1664 
RTWc_limit = 5733 
CCDLc_limit = 4752 
rwq = 0 
CCDLc_limit_alone = 4250 
WTRc_limit_alone = 1497 
RTWc_limit_alone = 5398 

Commands details: 
total_CMD = 78415 
n_nop = 67592 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 1603 
n_pre = 1587 
n_ref = 0 
n_req = 6855 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3190 
issued_total_col = 8880 
Row_Bus_Util =  0.040681 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.138022 
Issued_on_Two_Bus_Simul_Util = 0.015903 
issued_two_Eff = 0.115218 
queue_avg = 2.263381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26338
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67578 n_act=1580 n_pre=1564 n_ref_event=0 n_req=6864 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2704 bw_util=0.1134
n_activity=26957 dram_eff=0.3299
bk0: 416a 74081i bk1: 416a 74227i bk2: 384a 74584i bk3: 384a 74731i bk4: 384a 73303i bk5: 384a 73878i bk6: 412a 73944i bk7: 412a 73979i bk8: 380a 74906i bk9: 380a 74476i bk10: 376a 74474i bk11: 376a 74883i bk12: 372a 73759i bk13: 368a 74247i bk14: 372a 73871i bk15: 372a 73975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769814
Row_Buffer_Locality_read = 0.811248
Row_Buffer_Locality_write = 0.390533
Bank_Level_Parallism = 3.223796
Bank_Level_Parallism_Col = 2.579748
Bank_Level_Parallism_Ready = 1.625056
write_to_read_ratio_blp_rw_average = 0.316374
GrpLevelPara = 1.855561 

BW Util details:
bwutil = 0.113397 
total_CMD = 78415 
util_bw = 8892 
Wasted_Col = 10526 
Wasted_Row = 3594 
Idle = 55403 

BW Util Bottlenecks: 
RCDc_limit = 8637 
RCDWRc_limit = 1954 
WTRc_limit = 1643 
RTWc_limit = 4938 
CCDLc_limit = 4762 
rwq = 0 
CCDLc_limit_alone = 4290 
WTRc_limit_alone = 1495 
RTWc_limit_alone = 4614 

Commands details: 
total_CMD = 78415 
n_nop = 67578 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2704 
n_act = 1580 
n_pre = 1564 
n_ref = 0 
n_req = 6864 
total_req = 8892 

Dual Bus Interface Util: 
issued_total_row = 3144 
issued_total_col = 8892 
Row_Bus_Util =  0.040094 
CoL_Bus_Util = 0.113397 
Either_Row_CoL_Bus_Util = 0.138201 
Issued_on_Two_Bus_Simul_Util = 0.015290 
issued_two_Eff = 0.110639 
queue_avg = 2.122515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12251
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 104430 -   mf: uid=3284620, sid4294967295:w4294967295, part=22, addr=0xc0ea3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104330), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67502 n_act=1623 n_pre=1608 n_ref_event=0 n_req=6855 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2680 bw_util=0.113
n_activity=27438 dram_eff=0.3231
bk0: 416a 73969i bk1: 416a 74512i bk2: 384a 74603i bk3: 384a 74364i bk4: 384a 73482i bk5: 384a 73580i bk6: 412a 74054i bk7: 408a 74065i bk8: 380a 74601i bk9: 380a 74521i bk10: 372a 74791i bk11: 372a 74233i bk12: 372a 74145i bk13: 372a 73885i bk14: 376a 73410i bk15: 372a 73934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763093
Row_Buffer_Locality_read = 0.805304
Row_Buffer_Locality_write = 0.374069
Bank_Level_Parallism = 3.196648
Bank_Level_Parallism_Col = 2.539660
Bank_Level_Parallism_Ready = 1.531588
write_to_read_ratio_blp_rw_average = 0.316640
GrpLevelPara = 1.856583 

BW Util details:
bwutil = 0.113040 
total_CMD = 78415 
util_bw = 8864 
Wasted_Col = 10897 
Wasted_Row = 3809 
Idle = 54845 

BW Util Bottlenecks: 
RCDc_limit = 9048 
RCDWRc_limit = 2110 
WTRc_limit = 1476 
RTWc_limit = 5593 
CCDLc_limit = 4808 
rwq = 0 
CCDLc_limit_alone = 4306 
WTRc_limit_alone = 1349 
RTWc_limit_alone = 5218 

Commands details: 
total_CMD = 78415 
n_nop = 67502 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2680 
n_act = 1623 
n_pre = 1608 
n_ref = 0 
n_req = 6855 
total_req = 8864 

Dual Bus Interface Util: 
issued_total_row = 3231 
issued_total_col = 8864 
Row_Bus_Util =  0.041204 
CoL_Bus_Util = 0.113040 
Either_Row_CoL_Bus_Util = 0.139170 
Issued_on_Two_Bus_Simul_Util = 0.015074 
issued_two_Eff = 0.108311 
queue_avg = 2.385105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3851
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67546 n_act=1610 n_pre=1594 n_ref_event=0 n_req=6857 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2690 bw_util=0.1132
n_activity=26875 dram_eff=0.3302
bk0: 416a 74143i bk1: 416a 73764i bk2: 384a 74207i bk3: 384a 74170i bk4: 384a 73975i bk5: 384a 73936i bk6: 412a 73805i bk7: 412a 73516i bk8: 380a 74957i bk9: 380a 74535i bk10: 372a 74355i bk11: 376a 74506i bk12: 368a 74569i bk13: 372a 73742i bk14: 372a 73689i bk15: 372a 74183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765203
Row_Buffer_Locality_read = 0.807568
Row_Buffer_Locality_write = 0.375929
Bank_Level_Parallism = 3.215172
Bank_Level_Parallism_Col = 2.560346
Bank_Level_Parallism_Ready = 1.621366
write_to_read_ratio_blp_rw_average = 0.313962
GrpLevelPara = 1.856436 

BW Util details:
bwutil = 0.113167 
total_CMD = 78415 
util_bw = 8874 
Wasted_Col = 10910 
Wasted_Row = 3681 
Idle = 54950 

BW Util Bottlenecks: 
RCDc_limit = 8988 
RCDWRc_limit = 2072 
WTRc_limit = 1376 
RTWc_limit = 5560 
CCDLc_limit = 4701 
rwq = 0 
CCDLc_limit_alone = 4264 
WTRc_limit_alone = 1253 
RTWc_limit_alone = 5246 

Commands details: 
total_CMD = 78415 
n_nop = 67546 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2690 
n_act = 1610 
n_pre = 1594 
n_ref = 0 
n_req = 6857 
total_req = 8874 

Dual Bus Interface Util: 
issued_total_row = 3204 
issued_total_col = 8874 
Row_Bus_Util =  0.040860 
CoL_Bus_Util = 0.113167 
Either_Row_CoL_Bus_Util = 0.138609 
Issued_on_Two_Bus_Simul_Util = 0.015418 
issued_two_Eff = 0.111234 
queue_avg = 2.179481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17948
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67495 n_act=1613 n_pre=1597 n_ref_event=0 n_req=6863 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1133
n_activity=26862 dram_eff=0.3307
bk0: 416a 73992i bk1: 416a 73938i bk2: 384a 74533i bk3: 384a 74838i bk4: 384a 74258i bk5: 384a 74426i bk6: 412a 74189i bk7: 412a 74572i bk8: 380a 74075i bk9: 380a 74084i bk10: 376a 74123i bk11: 372a 74417i bk12: 368a 73693i bk13: 372a 73892i bk14: 372a 74202i bk15: 376a 73849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764972
Row_Buffer_Locality_read = 0.809793
Row_Buffer_Locality_write = 0.354074
Bank_Level_Parallism = 3.233543
Bank_Level_Parallism_Col = 2.541832
Bank_Level_Parallism_Ready = 1.589374
write_to_read_ratio_blp_rw_average = 0.321118
GrpLevelPara = 1.866241 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 10600 
Wasted_Row = 3531 
Idle = 55400 

BW Util Bottlenecks: 
RCDc_limit = 8697 
RCDWRc_limit = 2168 
WTRc_limit = 1719 
RTWc_limit = 4933 
CCDLc_limit = 4755 
rwq = 0 
CCDLc_limit_alone = 4348 
WTRc_limit_alone = 1546 
RTWc_limit_alone = 4699 

Commands details: 
total_CMD = 78415 
n_nop = 67495 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1613 
n_pre = 1597 
n_ref = 0 
n_req = 6863 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3210 
issued_total_col = 8884 
Row_Bus_Util =  0.040936 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.139259 
Issued_on_Two_Bus_Simul_Util = 0.014972 
issued_two_Eff = 0.107509 
queue_avg = 2.180629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18063
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67598 n_act=1594 n_pre=1578 n_ref_event=0 n_req=6858 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1132
n_activity=26958 dram_eff=0.3294
bk0: 416a 73750i bk1: 416a 73792i bk2: 384a 74468i bk3: 384a 73983i bk4: 384a 73735i bk5: 384a 74162i bk6: 412a 73954i bk7: 412a 74213i bk8: 380a 74796i bk9: 380a 74615i bk10: 372a 74040i bk11: 372a 74459i bk12: 372a 74223i bk13: 368a 73176i bk14: 372a 73930i bk15: 376a 73787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767571
Row_Buffer_Locality_read = 0.809670
Row_Buffer_Locality_write = 0.381306
Bank_Level_Parallism = 3.324849
Bank_Level_Parallism_Col = 2.630136
Bank_Level_Parallism_Ready = 1.615991
write_to_read_ratio_blp_rw_average = 0.317342
GrpLevelPara = 1.885103 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10681 
Wasted_Row = 3422 
Idle = 55432 

BW Util Bottlenecks: 
RCDc_limit = 8866 
RCDWRc_limit = 1956 
WTRc_limit = 1520 
RTWc_limit = 5974 
CCDLc_limit = 4882 
rwq = 0 
CCDLc_limit_alone = 4346 
WTRc_limit_alone = 1378 
RTWc_limit_alone = 5580 

Commands details: 
total_CMD = 78415 
n_nop = 67598 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 1594 
n_pre = 1578 
n_ref = 0 
n_req = 6858 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3172 
issued_total_col = 8880 
Row_Bus_Util =  0.040451 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.137946 
Issued_on_Two_Bus_Simul_Util = 0.015750 
issued_two_Eff = 0.114172 
queue_avg = 2.326774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32677
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67466 n_act=1623 n_pre=1607 n_ref_event=0 n_req=6861 n_rd=6188 n_rd_L2_A=0 n_write=0 n_wr_bk=2687 bw_util=0.1132
n_activity=27332 dram_eff=0.3247
bk0: 416a 74477i bk1: 416a 74026i bk2: 384a 74998i bk3: 384a 74265i bk4: 384a 74118i bk5: 384a 73727i bk6: 412a 73782i bk7: 412a 73590i bk8: 380a 74374i bk9: 384a 74489i bk10: 372a 74985i bk11: 372a 74017i bk12: 372a 74392i bk13: 372a 73666i bk14: 372a 73836i bk15: 372a 73342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763411
Row_Buffer_Locality_read = 0.806076
Row_Buffer_Locality_write = 0.370536
Bank_Level_Parallism = 3.195145
Bank_Level_Parallism_Col = 2.537960
Bank_Level_Parallism_Ready = 1.576000
write_to_read_ratio_blp_rw_average = 0.312343
GrpLevelPara = 1.829926 

BW Util details:
bwutil = 0.113180 
total_CMD = 78415 
util_bw = 8875 
Wasted_Col = 10981 
Wasted_Row = 3747 
Idle = 54812 

BW Util Bottlenecks: 
RCDc_limit = 9095 
RCDWRc_limit = 2083 
WTRc_limit = 1458 
RTWc_limit = 5362 
CCDLc_limit = 4950 
rwq = 0 
CCDLc_limit_alone = 4460 
WTRc_limit_alone = 1324 
RTWc_limit_alone = 5006 

Commands details: 
total_CMD = 78415 
n_nop = 67466 
Read = 6188 
Write = 0 
L2_Alloc = 0 
L2_WB = 2687 
n_act = 1623 
n_pre = 1607 
n_ref = 0 
n_req = 6861 
total_req = 8875 

Dual Bus Interface Util: 
issued_total_row = 3230 
issued_total_col = 8875 
Row_Bus_Util =  0.041191 
CoL_Bus_Util = 0.113180 
Either_Row_CoL_Bus_Util = 0.139629 
Issued_on_Two_Bus_Simul_Util = 0.014742 
issued_two_Eff = 0.105580 
queue_avg = 2.353886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35389
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67568 n_act=1607 n_pre=1591 n_ref_event=0 n_req=6858 n_rd=6184 n_rd_L2_A=0 n_write=0 n_wr_bk=2687 bw_util=0.1131
n_activity=27012 dram_eff=0.3284
bk0: 416a 74389i bk1: 416a 74371i bk2: 384a 74370i bk3: 384a 74693i bk4: 384a 74365i bk5: 384a 74115i bk6: 412a 74181i bk7: 408a 74151i bk8: 384a 74092i bk9: 380a 74631i bk10: 372a 74323i bk11: 376a 74302i bk12: 368a 74416i bk13: 368a 73869i bk14: 376a 73773i bk15: 372a 74082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765641
Row_Buffer_Locality_read = 0.807244
Row_Buffer_Locality_write = 0.383358
Bank_Level_Parallism = 3.132477
Bank_Level_Parallism_Col = 2.484401
Bank_Level_Parallism_Ready = 1.551573
write_to_read_ratio_blp_rw_average = 0.310755
GrpLevelPara = 1.828723 

BW Util details:
bwutil = 0.113129 
total_CMD = 78415 
util_bw = 8871 
Wasted_Col = 10744 
Wasted_Row = 3808 
Idle = 54992 

BW Util Bottlenecks: 
RCDc_limit = 8912 
RCDWRc_limit = 2017 
WTRc_limit = 1520 
RTWc_limit = 4869 
CCDLc_limit = 4668 
rwq = 0 
CCDLc_limit_alone = 4237 
WTRc_limit_alone = 1379 
RTWc_limit_alone = 4579 

Commands details: 
total_CMD = 78415 
n_nop = 67568 
Read = 6184 
Write = 0 
L2_Alloc = 0 
L2_WB = 2687 
n_act = 1607 
n_pre = 1591 
n_ref = 0 
n_req = 6858 
total_req = 8871 

Dual Bus Interface Util: 
issued_total_row = 3198 
issued_total_col = 8871 
Row_Bus_Util =  0.040783 
CoL_Bus_Util = 0.113129 
Either_Row_CoL_Bus_Util = 0.138328 
Issued_on_Two_Bus_Simul_Util = 0.015584 
issued_two_Eff = 0.112658 
queue_avg = 2.109023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10902
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 104431 -   mf: uid=3284622, sid4294967295:w4294967295, part=28, addr=0xc0bbf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104331), 
Ready @ 104438 -   mf: uid=3284625, sid4294967295:w4294967295, part=28, addr=0xc0bbf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104338), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67623 n_act=1598 n_pre=1582 n_ref_event=0 n_req=6853 n_rd=6180 n_rd_L2_A=0 n_write=0 n_wr_bk=2692 bw_util=0.1131
n_activity=26085 dram_eff=0.3401
bk0: 416a 74435i bk1: 416a 74391i bk2: 384a 74410i bk3: 384a 74628i bk4: 384a 74064i bk5: 384a 73802i bk6: 412a 74311i bk7: 412a 74203i bk8: 380a 74279i bk9: 380a 74042i bk10: 372a 74714i bk11: 372a 74432i bk12: 368a 73884i bk13: 372a 74020i bk14: 372a 73804i bk15: 372a 74071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766817
Row_Buffer_Locality_read = 0.810032
Row_Buffer_Locality_write = 0.369985
Bank_Level_Parallism = 3.289753
Bank_Level_Parallism_Col = 2.564676
Bank_Level_Parallism_Ready = 1.585099
write_to_read_ratio_blp_rw_average = 0.316720
GrpLevelPara = 1.873881 

BW Util details:
bwutil = 0.113142 
total_CMD = 78415 
util_bw = 8872 
Wasted_Col = 10340 
Wasted_Row = 3283 
Idle = 55920 

BW Util Bottlenecks: 
RCDc_limit = 8584 
RCDWRc_limit = 2062 
WTRc_limit = 1394 
RTWc_limit = 5312 
CCDLc_limit = 4800 
rwq = 0 
CCDLc_limit_alone = 4350 
WTRc_limit_alone = 1258 
RTWc_limit_alone = 4998 

Commands details: 
total_CMD = 78415 
n_nop = 67623 
Read = 6180 
Write = 0 
L2_Alloc = 0 
L2_WB = 2692 
n_act = 1598 
n_pre = 1582 
n_ref = 0 
n_req = 6853 
total_req = 8872 

Dual Bus Interface Util: 
issued_total_row = 3180 
issued_total_col = 8872 
Row_Bus_Util =  0.040553 
CoL_Bus_Util = 0.113142 
Either_Row_CoL_Bus_Util = 0.137627 
Issued_on_Two_Bus_Simul_Util = 0.016068 
issued_two_Eff = 0.116753 
queue_avg = 2.180068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18007
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 104430 -   mf: uid=3284621, sid4294967295:w4294967295, part=29, addr=0xc0d91800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104330), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67532 n_act=1610 n_pre=1594 n_ref_event=0 n_req=6870 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=2691 bw_util=0.1133
n_activity=27255 dram_eff=0.3261
bk0: 416a 74039i bk1: 416a 74315i bk2: 384a 74399i bk3: 384a 74227i bk4: 384a 73881i bk5: 384a 73727i bk6: 412a 73597i bk7: 412a 73446i bk8: 380a 74338i bk9: 380a 74379i bk10: 376a 74623i bk11: 376a 74953i bk12: 376a 74150i bk13: 372a 73458i bk14: 372a 74030i bk15: 372a 74164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765502
Row_Buffer_Locality_read = 0.810523
Row_Buffer_Locality_write = 0.351632
Bank_Level_Parallism = 3.274935
Bank_Level_Parallism_Col = 2.607240
Bank_Level_Parallism_Ready = 1.552830
write_to_read_ratio_blp_rw_average = 0.320538
GrpLevelPara = 1.880344 

BW Util details:
bwutil = 0.113333 
total_CMD = 78415 
util_bw = 8887 
Wasted_Col = 10575 
Wasted_Row = 3678 
Idle = 55275 

BW Util Bottlenecks: 
RCDc_limit = 8690 
RCDWRc_limit = 2137 
WTRc_limit = 1624 
RTWc_limit = 5701 
CCDLc_limit = 4859 
rwq = 0 
CCDLc_limit_alone = 4275 
WTRc_limit_alone = 1480 
RTWc_limit_alone = 5261 

Commands details: 
total_CMD = 78415 
n_nop = 67532 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 2691 
n_act = 1610 
n_pre = 1594 
n_ref = 0 
n_req = 6870 
total_req = 8887 

Dual Bus Interface Util: 
issued_total_row = 3204 
issued_total_col = 8887 
Row_Bus_Util =  0.040860 
CoL_Bus_Util = 0.113333 
Either_Row_CoL_Bus_Util = 0.138787 
Issued_on_Two_Bus_Simul_Util = 0.015405 
issued_two_Eff = 0.110999 
queue_avg = 2.299063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29906
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 104434 -   mf: uid=3284623, sid4294967295:w4294967295, part=30, addr=0xc0d79d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (104334), 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67542 n_act=1617 n_pre=1602 n_ref_event=0 n_req=6865 n_rd=6192 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.1132
n_activity=27378 dram_eff=0.3243
bk0: 416a 74121i bk1: 416a 74199i bk2: 384a 74458i bk3: 384a 74862i bk4: 384a 74014i bk5: 384a 74412i bk6: 412a 74296i bk7: 412a 73537i bk8: 380a 74142i bk9: 380a 74302i bk10: 372a 74962i bk11: 372a 74333i bk12: 376a 73440i bk13: 368a 73782i bk14: 376a 74122i bk15: 376a 74175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764312
Row_Buffer_Locality_read = 0.807817
Row_Buffer_Locality_write = 0.364042
Bank_Level_Parallism = 3.149496
Bank_Level_Parallism_Col = 2.498140
Bank_Level_Parallism_Ready = 1.564978
write_to_read_ratio_blp_rw_average = 0.303547
GrpLevelPara = 1.825532 

BW Util details:
bwutil = 0.113244 
total_CMD = 78415 
util_bw = 8880 
Wasted_Col = 10862 
Wasted_Row = 3864 
Idle = 54809 

BW Util Bottlenecks: 
RCDc_limit = 8949 
RCDWRc_limit = 2045 
WTRc_limit = 1465 
RTWc_limit = 4732 
CCDLc_limit = 4690 
rwq = 0 
CCDLc_limit_alone = 4241 
WTRc_limit_alone = 1324 
RTWc_limit_alone = 4424 

Commands details: 
total_CMD = 78415 
n_nop = 67542 
Read = 6192 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 1617 
n_pre = 1602 
n_ref = 0 
n_req = 6865 
total_req = 8880 

Dual Bus Interface Util: 
issued_total_row = 3219 
issued_total_col = 8880 
Row_Bus_Util =  0.041051 
CoL_Bus_Util = 0.113244 
Either_Row_CoL_Bus_Util = 0.138660 
Issued_on_Two_Bus_Simul_Util = 0.015635 
issued_two_Eff = 0.112756 
queue_avg = 2.245348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24535
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78415 n_nop=67540 n_act=1613 n_pre=1597 n_ref_event=0 n_req=6868 n_rd=6196 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.1133
n_activity=27017 dram_eff=0.3288
bk0: 416a 74082i bk1: 416a 74331i bk2: 384a 74360i bk3: 384a 74579i bk4: 384a 74182i bk5: 384a 73372i bk6: 412a 73976i bk7: 412a 74113i bk8: 384a 74340i bk9: 380a 74216i bk10: 372a 74467i bk11: 372a 74505i bk12: 376a 73874i bk13: 376a 73751i bk14: 372a 74080i bk15: 372a 73902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765143
Row_Buffer_Locality_read = 0.808263
Row_Buffer_Locality_write = 0.367560
Bank_Level_Parallism = 3.218256
Bank_Level_Parallism_Col = 2.563670
Bank_Level_Parallism_Ready = 1.614701
write_to_read_ratio_blp_rw_average = 0.307958
GrpLevelPara = 1.843321 

BW Util details:
bwutil = 0.113295 
total_CMD = 78415 
util_bw = 8884 
Wasted_Col = 10734 
Wasted_Row = 3804 
Idle = 54993 

BW Util Bottlenecks: 
RCDc_limit = 8876 
RCDWRc_limit = 2044 
WTRc_limit = 1452 
RTWc_limit = 5242 
CCDLc_limit = 4744 
rwq = 0 
CCDLc_limit_alone = 4327 
WTRc_limit_alone = 1346 
RTWc_limit_alone = 4931 

Commands details: 
total_CMD = 78415 
n_nop = 67540 
Read = 6196 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 1613 
n_pre = 1597 
n_ref = 0 
n_req = 6868 
total_req = 8884 

Dual Bus Interface Util: 
issued_total_row = 3210 
issued_total_col = 8884 
Row_Bus_Util =  0.040936 
CoL_Bus_Util = 0.113295 
Either_Row_CoL_Bus_Util = 0.138685 
Issued_on_Two_Bus_Simul_Util = 0.015545 
issued_two_Eff = 0.112092 
queue_avg = 2.280061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[1]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 905, Reservation_fails = 0
L2_cache_bank[2]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 935, Reservation_fails = 0
L2_cache_bank[3]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[4]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 931, Reservation_fails = 0
L2_cache_bank[5]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[6]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 905, Reservation_fails = 0
L2_cache_bank[7]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 871, Reservation_fails = 0
L2_cache_bank[8]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[9]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 903, Reservation_fails = 0
L2_cache_bank[10]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 931, Reservation_fails = 0
L2_cache_bank[11]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[12]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 934, Reservation_fails = 0
L2_cache_bank[13]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[14]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[15]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 875, Reservation_fails = 0
L2_cache_bank[16]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[17]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[18]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 917, Reservation_fails = 0
L2_cache_bank[19]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[20]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 933, Reservation_fails = 0
L2_cache_bank[21]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 926, Reservation_fails = 0
L2_cache_bank[22]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 910, Reservation_fails = 0
L2_cache_bank[23]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 877, Reservation_fails = 0
L2_cache_bank[24]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[25]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[26]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 914, Reservation_fails = 0
L2_cache_bank[27]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[28]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 936, Reservation_fails = 0
L2_cache_bank[29]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 920, Reservation_fails = 0
L2_cache_bank[30]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[31]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 876, Reservation_fails = 0
L2_cache_bank[32]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 984, Reservation_fails = 0
L2_cache_bank[33]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[34]: Access = 15808, Miss = 6236, Miss_rate = 0.394, Pending_hits = 1039, Reservation_fails = 0
L2_cache_bank[35]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 983, Reservation_fails = 0
L2_cache_bank[36]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[37]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 956, Reservation_fails = 0
L2_cache_bank[38]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 926, Reservation_fails = 0
L2_cache_bank[39]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 951, Reservation_fails = 0
L2_cache_bank[40]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 976, Reservation_fails = 0
L2_cache_bank[41]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 926, Reservation_fails = 0
L2_cache_bank[42]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 1024, Reservation_fails = 0
L2_cache_bank[43]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 985, Reservation_fails = 0
L2_cache_bank[44]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 999, Reservation_fails = 0
L2_cache_bank[45]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 960, Reservation_fails = 0
L2_cache_bank[46]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[47]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 966, Reservation_fails = 0
L2_cache_bank[48]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 967, Reservation_fails = 0
L2_cache_bank[49]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 937, Reservation_fails = 0
L2_cache_bank[50]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[51]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 977, Reservation_fails = 0
L2_cache_bank[52]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[53]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 954, Reservation_fails = 0
L2_cache_bank[54]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 945, Reservation_fails = 0
L2_cache_bank[55]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 945, Reservation_fails = 0
L2_cache_bank[56]: Access = 15808, Miss = 6224, Miss_rate = 0.394, Pending_hits = 973, Reservation_fails = 0
L2_cache_bank[57]: Access = 15808, Miss = 6228, Miss_rate = 0.394, Pending_hits = 936, Reservation_fails = 0
L2_cache_bank[58]: Access = 15808, Miss = 6236, Miss_rate = 0.394, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[59]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 985, Reservation_fails = 0
L2_cache_bank[60]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 999, Reservation_fails = 0
L2_cache_bank[61]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 976, Reservation_fails = 0
L2_cache_bank[62]: Access = 15808, Miss = 6236, Miss_rate = 0.394, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[63]: Access = 15808, Miss = 6232, Miss_rate = 0.394, Pending_hits = 966, Reservation_fails = 0
L2_total_cache_accesses = 1011712
L2_total_cache_misses = 398652
L2_total_cache_miss_rate = 0.3940
L2_total_cache_pending_hits = 60370
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 552690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 148461
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.030
average_pipeline_duty_cycle=3870.427490
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3601024
	Total NON REG=508416
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610304
	Total NON REG=508416
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3606048
	Total NON REG=508416
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3613056
	Total NON REG=508416
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807296
	Total NON REG=254208
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809280
	Total NON REG=254208
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805408
	Total NON REG=254208
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806880
	Total NON REG=254208
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804640
	Total NON REG=254208
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610144
	Total NON REG=508416
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806304
	Total NON REG=254208
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610336
	Total NON REG=508416
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609280
	Total NON REG=508416
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607520
	Total NON REG=508416
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806016
	Total NON REG=254208
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605056
	Total NON REG=508416
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808128
	Total NON REG=254208
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808896
	Total NON REG=254208
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804064
	Total NON REG=254208
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808768
	Total NON REG=254208
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805888
	Total NON REG=254208
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807264
	Total NON REG=254208
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605664
	Total NON REG=508416
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802944
	Total NON REG=254208
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50224
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28135424
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=191488
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=5984
	Total REG Reads=4973568
	Total REG Writes=3343808
	Total NON REG=504320
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809600
	Total NON REG=254208
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808032
	Total NON REG=254208
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806176
	Total NON REG=254208
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3605440
	Total NON REG=508416
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804992
	Total NON REG=254208
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806432
	Total NON REG=254208
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1810400
	Total NON REG=254208
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807072
	Total NON REG=254208
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611712
	Total NON REG=508416
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607104
	Total NON REG=508416
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807712
	Total NON REG=254208
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805664
	Total NON REG=254208
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806944
	Total NON REG=254208
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805824
	Total NON REG=254208
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804896
	Total NON REG=254208
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611072
	Total NON REG=508416
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806848
	Total NON REG=254208
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805696
	Total NON REG=254208
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809472
	Total NON REG=254208
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807904
	Total NON REG=254208
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809312
	Total NON REG=254208
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809792
	Total NON REG=254208
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3613024
	Total NON REG=508416
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809504
	Total NON REG=254208
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50224
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28135424
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=191488
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=5984
	Total REG Reads=4973568
	Total REG Writes=3349248
	Total NON REG=504320
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806272
	Total NON REG=254208
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804416
	Total NON REG=254208
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50224
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28135424
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=191488
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=5984
	Total REG Reads=4973568
	Total REG Writes=3346880
	Total NON REG=504320
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3604320
	Total NON REG=508416
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808320
	Total NON REG=254208
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806816
	Total NON REG=254208
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807936
	Total NON REG=254208
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1803072
	Total NON REG=254208
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804800
	Total NON REG=254208
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804704
	Total NON REG=254208
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805408
	Total NON REG=254208
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807648
	Total NON REG=254208
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807200
	Total NON REG=254208
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807872
	Total NON REG=254208
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809216
	Total NON REG=254208
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808224
	Total NON REG=254208
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805216
	Total NON REG=254208
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1802656
	Total NON REG=254208
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806176
	Total NON REG=254208
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806016
	Total NON REG=254208
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805920
	Total NON REG=254208
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808064
	Total NON REG=254208
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806240
	Total NON REG=254208
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50224
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28135424
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=191488
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=5984
	Total REG Reads=4973568
	Total REG Writes=3344096
	Total NON REG=504320
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808736
	Total NON REG=254208
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805536
	Total NON REG=254208
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809312
	Total NON REG=254208
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807296
	Total NON REG=254208
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1812928
	Total NON REG=254208


==========Power Metrics -- Memory==========
Total memory controller accesses: 197948
Total memory controller reads: 197948
Total memory controller writes: 0
!!!Total Shared memory access: 259040
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 811008
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 17084
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 38138
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 552690
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 60370
	Cache_stats[GLOBAL_ACC_R][MISS] = 49487
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 148461
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 811008
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=1011712
icnt_total_pkts_simt_to_mem=1011712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1011712
Req_Network_cycles = 104430
Req_Network_injected_packets_per_cycle =       9.6879 
Req_Network_conflicts_per_cycle =       7.1229
Req_Network_conflicts_per_cycle_util =      11.2103
Req_Bank_Level_Parallism =      15.2472
Req_Network_in_buffer_full_per_cycle =       0.5998
Req_Network_in_buffer_avg_util =      44.9192
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1514

Reply_Network_injected_packets_num = 1011712
Reply_Network_cycles = 104430
Reply_Network_injected_packets_per_cycle =        9.6879
Reply_Network_conflicts_per_cycle =       20.9567
Reply_Network_conflicts_per_cycle_util =      32.1442
Reply_Bank_Level_Parallism =      14.8598
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      22.8292
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1211
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 57 sec (477 sec)
gpgpu_simulation_rate = 161537 (inst/sec)
gpgpu_simulation_rate = 218 (cycle/sec)
gpgpu_silicon_slowdown = 5192660x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
