<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dvi_rx\dvi_rx.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dvi_tx\dvi_tx.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\edid_prom\edid_prom.v<br>
F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\video_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 21:16:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>video_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.605s, Peak memory usage = 147.410MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 147.410MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 147.410MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 147.410MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 147.410MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.18s, Peak memory usage = 155.652MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.825s, Elapsed time = 0h 0m 1s, Peak memory usage = 155.652MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>882</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>818</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1766</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>153</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>544</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1069</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>115</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>115</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES10</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1889(1774 LUT, 115 ALU) / 138240</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>882 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>882 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.2</td>
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.2</td>
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_tmds_clk_p</td>
<td>74.250(MHz)</td>
<td>265.869(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>100.000(MHz)</td>
<td>197.628(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>90.110(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>4.138</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>5.471</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>5.978</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/I0</td>
</tr>
<tr>
<td>6.969</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/O</td>
</tr>
<tr>
<td>7.944</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s53/I1</td>
</tr>
<tr>
<td>8.512</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s53/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s26/I2</td>
</tr>
<tr>
<td>9.432</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s26/F</td>
</tr>
<tr>
<td>9.844</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/F</td>
</tr>
<tr>
<td>10.836</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/I0</td>
</tr>
<tr>
<td>11.414</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.849</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.261</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>14.197</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.701, 51.671%; route: 4.950, 44.862%; tC2Q: 0.382, 3.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>4.138</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>5.471</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>5.978</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>6.969</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>8.869</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>9.282</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/I1</td>
</tr>
<tr>
<td>9.849</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/F</td>
</tr>
<tr>
<td>10.262</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.849</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.261</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>14.197</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.961, 52.396%; route: 4.125, 43.564%; tC2Q: 0.382, 4.040%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/I1</td>
</tr>
<tr>
<td>4.138</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2/F</td>
</tr>
<tr>
<td>4.551</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0/F</td>
</tr>
<tr>
<td>5.471</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/I2</td>
</tr>
<tr>
<td>5.978</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I0</td>
</tr>
<tr>
<td>6.969</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>7.949</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>8.869</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>9.282</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/I1</td>
</tr>
<tr>
<td>9.849</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/F</td>
</tr>
<tr>
<td>10.262</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.849</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.261</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>14.197</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.961, 52.396%; route: 4.125, 43.564%; tC2Q: 0.382, 4.040%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s4/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s4/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s6/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s6/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s21/I0</td>
</tr>
<tr>
<td>4.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s21/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>5.141</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>5.553</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n238_s5/I1</td>
</tr>
<tr>
<td>6.153</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n238_s5/COUT</td>
</tr>
<tr>
<td>6.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/CIN</td>
</tr>
<tr>
<td>6.397</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/SUM</td>
</tr>
<tr>
<td>6.809</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/I0</td>
</tr>
<tr>
<td>7.388</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/F</td>
</tr>
<tr>
<td>7.801</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/I0</td>
</tr>
<tr>
<td>8.379</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/F</td>
</tr>
<tr>
<td>8.792</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/I1</td>
</tr>
<tr>
<td>9.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.849</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.261</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.197</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.884, 54.392%; route: 3.712, 41.348%; tC2Q: 0.382, 4.260%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s4/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s4/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s6/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n683_s6/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s18/I0</td>
</tr>
<tr>
<td>4.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s18/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s19/I2</td>
</tr>
<tr>
<td>5.069</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_0_s19/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n239_s6/I1</td>
</tr>
<tr>
<td>6.082</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n239_s6/COUT</td>
</tr>
<tr>
<td>6.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n238_s5/CIN</td>
</tr>
<tr>
<td>6.132</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n238_s5/COUT</td>
</tr>
<tr>
<td>6.132</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/CIN</td>
</tr>
<tr>
<td>6.376</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/SUM</td>
</tr>
<tr>
<td>6.788</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/I0</td>
</tr>
<tr>
<td>7.367</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/I0</td>
</tr>
<tr>
<td>8.358</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I1</td>
</tr>
<tr>
<td>9.338</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>9.751</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.849</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.261</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>14.197</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.863, 54.284%; route: 3.712, 41.446%; tC2Q: 0.382, 4.270%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
