
---------- Begin Simulation Statistics ----------
final_tick                                62291482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676192                       # Number of bytes of host memory used
host_op_rate                                   411073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.21                       # Real time elapsed on the host
host_tick_rate                              233994907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062291                       # Number of seconds simulated
sim_ticks                                 62291482500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.245830                       # CPI: cycles per instruction
system.cpu.discardedOps                        376225                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10344078                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.802678                       # IPC: instructions per cycle
system.cpu.numCycles                        124582965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       114238887                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       988780                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            688                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20354151                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16293188                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53380                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8735660                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734442                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986057                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050544                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133950                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35712586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35712586                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35715909                       # number of overall hits
system.cpu.dcache.overall_hits::total        35715909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113980                       # number of overall misses
system.cpu.dcache.overall_misses::total        113980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7440730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7440730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7440730000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7440730000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35826528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35826528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35829889                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35829889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65302.785628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65302.785628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65281.014213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65281.014213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87252                       # number of writebacks
system.cpu.dcache.writebacks::total             87252                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20654                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93326                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6276389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6276389000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6278316000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6278316000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67279.703713                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67279.703713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67272.957161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67272.957161                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21501959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21501959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817927500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21527712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21527712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31760.474508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31760.474508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    724176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    724176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33416.824327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33416.824327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14210627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14210627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6622802500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6622802500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75097.829661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75097.829661                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16572                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16572                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5552213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5552213000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77526.467180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77526.467180                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 50710.526316                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50710.526316                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       101500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.529369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35987395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            385.605398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.529369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          986                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72109425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72109425                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49139232                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17105763                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9761903                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     29949779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29949779                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29949779                       # number of overall hits
system.cpu.icache.overall_hits::total        29949779                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402426                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402426                       # number of overall misses
system.cpu.icache.overall_misses::total        402426                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5284098500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5284098500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5284098500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5284098500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30352205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30352205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30352205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30352205                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13130.609106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13130.609106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13130.609106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13130.609106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       401748                       # number of writebacks
system.cpu.icache.writebacks::total            401748                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402426                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4881672500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4881672500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4881672500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4881672500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013259                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12130.609106                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12130.609106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12130.609106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12130.609106                       # average overall mshr miss latency
system.cpu.icache.replacements                 401748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29949779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29949779                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402426                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5284098500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5284098500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30352205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30352205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13130.609106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13130.609106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4881672500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4881672500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12130.609106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12130.609106                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           676.082940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30352205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.423072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   676.082940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          678                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          664                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61106836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61106836                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  62291482500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               401618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15035                       # number of demand (read+write) hits
system.l2.demand_hits::total                   416653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401618                       # number of overall hits
system.l2.overall_hits::.cpu.data               15035                       # number of overall hits
system.l2.overall_hits::total                  416653                       # number of overall hits
system.l2.demand_misses::.cpu.inst                808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78292                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               808                       # number of overall misses
system.l2.overall_misses::.cpu.data             78292                       # number of overall misses
system.l2.overall_misses::total                 79100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5980541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6041578500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61037500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5980541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6041578500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.838900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.838900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75541.460396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76387.638584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76378.994943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75541.460396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76387.638584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76378.994943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12656                       # number of writebacks
system.l2.writebacks::total                     12656                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79096                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5197394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5250351500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5197394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5250351500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.838857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.838857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65541.460396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66388.131003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66379.481895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65541.460396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66388.131003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66379.481895                       # average overall mshr miss latency
system.l2.replacements                          13563                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       401742                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           401742                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       401742                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       401742                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5444744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5444744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76030.113248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76030.113248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4728614500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4728614500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66030.113248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66030.113248                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61037500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61037500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75541.460396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75541.460396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65541.460396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65541.460396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    535796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    535796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.307646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.307646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80221.066028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80221.066028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    468779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    468779500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.307462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.307462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70229.138577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70229.138577                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51956.338505                       # Cycle average of tags in use
system.l2.tags.total_refs                      988758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.500259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.781923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       525.588439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51429.968143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792791                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7989195                       # Number of tag accesses
system.l2.tags.data_accesses                  7989195                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018536772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              186786                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7734                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12656                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79096                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12656                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4482                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 79096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.949115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.127450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2997.748731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          451     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.019912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.019004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.181279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.22%      0.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              440     97.35%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      2.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2531072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               404992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   62290335000                       # Total gap between requests
system.mem_ctrls.avgGap                     678898.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2505216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       260640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 415080.825857692515                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 40217633.285578005016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4184199.661647160072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        78288                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        12656                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19904000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1984796000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 571953322750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24633.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25352.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45192266.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2505216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2531072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       404992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       404992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        78288                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          79096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        12656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         12656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       415081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     40217633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40632714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       415081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       415081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6501563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6501563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6501563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       415081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     40217633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47134277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                79096                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8145                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               521650000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             395480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2004700000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6595.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25345.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               67371                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6909                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   430.814815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   342.921774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   270.900594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1337     10.32%     10.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          948      7.31%     17.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2992     23.09%     40.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4239     32.71%     73.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1055      8.14%     81.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          498      3.84%     85.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          186      1.44%     86.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          270      2.08%     88.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1435     11.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5062144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             521280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.265428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                8.368399                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        47231100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        25100130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      281487360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      21172320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4917120000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14546908440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11669901120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   31508920470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.830319                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30212949000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2080000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29998533500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        45310440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        24083070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      283258080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21344580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4917120000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14169181410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11987987040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31448284620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.856898                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31041895000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2080000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29169587500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7483                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12656                       # Transaction distribution
system.membus.trans_dist::CleanEvict              219                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71613                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       171067                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 171067                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2936064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2936064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79096                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           134567500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          262247000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            424136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        99908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       401748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402426                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1206600                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1484533                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25733568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5778528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31512096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13563                       # Total snoops (count)
system.tol2bus.snoopTraffic                    404992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 508606     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    706      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509316                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62291482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          738890000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402426000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93329495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
