INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/seg_display_driver/seg_display_driver.srcs/sim_1/new/seg_display_driver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display_driver_tb
