{
  "design": {
    "design_info": {
      "boundary_crc": "0x885E49D1551134A8",
      "design_src": "SBD",
      "device": "xcku15p-ffva1156-2LV-e",
      "name": "bd_5941",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "ip_aclk_ctrl_00": "",
      "ip_aclk_pcie_00": "",
      "ip_aclk_kernel_ref_clk_00": "",
      "ip_aclk_kernel2_ref_clk_00": "",
      "ip_aresetn_ctrl_00": "",
      "ip_aresetn_pcie_00": "",
      "ip_aresetn_kernel_ref_clk_00": "",
      "s_ip_axi_ctrl_user_00": "",
      "m_ip_axi_ctrl_user_00": "",
      "s_ip_axi_ctrl_user_01": "",
      "m_ip_axi_ctrl_user_01": "",
      "s_ip_axi_ctrl_user_02": "",
      "m_ip_axi_ctrl_user_02": "",
      "s_ip_axi_data_h2c_00": "",
      "m_ip_axi_data_h2c_00": "",
      "s_ip_axi_data_h2c_01": "",
      "m_ip_axi_data_h2c_01": "",
      "s_ip_axi_data_h2c_02": "",
      "m_ip_axi_data_h2c_02": "",
      "s_ip_axi_data_h2c_03": "",
      "m_ip_axi_data_h2c_03": "",
      "ip_data_slice_pr_reset_to_ulp_00": "",
      "ip_data_memory_calib_complete_00": "",
      "ip_data_perstn_out_00": "",
      "ip_data_clkwiz_kernel_clk_out1_locked_00": "",
      "ip_data_dna_from_ulp_00": "",
      "ip_data_dout_dna_00": "",
      "ip_irq_cu_00": ""
    },
    "interface_ports": {
      "BLP_S_AXI_CTRL_USER_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        }
      },
      "ULP_M_AXI_CTRL_USER_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_CTRL_USER_00"
      },
      "BLP_S_AXI_CTRL_USER_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        }
      },
      "ULP_M_AXI_CTRL_USER_01": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_CTRL_USER_01"
      },
      "BLP_S_AXI_CTRL_USER_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        }
      },
      "ULP_M_AXI_CTRL_USER_02": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "auto"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_CTRL_USER_02"
      },
      "BLP_S_AXI_DATA_H2C_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        }
      },
      "ULP_M_AXI_DATA_H2C_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_DATA_H2C_00"
      },
      "BLP_S_AXI_DATA_H2C_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        }
      },
      "ULP_M_AXI_DATA_H2C_01": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_DATA_H2C_01"
      },
      "BLP_S_AXI_DATA_H2C_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        }
      },
      "ULP_M_AXI_DATA_H2C_02": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_DATA_H2C_02"
      },
      "BLP_S_AXI_DATA_H2C_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_03",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        }
      },
      "ULP_M_AXI_DATA_H2C_03": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "slr_assignment": {
            "value": "slr0"
          }
        },
        "memory_map_ref": "ULP_M_AXI_DATA_H2C_03"
      }
    },
    "ports": {
      "blp_s_aclk_ctrl_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02:blp_m_data_dna_from_ulp_00:blp_m_data_memory_calib_complete_00:blp_s_data_dout_dna_00:blp_s_data_slice_pr_reset_to_ulp_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "BLP_S_ARESETN_CTRL_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "ulp_m_aclk_ctrl_00": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ULP_M_AXI_CTRL_USER_00:ULP_M_AXI_CTRL_USER_01:ULP_M_AXI_DATA_H2C_02:ulp_m_data_slice_pr_reset_to_ulp_00:ulp_s_data_memory_calib_complete_00:ulp_s_data_dna_from_ulp_00:ulp_m_data_dout_dna_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "ULP_M_ARESETN_CTRL_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aclk_pcie_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03:blp_m_irq_cu_00:blp_s_data_perstn_out_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "BLP_S_ARESETN_PCIE_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "ulp_m_aclk_pcie_00": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ULP_M_AXI_CTRL_USER_02:ULP_M_AXI_DATA_H2C_00:ULP_M_AXI_DATA_H2C_01:ULP_M_AXI_DATA_H2C_03:ulp_m_data_perstn_out_00:ulp_s_irq_cu_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "ULP_M_ARESETN_PCIE_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aclk_kernel_ref_clk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "blp_s_data_clkwiz_kernel_clk_out1_locked_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "BLP_S_ARESETN_KERNEL_REF_CLK_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_kernel_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "ulp_m_aclk_kernel_ref_clk_00": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ulp_m_data_clkwiz_kernel_clk_out1_locked_00",
            "value_src": "constant"
          },
          "ASSOCIATED_RESET": {
            "value": "ULP_M_ARESETN_KERNEL_REF_CLK_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_kernel_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aclk_kernel2_ref_clk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel2_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "500000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "ulp_m_aclk_kernel2_ref_clk_00": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel2_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "500000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aresetn_ctrl_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          },
          "TYPE": {
            "value": "INTERCONNECT",
            "value_src": "default"
          }
        }
      },
      "ulp_m_aresetn_ctrl_00": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "blp_s_aresetn_pcie_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          },
          "TYPE": {
            "value": "INTERCONNECT",
            "value_src": "default"
          }
        }
      },
      "ulp_m_aresetn_pcie_00": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "blp_s_aresetn_kernel_ref_clk_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "ulp_m_aresetn_kernel_ref_clk_00": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "blp_s_data_slice_pr_reset_to_ulp_00": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "ulp_m_data_slice_pr_reset_to_ulp_00": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ulp_s_data_memory_calib_complete_00": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "blp_m_data_memory_calib_complete_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_perstn_out_00": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "ulp_m_data_perstn_out_00": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_clkwiz_kernel_clk_out1_locked_00": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "ulp_m_data_clkwiz_kernel_clk_out1_locked_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ulp_s_data_dna_from_ulp_00": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "blp_m_data_dna_from_ulp_00": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_dout_dna_00": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default_prop"
          }
        }
      },
      "ulp_m_data_dout_dna_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ulp_s_irq_cu_00": {
        "type": "intr",
        "direction": "I",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "128"
          },
          "SENSITIVITY": {
            "value": "level_high"
          }
        }
      },
      "blp_m_irq_cu_00": {
        "type": "intr",
        "direction": "O",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "128",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "level_high"
          }
        }
      }
    },
    "components": {
      "ip_aclk_ctrl_00": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_5941_ip_aclk_ctrl_00_0",
        "xci_path": "ip/ip_0/bd_5941_ip_aclk_ctrl_00_0.xci",
        "inst_hier_path": "ip_aclk_ctrl_00"
      },
      "ip_aclk_pcie_00": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_5941_ip_aclk_pcie_00_0",
        "xci_path": "ip/ip_1/bd_5941_ip_aclk_pcie_00_0.xci",
        "inst_hier_path": "ip_aclk_pcie_00"
      },
      "ip_aclk_kernel_ref_clk_00": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_5941_ip_aclk_kernel_ref_clk_00_0",
        "xci_path": "ip/ip_2/bd_5941_ip_aclk_kernel_ref_clk_00_0.xci",
        "inst_hier_path": "ip_aclk_kernel_ref_clk_00"
      },
      "ip_aclk_kernel2_ref_clk_00": {
        "vlnv": "xilinx.com:ip:clk_metadata_adapter:1.0",
        "xci_name": "bd_5941_ip_aclk_kernel2_ref_clk_00_0",
        "xci_path": "ip/ip_3/bd_5941_ip_aclk_kernel2_ref_clk_00_0.xci",
        "inst_hier_path": "ip_aclk_kernel2_ref_clk_00"
      },
      "ip_aresetn_ctrl_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_aresetn_ctrl_00_0",
        "xci_path": "ip/ip_4/bd_5941_ip_aresetn_ctrl_00_0.xci",
        "inst_hier_path": "ip_aresetn_ctrl_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          }
        }
      },
      "ip_aresetn_pcie_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_aresetn_pcie_00_0",
        "xci_path": "ip/ip_5/bd_5941_ip_aresetn_pcie_00_0.xci",
        "inst_hier_path": "ip_aresetn_pcie_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          }
        }
      },
      "ip_aresetn_kernel_ref_clk_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_aresetn_kernel_ref_clk_00_0",
        "xci_path": "ip/ip_6/bd_5941_ip_aresetn_kernel_ref_clk_00_0.xci",
        "inst_hier_path": "ip_aresetn_kernel_ref_clk_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          }
        }
      },
      "s_ip_axi_ctrl_user_00": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_ctrl_user_00_0",
        "xci_path": "ip/ip_7/bd_5941_s_ip_axi_ctrl_user_00_0.xci",
        "inst_hier_path": "s_ip_axi_ctrl_user_00",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_ctrl_user_00": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_ctrl_user_00_0",
        "xci_path": "ip/ip_8/bd_5941_m_ip_axi_ctrl_user_00_0.xci",
        "inst_hier_path": "m_ip_axi_ctrl_user_00",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_ctrl_user_01": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_ctrl_user_01_0",
        "xci_path": "ip/ip_9/bd_5941_s_ip_axi_ctrl_user_01_0.xci",
        "inst_hier_path": "s_ip_axi_ctrl_user_01",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_ctrl_user_01": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_ctrl_user_01_0",
        "xci_path": "ip/ip_10/bd_5941_m_ip_axi_ctrl_user_01_0.xci",
        "inst_hier_path": "m_ip_axi_ctrl_user_01",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_ctrl_user_02": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_ctrl_user_02_0",
        "xci_path": "ip/ip_11/bd_5941_s_ip_axi_ctrl_user_02_0.xci",
        "inst_hier_path": "s_ip_axi_ctrl_user_02",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_ctrl_user_02": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_ctrl_user_02_0",
        "xci_path": "ip/ip_12/bd_5941_m_ip_axi_ctrl_user_02_0.xci",
        "inst_hier_path": "m_ip_axi_ctrl_user_02",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_data_h2c_00": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_data_h2c_00_0",
        "xci_path": "ip/ip_13/bd_5941_s_ip_axi_data_h2c_00_0.xci",
        "inst_hier_path": "s_ip_axi_data_h2c_00",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_data_h2c_00": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_data_h2c_00_0",
        "xci_path": "ip/ip_14/bd_5941_m_ip_axi_data_h2c_00_0.xci",
        "inst_hier_path": "m_ip_axi_data_h2c_00",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_data_h2c_01": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_data_h2c_01_0",
        "xci_path": "ip/ip_15/bd_5941_s_ip_axi_data_h2c_01_0.xci",
        "inst_hier_path": "s_ip_axi_data_h2c_01",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_data_h2c_01": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_data_h2c_01_0",
        "xci_path": "ip/ip_16/bd_5941_m_ip_axi_data_h2c_01_0.xci",
        "inst_hier_path": "m_ip_axi_data_h2c_01",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_data_h2c_02": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_data_h2c_02_0",
        "xci_path": "ip/ip_17/bd_5941_s_ip_axi_data_h2c_02_0.xci",
        "inst_hier_path": "s_ip_axi_data_h2c_02",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_data_h2c_02": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_data_h2c_02_0",
        "xci_path": "ip/ip_18/bd_5941_m_ip_axi_data_h2c_02_0.xci",
        "inst_hier_path": "m_ip_axi_data_h2c_02",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "s_ip_axi_data_h2c_03": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_s_ip_axi_data_h2c_03_0",
        "xci_path": "ip/ip_19/bd_5941_s_ip_axi_data_h2c_03_0.xci",
        "inst_hier_path": "s_ip_axi_data_h2c_03",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "m_ip_axi_data_h2c_03": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "bd_5941_m_ip_axi_data_h2c_03_0",
        "xci_path": "ip/ip_20/bd_5941_m_ip_axi_data_h2c_03_0.xci",
        "inst_hier_path": "m_ip_axi_data_h2c_03",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_data_slice_pr_reset_to_ulp_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_slice_pr_reset_to_ulp_00_0",
        "xci_path": "ip/ip_21/bd_5941_ip_data_slice_pr_reset_to_ulp_00_0.xci",
        "inst_hier_path": "ip_data_slice_pr_reset_to_ulp_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "2"
          }
        }
      },
      "ip_data_memory_calib_complete_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_memory_calib_complete_00_0",
        "xci_path": "ip/ip_22/bd_5941_ip_data_memory_calib_complete_00_0.xci",
        "inst_hier_path": "ip_data_memory_calib_complete_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "1"
          }
        }
      },
      "ip_data_perstn_out_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_perstn_out_00_0",
        "xci_path": "ip/ip_23/bd_5941_ip_data_perstn_out_00_0.xci",
        "inst_hier_path": "ip_data_perstn_out_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "3"
          }
        }
      },
      "ip_data_clkwiz_kernel_clk_out1_locked_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0",
        "xci_path": "ip/ip_24/bd_5941_ip_data_clkwiz_kernel_clk_out1_locked_00_0.xci",
        "inst_hier_path": "ip_data_clkwiz_kernel_clk_out1_locked_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "1"
          }
        }
      },
      "ip_data_dna_from_ulp_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_dna_from_ulp_00_0",
        "xci_path": "ip/ip_25/bd_5941_ip_data_dna_from_ulp_00_0.xci",
        "inst_hier_path": "ip_data_dna_from_ulp_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "3"
          }
        }
      },
      "ip_data_dout_dna_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_data_dout_dna_00_0",
        "xci_path": "ip/ip_26/bd_5941_ip_data_dout_dna_00_0.xci",
        "inst_hier_path": "ip_data_dout_dna_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "1"
          }
        }
      },
      "ip_irq_cu_00": {
        "vlnv": "xilinx.com:ip:pipeline_reg:1.0",
        "xci_name": "bd_5941_ip_irq_cu_00_0",
        "xci_path": "ip/ip_27/bd_5941_ip_irq_cu_00_0.xci",
        "inst_hier_path": "ip_irq_cu_00",
        "parameters": {
          "DEPTH": {
            "value": "0"
          },
          "WIDTH": {
            "value": "128"
          }
        }
      }
    },
    "interface_nets": {
      "BLP_S_AXI_CTRL_USER_00_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_00",
          "s_ip_axi_ctrl_user_00/S_AXI"
        ]
      },
      "BLP_S_AXI_CTRL_USER_01_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_01",
          "s_ip_axi_ctrl_user_01/S_AXI"
        ]
      },
      "BLP_S_AXI_CTRL_USER_02_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_02",
          "s_ip_axi_ctrl_user_02/S_AXI"
        ]
      },
      "BLP_S_AXI_DATA_H2C_00_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_00",
          "s_ip_axi_data_h2c_00/S_AXI"
        ]
      },
      "BLP_S_AXI_DATA_H2C_01_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_01",
          "s_ip_axi_data_h2c_01/S_AXI"
        ]
      },
      "BLP_S_AXI_DATA_H2C_02_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_02",
          "s_ip_axi_data_h2c_02/S_AXI"
        ]
      },
      "BLP_S_AXI_DATA_H2C_03_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_03",
          "s_ip_axi_data_h2c_03/S_AXI"
        ]
      },
      "m_ip_axi_ctrl_user_00_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_CTRL_USER_00",
          "m_ip_axi_ctrl_user_00/M_AXI"
        ]
      },
      "m_ip_axi_ctrl_user_01_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_CTRL_USER_01",
          "m_ip_axi_ctrl_user_01/M_AXI"
        ]
      },
      "m_ip_axi_ctrl_user_02_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_CTRL_USER_02",
          "m_ip_axi_ctrl_user_02/M_AXI"
        ]
      },
      "m_ip_axi_data_h2c_00_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_DATA_H2C_00",
          "m_ip_axi_data_h2c_00/M_AXI"
        ]
      },
      "m_ip_axi_data_h2c_01_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_DATA_H2C_01",
          "m_ip_axi_data_h2c_01/M_AXI"
        ]
      },
      "m_ip_axi_data_h2c_02_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_DATA_H2C_02",
          "m_ip_axi_data_h2c_02/M_AXI"
        ]
      },
      "m_ip_axi_data_h2c_03_M_AXI": {
        "interface_ports": [
          "ULP_M_AXI_DATA_H2C_03",
          "m_ip_axi_data_h2c_03/M_AXI"
        ]
      },
      "s_ip_axi_ctrl_user_00_M_AXI": {
        "interface_ports": [
          "s_ip_axi_ctrl_user_00/M_AXI",
          "m_ip_axi_ctrl_user_00/S_AXI"
        ]
      },
      "s_ip_axi_ctrl_user_01_M_AXI": {
        "interface_ports": [
          "s_ip_axi_ctrl_user_01/M_AXI",
          "m_ip_axi_ctrl_user_01/S_AXI"
        ]
      },
      "s_ip_axi_ctrl_user_02_M_AXI": {
        "interface_ports": [
          "s_ip_axi_ctrl_user_02/M_AXI",
          "m_ip_axi_ctrl_user_02/S_AXI"
        ]
      },
      "s_ip_axi_data_h2c_00_M_AXI": {
        "interface_ports": [
          "s_ip_axi_data_h2c_00/M_AXI",
          "m_ip_axi_data_h2c_00/S_AXI"
        ]
      },
      "s_ip_axi_data_h2c_01_M_AXI": {
        "interface_ports": [
          "s_ip_axi_data_h2c_01/M_AXI",
          "m_ip_axi_data_h2c_01/S_AXI"
        ]
      },
      "s_ip_axi_data_h2c_02_M_AXI": {
        "interface_ports": [
          "s_ip_axi_data_h2c_02/M_AXI",
          "m_ip_axi_data_h2c_02/S_AXI"
        ]
      },
      "s_ip_axi_data_h2c_03_M_AXI": {
        "interface_ports": [
          "s_ip_axi_data_h2c_03/M_AXI",
          "m_ip_axi_data_h2c_03/S_AXI"
        ]
      }
    },
    "nets": {
      "blp_s_aclk_ctrl_00_1": {
        "ports": [
          "blp_s_aclk_ctrl_00",
          "ip_aclk_ctrl_00/clk_in",
          "ip_aresetn_ctrl_00/clk",
          "s_ip_axi_ctrl_user_00/aclk",
          "s_ip_axi_ctrl_user_01/aclk",
          "s_ip_axi_data_h2c_02/aclk",
          "ip_data_slice_pr_reset_to_ulp_00/clk",
          "ip_data_dout_dna_00/clk"
        ]
      },
      "blp_s_aclk_kernel2_ref_clk_00_1": {
        "ports": [
          "blp_s_aclk_kernel2_ref_clk_00",
          "ip_aclk_kernel2_ref_clk_00/clk_in"
        ]
      },
      "blp_s_aclk_kernel_ref_clk_00_1": {
        "ports": [
          "blp_s_aclk_kernel_ref_clk_00",
          "ip_aclk_kernel_ref_clk_00/clk_in",
          "ip_aresetn_kernel_ref_clk_00/clk",
          "ip_data_clkwiz_kernel_clk_out1_locked_00/clk"
        ]
      },
      "blp_s_aclk_pcie_00_1": {
        "ports": [
          "blp_s_aclk_pcie_00",
          "ip_aclk_pcie_00/clk_in",
          "ip_aresetn_pcie_00/clk",
          "s_ip_axi_ctrl_user_02/aclk",
          "s_ip_axi_data_h2c_00/aclk",
          "s_ip_axi_data_h2c_01/aclk",
          "s_ip_axi_data_h2c_03/aclk",
          "ip_data_perstn_out_00/clk"
        ]
      },
      "blp_s_aresetn_ctrl_00_1": {
        "ports": [
          "blp_s_aresetn_ctrl_00",
          "ip_aresetn_ctrl_00/d",
          "s_ip_axi_ctrl_user_00/aresetn",
          "s_ip_axi_ctrl_user_01/aresetn",
          "s_ip_axi_data_h2c_02/aresetn",
          "ip_data_slice_pr_reset_to_ulp_00/resetn",
          "ip_data_dout_dna_00/resetn"
        ]
      },
      "blp_s_aresetn_kernel_ref_clk_00_1": {
        "ports": [
          "blp_s_aresetn_kernel_ref_clk_00",
          "ip_aresetn_kernel_ref_clk_00/d",
          "ip_data_clkwiz_kernel_clk_out1_locked_00/resetn"
        ]
      },
      "blp_s_aresetn_pcie_00_1": {
        "ports": [
          "blp_s_aresetn_pcie_00",
          "ip_aresetn_pcie_00/d",
          "s_ip_axi_ctrl_user_02/aresetn",
          "s_ip_axi_data_h2c_00/aresetn",
          "s_ip_axi_data_h2c_01/aresetn",
          "s_ip_axi_data_h2c_03/aresetn",
          "ip_data_perstn_out_00/resetn"
        ]
      },
      "blp_s_data_clkwiz_kernel_clk_out1_locked_00_1": {
        "ports": [
          "blp_s_data_clkwiz_kernel_clk_out1_locked_00",
          "ip_data_clkwiz_kernel_clk_out1_locked_00/d"
        ]
      },
      "blp_s_data_dout_dna_00_1": {
        "ports": [
          "blp_s_data_dout_dna_00",
          "ip_data_dout_dna_00/d"
        ]
      },
      "blp_s_data_perstn_out_00_1": {
        "ports": [
          "blp_s_data_perstn_out_00",
          "ip_data_perstn_out_00/d"
        ]
      },
      "blp_s_data_slice_pr_reset_to_ulp_00_1": {
        "ports": [
          "blp_s_data_slice_pr_reset_to_ulp_00",
          "ip_data_slice_pr_reset_to_ulp_00/d"
        ]
      },
      "ip_aclk_ctrl_00_clk_out": {
        "ports": [
          "ip_aclk_ctrl_00/clk_out",
          "ulp_m_aclk_ctrl_00",
          "m_ip_axi_ctrl_user_00/aclk",
          "m_ip_axi_ctrl_user_01/aclk",
          "m_ip_axi_data_h2c_02/aclk",
          "ip_data_memory_calib_complete_00/clk",
          "ip_data_dna_from_ulp_00/clk"
        ]
      },
      "ip_aclk_kernel2_ref_clk_00_clk_out": {
        "ports": [
          "ip_aclk_kernel2_ref_clk_00/clk_out",
          "ulp_m_aclk_kernel2_ref_clk_00"
        ]
      },
      "ip_aclk_kernel_ref_clk_00_clk_out": {
        "ports": [
          "ip_aclk_kernel_ref_clk_00/clk_out",
          "ulp_m_aclk_kernel_ref_clk_00"
        ]
      },
      "ip_aclk_pcie_00_clk_out": {
        "ports": [
          "ip_aclk_pcie_00/clk_out",
          "ulp_m_aclk_pcie_00",
          "m_ip_axi_ctrl_user_02/aclk",
          "m_ip_axi_data_h2c_00/aclk",
          "m_ip_axi_data_h2c_01/aclk",
          "m_ip_axi_data_h2c_03/aclk",
          "ip_irq_cu_00/clk"
        ]
      },
      "ip_aresetn_ctrl_00_q": {
        "ports": [
          "ip_aresetn_ctrl_00/q",
          "ulp_m_aresetn_ctrl_00",
          "m_ip_axi_ctrl_user_00/aresetn",
          "m_ip_axi_ctrl_user_01/aresetn",
          "m_ip_axi_data_h2c_02/aresetn",
          "ip_data_memory_calib_complete_00/resetn",
          "ip_data_dna_from_ulp_00/resetn"
        ]
      },
      "ip_aresetn_kernel_ref_clk_00_q": {
        "ports": [
          "ip_aresetn_kernel_ref_clk_00/q",
          "ulp_m_aresetn_kernel_ref_clk_00"
        ]
      },
      "ip_aresetn_pcie_00_q": {
        "ports": [
          "ip_aresetn_pcie_00/q",
          "ulp_m_aresetn_pcie_00",
          "m_ip_axi_ctrl_user_02/aresetn",
          "m_ip_axi_data_h2c_00/aresetn",
          "m_ip_axi_data_h2c_01/aresetn",
          "m_ip_axi_data_h2c_03/aresetn",
          "ip_irq_cu_00/resetn"
        ]
      },
      "ip_data_clkwiz_kernel_clk_out1_locked_00_q": {
        "ports": [
          "ip_data_clkwiz_kernel_clk_out1_locked_00/q",
          "ulp_m_data_clkwiz_kernel_clk_out1_locked_00"
        ]
      },
      "ip_data_dna_from_ulp_00_q": {
        "ports": [
          "ip_data_dna_from_ulp_00/q",
          "blp_m_data_dna_from_ulp_00"
        ]
      },
      "ip_data_dout_dna_00_q": {
        "ports": [
          "ip_data_dout_dna_00/q",
          "ulp_m_data_dout_dna_00"
        ]
      },
      "ip_data_memory_calib_complete_00_q": {
        "ports": [
          "ip_data_memory_calib_complete_00/q",
          "blp_m_data_memory_calib_complete_00"
        ]
      },
      "ip_data_perstn_out_00_q": {
        "ports": [
          "ip_data_perstn_out_00/q",
          "ulp_m_data_perstn_out_00"
        ]
      },
      "ip_data_slice_pr_reset_to_ulp_00_q": {
        "ports": [
          "ip_data_slice_pr_reset_to_ulp_00/q",
          "ulp_m_data_slice_pr_reset_to_ulp_00"
        ]
      },
      "ip_irq_cu_00_q": {
        "ports": [
          "ip_irq_cu_00/q",
          "blp_m_irq_cu_00"
        ]
      },
      "ulp_s_data_dna_from_ulp_00_1": {
        "ports": [
          "ulp_s_data_dna_from_ulp_00",
          "ip_data_dna_from_ulp_00/d"
        ]
      },
      "ulp_s_data_memory_calib_complete_00_1": {
        "ports": [
          "ulp_s_data_memory_calib_complete_00",
          "ip_data_memory_calib_complete_00/d"
        ]
      },
      "ulp_s_irq_cu_00_1": {
        "ports": [
          "ulp_s_irq_cu_00",
          "ip_irq_cu_00/d"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "BLP_S_AXI_CTRL_USER_00": {
            "range": "32M",
            "width": "25"
          },
          "BLP_S_AXI_CTRL_USER_01": {
            "range": "32M",
            "width": "25"
          },
          "BLP_S_AXI_CTRL_USER_02": {
            "range": "32M",
            "width": "25"
          },
          "BLP_S_AXI_DATA_H2C_00": {
            "range": "512G",
            "width": "39"
          },
          "BLP_S_AXI_DATA_H2C_01": {
            "range": "1T",
            "width": "40"
          },
          "BLP_S_AXI_DATA_H2C_02": {
            "range": "4G",
            "width": "32"
          },
          "BLP_S_AXI_DATA_H2C_03": {
            "range": "512G",
            "width": "39"
          }
        },
        "memory_maps": {
          "ULP_M_AXI_CTRL_USER_00": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_CTRL_USER_01": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_CTRL_USER_02": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_DATA_H2C_00": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_DATA_H2C_01": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_DATA_H2C_02": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "ULP_M_AXI_DATA_H2C_03": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}