Classic Timing Analyzer report for CourseProject
Sat Apr 21 14:08:09 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'address_in[3]'
  7. Clock Setup: 'address_in[1]'
  8. Clock Setup: 'address_in[2]'
  9. Clock Setup: 'address_in[4]'
 10. Clock Setup: 'clk'
 11. Clock Setup: 'address_in[6]'
 12. Clock Setup: 'address_in[5]'
 13. Clock Setup: 'write'
 14. Clock Setup: 'read'
 15. Clock Hold: 'address_in[3]'
 16. Clock Hold: 'address_in[1]'
 17. Clock Hold: 'address_in[2]'
 18. Clock Hold: 'address_in[4]'
 19. Clock Hold: 'clk'
 20. Clock Hold: 'address_in[6]'
 21. Clock Hold: 'address_in[5]'
 22. Clock Hold: 'write'
 23. Clock Hold: 'read'
 24. tsu
 25. tco
 26. tpd
 27. th
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.801 ns                         ; address_in[4]                                                                                                   ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]                                         ; --            ; address_in[1] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 40.009 ns                        ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out                                                                                                 ; read          ; --            ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.468 ns                        ; address_in[1]                                                                                                   ; enable_data_out                                                                                                 ; --            ; --            ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 19.601 ns                        ; write                                                                                                           ; inst36                                                                                                          ; --            ; read          ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; 46.15 MHz ( period = 21.668 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read          ; read          ; 0            ;
; Clock Setup: 'write'         ; N/A                                      ; None          ; 46.15 MHz ( period = 21.668 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write         ; write         ; 0            ;
; Clock Setup: 'address_in[2]' ; N/A                                      ; None          ; 47.49 MHz ( period = 21.057 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; 0            ;
; Clock Setup: 'address_in[1]' ; N/A                                      ; None          ; 47.49 MHz ( period = 21.057 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 52.87 MHz ( period = 18.916 ns ) ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk           ; clk           ; 0            ;
; Clock Setup: 'address_in[3]' ; N/A                                      ; None          ; 88.26 MHz ( period = 11.330 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; 0            ;
; Clock Setup: 'address_in[4]' ; N/A                                      ; None          ; 89.96 MHz ( period = 11.116 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; 0            ;
; Clock Setup: 'address_in[6]' ; N/A                                      ; None          ; 92.47 MHz ( period = 10.814 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; 0            ;
; Clock Setup: 'address_in[5]' ; N/A                                      ; None          ; 93.01 MHz ( period = 10.751 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; 0            ;
; Clock Hold: 'write'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write         ; write         ; 48           ;
; Clock Hold: 'read'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read          ; read          ; 48           ;
; Clock Hold: 'address_in[1]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; 60           ;
; Clock Hold: 'address_in[2]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; 60           ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst36                                                                                                          ; inst36                                                                                                          ; clk           ; clk           ; 50           ;
; Clock Hold: 'address_in[3]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; 42           ;
; Clock Hold: 'address_in[4]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; 42           ;
; Clock Hold: 'address_in[6]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; 42           ;
; Clock Hold: 'address_in[5]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; 38           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;               ;               ; 430          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; address_in[3]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[4]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[6]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[5]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[3]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 88.26 MHz ( period = 11.330 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 88.53 MHz ( period = 11.295 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 88.81 MHz ( period = 11.260 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 89.09 MHz ( period = 11.225 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 89.37 MHz ( period = 11.190 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 89.65 MHz ( period = 11.155 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 108.80 MHz ( period = 9.191 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 109.22 MHz ( period = 9.156 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 109.64 MHz ( period = 9.121 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 109.64 MHz ( period = 9.121 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 110.06 MHz ( period = 9.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 110.06 MHz ( period = 9.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 110.06 MHz ( period = 9.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 110.49 MHz ( period = 9.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 110.49 MHz ( period = 9.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 110.49 MHz ( period = 9.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 110.49 MHz ( period = 9.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 110.91 MHz ( period = 9.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 110.91 MHz ( period = 9.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 110.91 MHz ( period = 9.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 110.91 MHz ( period = 9.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 110.91 MHz ( period = 9.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 111.35 MHz ( period = 8.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.35 MHz ( period = 8.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.35 MHz ( period = 8.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.35 MHz ( period = 8.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.35 MHz ( period = 8.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.96 MHz ( period = 8.932 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 112.06 MHz ( period = 8.924 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 112.23 MHz ( period = 8.910 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 146.91 MHz ( period = 6.807 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.49 MHz ( period = 21.057 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 47.57 MHz ( period = 21.022 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.987 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 47.73 MHz ( period = 20.952 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 47.81 MHz ( period = 20.917 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 47.89 MHz ( period = 20.882 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 52.86 MHz ( period = 18.918 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 52.96 MHz ( period = 18.883 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.74 MHz ( period = 17.942 ns )                    ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 60.48 MHz ( period = 16.534 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 80.68 MHz ( period = 12.395 ns )                    ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 82.23 MHz ( period = 12.161 ns )                    ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.971 ns )                    ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 84.93 MHz ( period = 11.775 ns )                    ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 311.82 MHz ( period = 3.207 ns )                    ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 313.68 MHz ( period = 3.188 ns )                    ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 314.27 MHz ( period = 3.182 ns )                    ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.48 MHz ( period = 3.101 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 348.43 MHz ( period = 2.870 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.28 MHz ( period = 2.863 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 351.25 MHz ( period = 2.847 ns )                    ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 353.61 MHz ( period = 2.828 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 362.45 MHz ( period = 2.759 ns )                    ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 362.58 MHz ( period = 2.758 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 369.96 MHz ( period = 2.703 ns )                    ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 372.44 MHz ( period = 2.685 ns )                    ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 386.70 MHz ( period = 2.586 ns )                    ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 388.95 MHz ( period = 2.571 ns )                    ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.49 MHz ( period = 21.057 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 47.57 MHz ( period = 21.022 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.987 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 47.73 MHz ( period = 20.952 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 47.81 MHz ( period = 20.917 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 47.89 MHz ( period = 20.882 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 52.86 MHz ( period = 18.918 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 52.96 MHz ( period = 18.883 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 54.85 MHz ( period = 18.231 ns )                    ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 60.48 MHz ( period = 16.534 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 81.08 MHz ( period = 12.333 ns )                    ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.033 ns )                    ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 83.54 MHz ( period = 11.971 ns )                    ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 85.83 MHz ( period = 11.651 ns )                    ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.48 MHz ( period = 3.101 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 348.43 MHz ( period = 2.870 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.28 MHz ( period = 2.863 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 353.61 MHz ( period = 2.828 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 354.48 MHz ( period = 2.821 ns )                    ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 362.58 MHz ( period = 2.758 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 384.62 MHz ( period = 2.600 ns )                    ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 385.51 MHz ( period = 2.594 ns )                    ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 398.72 MHz ( period = 2.508 ns )                    ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 401.45 MHz ( period = 2.491 ns )                    ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 408.00 MHz ( period = 2.451 ns )                    ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 455.17 MHz ( period = 2.197 ns )                    ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 472.81 MHz ( period = 2.115 ns )                    ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 474.16 MHz ( period = 2.109 ns )                    ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[4]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 89.96 MHz ( period = 11.116 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 90.24 MHz ( period = 11.081 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 90.53 MHz ( period = 11.046 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 90.82 MHz ( period = 11.011 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 91.11 MHz ( period = 10.976 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 91.40 MHz ( period = 10.941 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 111.40 MHz ( period = 8.977 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 111.83 MHz ( period = 8.942 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 112.27 MHz ( period = 8.907 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 112.27 MHz ( period = 8.907 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 112.71 MHz ( period = 8.872 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 112.71 MHz ( period = 8.872 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 112.71 MHz ( period = 8.872 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 113.16 MHz ( period = 8.837 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 113.16 MHz ( period = 8.837 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 113.16 MHz ( period = 8.837 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 113.16 MHz ( period = 8.837 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 113.61 MHz ( period = 8.802 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 113.61 MHz ( period = 8.802 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 113.61 MHz ( period = 8.802 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 113.61 MHz ( period = 8.802 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 113.61 MHz ( period = 8.802 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 114.06 MHz ( period = 8.767 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 114.06 MHz ( period = 8.767 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 114.06 MHz ( period = 8.767 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 114.06 MHz ( period = 8.767 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 114.06 MHz ( period = 8.767 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 114.71 MHz ( period = 8.718 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 115.00 MHz ( period = 8.696 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 151.68 MHz ( period = 6.593 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 52.87 MHz ( period = 18.916 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; 52.87 MHz ( period = 18.916 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; 52.87 MHz ( period = 18.916 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; 53.56 MHz ( period = 18.672 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; 53.56 MHz ( period = 18.672 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; 53.56 MHz ( period = 18.672 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; 54.41 MHz ( period = 18.378 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; 55.07 MHz ( period = 18.158 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; 61.22 MHz ( period = 16.334 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 64.58 MHz ( period = 15.485 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 67.77 MHz ( period = 14.756 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 67.93 MHz ( period = 14.721 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 68.09 MHz ( period = 14.686 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 68.25 MHz ( period = 14.651 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 68.42 MHz ( period = 14.616 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 68.58 MHz ( period = 14.581 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 79.26 MHz ( period = 12.617 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 79.48 MHz ( period = 12.582 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 79.70 MHz ( period = 12.547 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 79.70 MHz ( period = 12.547 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 79.92 MHz ( period = 12.512 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 79.92 MHz ( period = 12.512 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 79.92 MHz ( period = 12.512 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 80.15 MHz ( period = 12.477 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 80.15 MHz ( period = 12.477 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 80.15 MHz ( period = 12.477 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 80.15 MHz ( period = 12.477 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 80.37 MHz ( period = 12.442 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 80.37 MHz ( period = 12.442 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 80.37 MHz ( period = 12.442 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 80.37 MHz ( period = 12.442 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 80.37 MHz ( period = 12.442 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 80.60 MHz ( period = 12.407 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 80.60 MHz ( period = 12.407 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 80.60 MHz ( period = 12.407 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 80.60 MHz ( period = 12.407 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 80.60 MHz ( period = 12.407 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 81.06 MHz ( period = 12.336 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 97.72 MHz ( period = 10.233 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 120.21 MHz ( period = 8.319 ns )               ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 123.73 MHz ( period = 8.082 ns )               ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 126.10 MHz ( period = 7.930 ns )               ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 129.89 MHz ( period = 7.699 ns )               ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 3.396 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 3.396 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 3.396 ns                ;
; N/A   ; 280.66 MHz ( period = 3.563 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A   ; 304.88 MHz ( period = 3.280 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; 320.62 MHz ( period = 3.119 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A   ; 326.69 MHz ( period = 3.061 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 326.80 MHz ( period = 3.060 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; 336.36 MHz ( period = 2.973 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; 343.41 MHz ( period = 2.912 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 359.97 MHz ( period = 2.778 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.247 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 380.81 MHz ( period = 2.626 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 457.46 MHz ( period = 2.186 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; 457.46 MHz ( period = 2.186 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; 457.46 MHz ( period = 2.186 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; 483.33 MHz ( period = 2.069 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 485.91 MHz ( period = 2.058 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; 485.91 MHz ( period = 2.058 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; 485.91 MHz ( period = 2.058 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A   ; 490.92 MHz ( period = 2.037 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 490.92 MHz ( period = 2.037 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 490.92 MHz ( period = 2.037 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[6]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 92.47 MHz ( period = 10.814 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 92.77 MHz ( period = 10.779 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 93.08 MHz ( period = 10.744 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 93.38 MHz ( period = 10.709 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 93.69 MHz ( period = 10.674 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 93.99 MHz ( period = 10.639 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 115.27 MHz ( period = 8.675 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 115.74 MHz ( period = 8.640 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 116.21 MHz ( period = 8.605 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 116.21 MHz ( period = 8.605 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 116.69 MHz ( period = 8.570 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 116.69 MHz ( period = 8.570 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 116.69 MHz ( period = 8.570 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 118.13 MHz ( period = 8.465 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 118.13 MHz ( period = 8.465 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 118.13 MHz ( period = 8.465 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 118.13 MHz ( period = 8.465 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 118.13 MHz ( period = 8.465 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 118.82 MHz ( period = 8.416 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 118.93 MHz ( period = 8.408 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 119.13 MHz ( period = 8.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 158.96 MHz ( period = 6.291 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[5]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 93.01 MHz ( period = 10.751 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 93.32 MHz ( period = 10.716 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 93.62 MHz ( period = 10.681 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 93.93 MHz ( period = 10.646 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 94.24 MHz ( period = 10.611 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 94.55 MHz ( period = 10.576 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 116.12 MHz ( period = 8.612 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; 116.59 MHz ( period = 8.577 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 117.07 MHz ( period = 8.542 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 117.07 MHz ( period = 8.542 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 117.55 MHz ( period = 8.507 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 117.55 MHz ( period = 8.507 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 117.55 MHz ( period = 8.507 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 118.53 MHz ( period = 8.437 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 118.53 MHz ( period = 8.437 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 118.53 MHz ( period = 8.437 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 118.53 MHz ( period = 8.437 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 118.53 MHz ( period = 8.437 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 119.72 MHz ( period = 8.353 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 119.83 MHz ( period = 8.345 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 120.03 MHz ( period = 8.331 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 160.57 MHz ( period = 6.228 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'write'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.15 MHz ( period = 21.668 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 46.23 MHz ( period = 21.633 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.528 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.493 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.529 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.459 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.459 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; inst36                                                                                                          ; inst36                                                                                                          ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.26 MHz ( period = 18.431 ns )                    ; inst48                                                                                                          ; inst48                                                                                                          ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 58.33 MHz ( period = 17.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.519 ns )                    ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 90.27 MHz ( period = 11.078 ns )                    ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.48 MHz ( period = 3.101 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 348.43 MHz ( period = 2.870 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.28 MHz ( period = 2.863 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 353.61 MHz ( period = 2.828 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 362.58 MHz ( period = 2.758 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.15 MHz ( period = 21.668 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 46.23 MHz ( period = 21.633 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.528 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.493 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.529 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.459 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.459 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.389 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.319 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; inst36                                                                                                          ; inst36                                                                                                          ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.26 MHz ( period = 18.431 ns )                    ; inst48                                                                                                          ; inst48                                                                                                          ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 58.33 MHz ( period = 17.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.519 ns )                    ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 90.27 MHz ( period = 11.078 ns )                    ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 90.71 MHz ( period = 11.024 ns )                    ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 311.92 MHz ( period = 3.206 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.06 MHz ( period = 3.174 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 318.88 MHz ( period = 3.136 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.48 MHz ( period = 3.101 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 325.20 MHz ( period = 3.075 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 328.41 MHz ( period = 3.045 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 328.95 MHz ( period = 3.040 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.95 MHz ( period = 2.933 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 348.43 MHz ( period = 2.870 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.28 MHz ( period = 2.863 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 353.61 MHz ( period = 2.828 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 355.75 MHz ( period = 2.811 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 362.58 MHz ( period = 2.758 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 364.83 MHz ( period = 2.741 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 369.55 MHz ( period = 2.706 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[3]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[2]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[4]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[6]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[5]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.855 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'write'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; write      ; write    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'read'                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; read       ; read     ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                       ; To Clock      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+
; N/A                                     ; None                                                ; 2.801 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.699 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.682 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.678 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.590 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.516 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.504 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.494 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.492 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.471 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.471 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.451 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.444 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.406 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.377 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.371 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.370 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.361 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.299 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.293 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.287 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.287 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.263 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.241 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.240 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.239 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.232 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.216 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.213 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.199 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.188 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.159 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.158 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.124 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.111 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.101 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.052 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.048 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.028 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.008 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.006 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.001 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.997 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.982 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.977 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.972 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.966 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.952 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.952 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.925 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.918 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.917 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.914 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.911 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.906 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.906 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.894 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.874 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.870 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.855 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.849 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.839 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.837 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.807 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.800 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.791 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.771 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.768 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.766 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.761 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.751 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.747 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.737 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.729 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.725 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.695 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.695 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.664 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.663 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.655 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.648 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.648 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.647 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.642 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.636 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.628 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.623 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.606 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.595 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.580 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.565 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.559 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.553 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.538 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.530 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.521 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.518 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.516 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.512 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.494 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.476 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.437 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.436 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.416 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.393 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.388 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.376 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.349 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.333 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.328 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.309 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.278 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.249 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.245 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.243 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.230 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.158 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.071 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.038 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.013 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.010 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.001 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 0.956 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 0.924 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[1] ;
; N/A                                     ; None                                                ; 0.907 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.865 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 0.863 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.856 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 0.841 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[2] ;
; N/A                                     ; None                                                ; 0.750 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; 0.749 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 0.679 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.605 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.561 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.424 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.418 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.411 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.317 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.317 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.314 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; 0.303 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.283 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.282 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.257 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.235 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.224 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.204 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.193 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.175 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.173 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; 0.169 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.158 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[3] ;
; N/A                                     ; None                                                ; 0.146 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.141 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.109 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.106 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.102 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.098 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[4] ;
; N/A                                     ; None                                                ; 0.086 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.077 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; 0.069 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[3] ;
; N/A                                     ; None                                                ; 0.042 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.017 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.011 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.009 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[4] ;
; N/A                                     ; None                                                ; -0.037 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; -0.044 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.047 ns  ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; -0.051 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; -0.070 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.074 ns  ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; -0.090 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; -0.097 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; -0.142 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; -0.150 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; -0.159 ns  ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; -0.162 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[3] ;
; N/A                                     ; None                                                ; -0.177 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; -0.191 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.194 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.208 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; -0.222 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[4] ;
; N/A                                     ; None                                                ; -0.231 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.236 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.240 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.268 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; -0.275 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; -0.282 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.283 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.291 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; clk           ;
; N/A                                     ; None                                                ; -0.294 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; -0.312 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; -0.329 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; -0.335 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; -0.352 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.371 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.378 ns  ; read          ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; -0.380 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; clk           ;
; N/A                                     ; None                                                ; -0.382 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; -0.390 ns  ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                          ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                            ; To                      ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+
; N/A                                     ; None                                                ; 40.009 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 39.833 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 39.802 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 39.754 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 39.750 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 39.701 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 39.626 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 39.594 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 39.547 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 39.543 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 39.525 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 39.494 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 39.446 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 39.442 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 39.418 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 39.339 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 39.335 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 39.318 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 39.286 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 39.239 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 39.235 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 39.110 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 39.035 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 39.031 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 39.027 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 39.027 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 38.965 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 38.859 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 38.851 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 38.820 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 38.789 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 38.780 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 38.776 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 38.772 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 38.768 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 38.758 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 38.727 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 38.710 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 38.706 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 38.644 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 38.612 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 38.582 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 38.565 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 38.561 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 38.551 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 38.550 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 38.525 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 38.519 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 38.503 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 38.503 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 38.499 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 38.480 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 38.472 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 38.468 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 38.436 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 38.374 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 38.357 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 38.353 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 38.349 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 38.343 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 38.327 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 38.312 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 38.304 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 38.296 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 38.295 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 38.291 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 38.281 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; read          ;
; N/A                                     ; None                                                ; 38.270 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 38.266 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 38.264 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 38.260 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 38.248 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 38.245 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 38.244 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 38.225 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 38.221 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 38.217 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 38.172 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 38.136 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 38.120 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 38.105 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; address_in[2] ;
; N/A                                     ; None                                                ; 38.104 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 38.088 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 38.069 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 38.057 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 38.055 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 38.053 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 38.053 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 38.041 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 38.041 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 38.037 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 38.026 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; write         ;
; N/A                                     ; None                                                ; 38.022 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.996 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 37.991 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 37.990 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; write         ;
; N/A                                     ; None                                                ; 37.986 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 37.985 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_data_out         ; read          ;
; N/A                                     ; None                                                ; 37.973 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[3]          ; read          ;
; N/A                                     ; None                                                ; 37.962 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 37.958 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 37.937 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 37.928 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 37.917 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 37.913 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 37.912 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 37.879 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 37.877 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 37.849 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 37.845 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 37.833 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 37.829 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 37.815 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 37.809 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_data_out         ; address_in[2] ;
; N/A                                     ; None                                                ; 37.800 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; write         ;
; N/A                                     ; None                                                ; 37.798 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 37.797 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[3]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.796 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; address_in[1] ;
; N/A                                     ; None                                                ; 37.794 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 37.778 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 37.761 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 37.751 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; read          ;
; N/A                                     ; None                                                ; 37.747 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 37.736 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 37.732 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 37.730 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_data_out         ; write         ;
; N/A                                     ; None                                                ; 37.726 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_data_out         ; address_in[1] ;
; N/A                                     ; None                                                ; 37.718 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[3]          ; write         ;
; N/A                                     ; None                                                ; 37.714 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[3]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.682 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; write         ;
; N/A                                     ; None                                                ; 37.678 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 37.602 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 37.575 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.571 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 37.570 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 37.545 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 37.543 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 37.529 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 37.523 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 37.519 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 37.498 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 37.496 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; write         ;
; N/A                                     ; None                                                ; 37.492 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; write         ;
; N/A                                     ; None                                                ; 37.492 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.488 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; address_in[1] ;
; N/A                                     ; None                                                ; 37.481 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 37.443 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; read          ;
; N/A                                     ; None                                                ; 37.438 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; read          ;
; N/A                                     ; None                                                ; 37.436 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 37.402 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; read          ;
; N/A                                     ; None                                                ; 37.394 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 37.369 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 37.367 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 37.353 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 37.338 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_data_out         ; clk           ;
; N/A                                     ; None                                                ; 37.322 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 37.315 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 37.311 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 37.305 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 37.299 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_out[3]          ; read          ;
; N/A                                     ; None                                                ; 37.290 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 37.288 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 37.286 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 37.284 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 37.274 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 37.270 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 37.267 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.263 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 37.262 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; address_in[2] ;
; N/A                                     ; None                                                ; 37.260 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 37.256 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[0]             ; read          ;
; N/A                                     ; None                                                ; 37.243 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 37.239 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 37.237 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_out[3]          ; read          ;
; N/A                                     ; None                                                ; 37.226 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 37.226 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.222 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 37.217 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[1]             ; read          ;
; N/A                                     ; None                                                ; 37.201 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 37.188 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; write         ;
; N/A                                     ; None                                                ; 37.184 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.183 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; write         ;
; N/A                                     ; None                                                ; 37.181 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 37.179 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; address_in[1] ;
; N/A                                     ; None                                                ; 37.177 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 37.147 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; write         ;
; N/A                                     ; None                                                ; 37.143 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.131 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; clk           ;
; N/A                                     ; None                                                ; 37.130 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_changed              ; read          ;
; N/A                                     ; None                                                ; 37.123 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_out[3]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.094 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[6]          ; read          ;
; N/A                                     ; None                                                ; 37.087 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 37.080 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[0]             ; address_in[2] ;
; N/A                                     ; None                                                ; 37.073 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 37.061 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_out[3]          ; address_in[2] ;
; N/A                                     ; None                                                ; 37.044 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_out[3]          ; write         ;
; N/A                                     ; None                                                ; 37.041 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[1]             ; address_in[2] ;
; N/A                                     ; None                                                ; 37.040 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_out[3]          ; address_in[1] ;
; N/A                                     ; None                                                ; 37.035 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 37.030 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_data_out         ; clk           ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                 ;                         ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------------+-------------------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From          ; To                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------------+-------------------------+
; N/A                                     ; None                                                ; 17.468 ns       ; address_in[1] ; enable_data_out         ;
; N/A                                     ; None                                                ; 17.261 ns       ; address_in[1] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 17.053 ns       ; address_in[1] ; HIT                     ;
; N/A                                     ; None                                                ; 16.494 ns       ; address_in[1] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 16.225 ns       ; address_in[2] ; enable_data_out         ;
; N/A                                     ; None                                                ; 16.018 ns       ; address_in[2] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 15.984 ns       ; address_in[1] ; start_read_memory       ;
; N/A                                     ; None                                                ; 15.939 ns       ; address_in[1] ; start_write_memory      ;
; N/A                                     ; None                                                ; 15.810 ns       ; address_in[2] ; HIT                     ;
; N/A                                     ; None                                                ; 15.740 ns       ; address_in[1] ; address_out[3]          ;
; N/A                                     ; None                                                ; 15.704 ns       ; address_in[1] ; is_busy                 ;
; N/A                                     ; None                                                ; 15.514 ns       ; address_in[1] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 15.251 ns       ; address_in[2] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 15.210 ns       ; address_in[1] ; address_out[4]          ;
; N/A                                     ; None                                                ; 14.897 ns       ; address_in[1] ; is_changed              ;
; N/A                                     ; None                                                ; 14.861 ns       ; address_in[1] ; address_out[6]          ;
; N/A                                     ; None                                                ; 14.741 ns       ; address_in[2] ; start_read_memory       ;
; N/A                                     ; None                                                ; 14.715 ns       ; address_in[1] ; prev_tag[0]             ;
; N/A                                     ; None                                                ; 14.696 ns       ; address_in[2] ; start_write_memory      ;
; N/A                                     ; None                                                ; 14.676 ns       ; address_in[1] ; prev_tag[1]             ;
; N/A                                     ; None                                                ; 14.497 ns       ; address_in[2] ; address_out[3]          ;
; N/A                                     ; None                                                ; 14.461 ns       ; address_in[2] ; is_busy                 ;
; N/A                                     ; None                                                ; 14.439 ns       ; address_in[1] ; address_out[5]          ;
; N/A                                     ; None                                                ; 14.271 ns       ; address_in[2] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 14.226 ns       ; address_in[1] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 14.219 ns       ; address_in[1] ; prev_tag[3]             ;
; N/A                                     ; None                                                ; 14.127 ns       ; address_in[1] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 13.967 ns       ; address_in[2] ; address_out[4]          ;
; N/A                                     ; None                                                ; 13.885 ns       ; address_in[1] ; prev_tag[2]             ;
; N/A                                     ; None                                                ; 13.654 ns       ; address_in[2] ; is_changed              ;
; N/A                                     ; None                                                ; 13.618 ns       ; address_in[2] ; address_out[6]          ;
; N/A                                     ; None                                                ; 13.472 ns       ; address_in[2] ; prev_tag[0]             ;
; N/A                                     ; None                                                ; 13.433 ns       ; address_in[2] ; prev_tag[1]             ;
; N/A                                     ; None                                                ; 13.403 ns       ; address_in[6] ; enable_data_out         ;
; N/A                                     ; None                                                ; 13.309 ns       ; address_in[1] ; bank_to_use_LRU[0]      ;
; N/A                                     ; None                                                ; 13.196 ns       ; address_in[6] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 13.196 ns       ; address_in[2] ; address_out[5]          ;
; N/A                                     ; None                                                ; 13.157 ns       ; address_in[5] ; enable_data_out         ;
; N/A                                     ; None                                                ; 13.105 ns       ; address_in[1] ; bank_to_use_LRU[1]      ;
; N/A                                     ; None                                                ; 12.988 ns       ; address_in[6] ; HIT                     ;
; N/A                                     ; None                                                ; 12.983 ns       ; address_in[2] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 12.976 ns       ; address_in[2] ; prev_tag[3]             ;
; N/A                                     ; None                                                ; 12.950 ns       ; address_in[5] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 12.884 ns       ; address_in[2] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 12.742 ns       ; address_in[5] ; HIT                     ;
; N/A                                     ; None                                                ; 12.642 ns       ; address_in[2] ; prev_tag[2]             ;
; N/A                                     ; None                                                ; 12.429 ns       ; address_in[6] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 12.408 ns       ; address_in[3] ; enable_data_out         ;
; N/A                                     ; None                                                ; 12.330 ns       ; address_in[4] ; enable_data_out         ;
; N/A                                     ; None                                                ; 12.201 ns       ; address_in[3] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 12.183 ns       ; address_in[5] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 12.123 ns       ; address_in[4] ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 12.066 ns       ; address_in[2] ; bank_to_use_LRU[0]      ;
; N/A                                     ; None                                                ; 11.993 ns       ; address_in[3] ; HIT                     ;
; N/A                                     ; None                                                ; 11.919 ns       ; address_in[6] ; start_read_memory       ;
; N/A                                     ; None                                                ; 11.915 ns       ; address_in[4] ; HIT                     ;
; N/A                                     ; None                                                ; 11.874 ns       ; address_in[6] ; start_write_memory      ;
; N/A                                     ; None                                                ; 11.862 ns       ; address_in[2] ; bank_to_use_LRU[1]      ;
; N/A                                     ; None                                                ; 11.673 ns       ; address_in[5] ; start_read_memory       ;
; N/A                                     ; None                                                ; 11.639 ns       ; address_in[6] ; is_busy                 ;
; N/A                                     ; None                                                ; 11.628 ns       ; address_in[5] ; start_write_memory      ;
; N/A                                     ; None                                                ; 11.449 ns       ; address_in[6] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 11.434 ns       ; address_in[3] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 11.393 ns       ; address_in[5] ; is_busy                 ;
; N/A                                     ; None                                                ; 11.356 ns       ; address_in[4] ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 11.203 ns       ; address_in[5] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 10.924 ns       ; address_in[3] ; start_read_memory       ;
; N/A                                     ; None                                                ; 10.879 ns       ; address_in[3] ; start_write_memory      ;
; N/A                                     ; None                                                ; 10.846 ns       ; address_in[4] ; start_read_memory       ;
; N/A                                     ; None                                                ; 10.832 ns       ; address_in[6] ; is_changed              ;
; N/A                                     ; None                                                ; 10.801 ns       ; address_in[4] ; start_write_memory      ;
; N/A                                     ; None                                                ; 10.644 ns       ; address_in[3] ; is_busy                 ;
; N/A                                     ; None                                                ; 10.586 ns       ; address_in[5] ; is_changed              ;
; N/A                                     ; None                                                ; 10.566 ns       ; address_in[4] ; is_busy                 ;
; N/A                                     ; None                                                ; 10.454 ns       ; address_in[3] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 10.376 ns       ; address_in[4] ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 10.161 ns       ; address_in[6] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 10.049 ns       ; address_in[4] ; 4                       ;
; N/A                                     ; None                                                ; 9.990 ns        ; address_in[1] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 9.915 ns        ; address_in[5] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 9.837 ns        ; address_in[3] ; is_changed              ;
; N/A                                     ; None                                                ; 9.759 ns        ; address_in[4] ; is_changed              ;
; N/A                                     ; None                                                ; 9.576 ns        ; clk           ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 9.544 ns        ; address_in[6] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 9.471 ns        ; address_in[2] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 9.362 ns        ; address_in[1] ; equal_tags              ;
; N/A                                     ; None                                                ; 9.298 ns        ; address_in[5] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 9.166 ns        ; address_in[3] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 9.088 ns        ; address_in[4] ; bank_number[0]          ;
; N/A                                     ; None                                                ; 9.021 ns        ; address_in[3] ; 4                       ;
; N/A                                     ; None                                                ; 9.009 ns        ; address_in[6] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 9.008 ns        ; address_in[1] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 9.006 ns        ; address_in[6] ; address_out[6]          ;
; N/A                                     ; None                                                ; 8.985 ns        ; write         ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 8.804 ns        ; address_in[1] ; 1                       ;
; N/A                                     ; None                                                ; 8.802 ns        ; clk           ; memory_clk_out          ;
; N/A                                     ; None                                                ; 8.774 ns        ; clk           ; memory_clk_in           ;
; N/A                                     ; None                                                ; 8.750 ns        ; read          ; cache_mem_write_impulse ;
; N/A                                     ; None                                                ; 8.715 ns        ; address_in[4] ; address_out[4]          ;
; N/A                                     ; None                                                ; 8.633 ns        ; address_in[2] ; equal_tags              ;
; N/A                                     ; None                                                ; 8.608 ns        ; address_in[5] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 8.549 ns        ; address_in[3] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 8.544 ns        ; address_in[3] ; address_out[3]          ;
; N/A                                     ; None                                                ; 8.471 ns        ; address_in[4] ; bank_number[1]          ;
; N/A                                     ; None                                                ; 8.452 ns        ; read          ; enable_data_out         ;
; N/A                                     ; None                                                ; 8.430 ns        ; address_in[6] ; equal_tags              ;
; N/A                                     ; None                                                ; 8.329 ns        ; address_in[3] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 8.251 ns        ; address_in[4] ; bank_to_use_TAG[0]      ;
; N/A                                     ; None                                                ; 8.245 ns        ; read          ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 8.197 ns        ; write         ; enable_data_out         ;
; N/A                                     ; None                                                ; 8.184 ns        ; address_in[5] ; equal_tags              ;
; N/A                                     ; None                                                ; 8.137 ns        ; address_in[5] ; address_out[5]          ;
; N/A                                     ; None                                                ; 8.085 ns        ; address_in[2] ; 1                       ;
; N/A                                     ; None                                                ; 8.076 ns        ; address_in[6] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 8.045 ns        ; address_in[2] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 8.037 ns        ; read          ; HIT                     ;
; N/A                                     ; None                                                ; 8.000 ns        ; address_in[1] ; 4                       ;
; N/A                                     ; None                                                ; 7.990 ns        ; write         ; enable_cache_mem        ;
; N/A                                     ; None                                                ; 7.817 ns        ; address_in[5] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 7.807 ns        ; address_in[1] ; 3                       ;
; N/A                                     ; None                                                ; 7.782 ns        ; write         ; HIT                     ;
; N/A                                     ; None                                                ; 7.729 ns        ; address_in[1] ; a2[1]                   ;
; N/A                                     ; None                                                ; 7.674 ns        ; address_in[6] ; 1                       ;
; N/A                                     ; None                                                ; 7.658 ns        ; address_in[1] ; 2                       ;
; N/A                                     ; None                                                ; 7.636 ns        ; address_in[5] ; 1                       ;
; N/A                                     ; None                                                ; 7.580 ns        ; read          ; start_write_memory      ;
; N/A                                     ; None                                                ; 7.562 ns        ; address_in[1] ; a4[2]                   ;
; N/A                                     ; None                                                ; 7.439 ns        ; address_in[6] ; tag_in[3]               ;
; N/A                                     ; None                                                ; 7.435 ns        ; address_in[3] ; equal_tags              ;
; N/A                                     ; None                                                ; 7.389 ns        ; address_in[2] ; set_in[1]               ;
; N/A                                     ; None                                                ; 7.360 ns        ; address_in[1] ; a4[1]                   ;
; N/A                                     ; None                                                ; 7.357 ns        ; address_in[4] ; equal_tags              ;
; N/A                                     ; None                                                ; 7.325 ns        ; write         ; start_write_memory      ;
; N/A                                     ; None                                                ; 7.288 ns        ; address_in[2] ; 3                       ;
; N/A                                     ; None                                                ; 7.274 ns        ; address_in[1] ; a2[3]                   ;
; N/A                                     ; None                                                ; 7.258 ns        ; address_in[1] ; a2[5]                   ;
; N/A                                     ; None                                                ; 7.242 ns        ; address_in[1] ; a4[0]                   ;
; N/A                                     ; None                                                ; 7.224 ns        ; address_in[2] ; address_out[2]          ;
; N/A                                     ; None                                                ; 7.174 ns        ; address_in[1] ; a4[5]                   ;
; N/A                                     ; None                                                ; 7.158 ns        ; address_in[1] ; a2[7]                   ;
; N/A                                     ; None                                                ; 7.147 ns        ; address_in[1] ; a3[1]                   ;
; N/A                                     ; None                                                ; 7.138 ns        ; address_in[1] ; a4[4]                   ;
; N/A                                     ; None                                                ; 7.101 ns        ; address_in[1] ; a2[6]                   ;
; N/A                                     ; None                                                ; 7.070 ns        ; read          ; start_read_memory       ;
; N/A                                     ; None                                                ; 7.068 ns        ; address_in[6] ; 4                       ;
; N/A                                     ; None                                                ; 7.037 ns        ; address_in[1] ; a4[3]                   ;
; N/A                                     ; None                                                ; 7.027 ns        ; read          ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 7.018 ns        ; address_in[5] ; tag_in[2]               ;
; N/A                                     ; None                                                ; 6.973 ns        ; address_in[2] ; 2                       ;
; N/A                                     ; None                                                ; 6.971 ns        ; address_in[2] ; 4                       ;
; N/A                                     ; None                                                ; 6.966 ns        ; address_in[4] ; tag_in[1]               ;
; N/A                                     ; None                                                ; 6.962 ns        ; address_in[2] ; a2[1]                   ;
; N/A                                     ; None                                                ; 6.959 ns        ; address_in[1] ; a2[0]                   ;
; N/A                                     ; None                                                ; 6.951 ns        ; address_in[1] ; set_in[0]               ;
; N/A                                     ; None                                                ; 6.942 ns        ; address_in[1] ; a4[6]                   ;
; N/A                                     ; None                                                ; 6.921 ns        ; address_in[1] ; a3[3]                   ;
; N/A                                     ; None                                                ; 6.903 ns        ; address_in[3] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 6.901 ns        ; address_in[1] ; address_out[1]          ;
; N/A                                     ; None                                                ; 6.900 ns        ; address_in[1] ; a2[4]                   ;
; N/A                                     ; None                                                ; 6.860 ns        ; address_in[1] ; a1[3]                   ;
; N/A                                     ; None                                                ; 6.858 ns        ; address_in[6] ; 2                       ;
; N/A                                     ; None                                                ; 6.829 ns        ; address_in[4] ; bank_to_use_TAG[1]      ;
; N/A                                     ; None                                                ; 6.825 ns        ; address_in[1] ; a3[4]                   ;
; N/A                                     ; None                                                ; 6.815 ns        ; write         ; start_read_memory       ;
; N/A                                     ; None                                                ; 6.786 ns        ; address_in[5] ; 2                       ;
; N/A                                     ; None                                                ; 6.784 ns        ; address_in[6] ; 3                       ;
; N/A                                     ; None                                                ; 6.775 ns        ; address_in[4] ; 1                       ;
; N/A                                     ; None                                                ; 6.772 ns        ; write         ; reset_busy_flag         ;
; N/A                                     ; None                                                ; 6.755 ns        ; address_in[3] ; tag_in[0]               ;
; N/A                                     ; None                                                ; 6.715 ns        ; address_in[3] ; 1                       ;
; N/A                                     ; None                                                ; 6.713 ns        ; address_in[2] ; a4[2]                   ;
; N/A                                     ; None                                                ; 6.670 ns        ; address_in[1] ; a3[5]                   ;
; N/A                                     ; None                                                ; 6.669 ns        ; address_in[1] ; a4[7]                   ;
; N/A                                     ; None                                                ; 6.667 ns        ; address_in[5] ; 4                       ;
; N/A                                     ; None                                                ; 6.611 ns        ; address_in[1] ; b3                      ;
; N/A                                     ; None                                                ; 6.594 ns        ; address_in[1] ; a3[0]                   ;
; N/A                                     ; None                                                ; 6.587 ns        ; address_in[1] ; a1[5]                   ;
; N/A                                     ; None                                                ; 6.570 ns        ; address_in[1] ; a3[6]                   ;
; N/A                                     ; None                                                ; 6.555 ns        ; address_in[1] ; a1[6]                   ;
; N/A                                     ; None                                                ; 6.492 ns        ; address_in[1] ; a1[1]                   ;
; N/A                                     ; None                                                ; 6.479 ns        ; address_in[1] ; a3[2]                   ;
; N/A                                     ; None                                                ; 6.475 ns        ; address_in[1] ; a3[7]                   ;
; N/A                                     ; None                                                ; 6.461 ns        ; address_in[1] ; a2[2]                   ;
; N/A                                     ; None                                                ; 6.448 ns        ; address_in[1] ; b1                      ;
; N/A                                     ; None                                                ; 6.430 ns        ; address_in[1] ; a1[0]                   ;
; N/A                                     ; None                                                ; 6.421 ns        ; address_in[5] ; 3                       ;
; N/A                                     ; None                                                ; 6.416 ns        ; address_in[1] ; b4                      ;
; N/A                                     ; None                                                ; 6.372 ns        ; address_in[2] ; a2[6]                   ;
; N/A                                     ; None                                                ; 6.368 ns        ; address_in[1] ; c4                      ;
; N/A                                     ; None                                                ; 6.344 ns        ; address_in[1] ; a1[4]                   ;
; N/A                                     ; None                                                ; 6.340 ns        ; address_in[2] ; a4[4]                   ;
; N/A                                     ; None                                                ; 6.326 ns        ; address_in[1] ; c3                      ;
; N/A                                     ; None                                                ; 6.306 ns        ; address_in[2] ; a4[1]                   ;
; N/A                                     ; None                                                ; 6.259 ns        ; address_in[2] ; a2[7]                   ;
; N/A                                     ; None                                                ; 6.221 ns        ; address_in[1] ; b2                      ;
; N/A                                     ; None                                                ; 6.220 ns        ; address_in[2] ; a2[0]                   ;
; N/A                                     ; None                                                ; 6.192 ns        ; address_in[2] ; a2[5]                   ;
; N/A                                     ; None                                                ; 6.185 ns        ; address_in[2] ; a1[5]                   ;
; N/A                                     ; None                                                ; 6.180 ns        ; address_in[2] ; a2[3]                   ;
; N/A                                     ; None                                                ; 6.164 ns        ; address_in[2] ; a3[4]                   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;               ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From          ; To                                                                       ; To Clock      ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+
; N/A                                     ; None                                                ; 19.601 ns ; write         ; inst36                                                                   ; read          ;
; N/A                                     ; None                                                ; 19.425 ns ; write         ; inst36                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 19.346 ns ; read          ; inst36                                                                   ; read          ;
; N/A                                     ; None                                                ; 19.346 ns ; write         ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; 19.342 ns ; write         ; inst36                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 19.170 ns ; read          ; inst36                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 19.102 ns ; write         ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; 19.091 ns ; read          ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; 19.087 ns ; read          ; inst36                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 18.926 ns ; write         ; inst48                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 18.847 ns ; read          ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; 18.847 ns ; write         ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; 18.843 ns ; write         ; inst48                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 18.671 ns ; read          ; inst48                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 18.592 ns ; read          ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; 18.588 ns ; read          ; inst48                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 16.930 ns ; write         ; inst36                                                                   ; clk           ;
; N/A                                     ; None                                                ; 16.675 ns ; read          ; inst36                                                                   ; clk           ;
; N/A                                     ; None                                                ; 16.431 ns ; write         ; inst48                                                                   ; clk           ;
; N/A                                     ; None                                                ; 16.176 ns ; read          ; inst48                                                                   ; clk           ;
; N/A                                     ; None                                                ; 10.951 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 10.938 ns ; write         ; inst36                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 10.920 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; read          ;
; N/A                                     ; None                                                ; 10.842 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 10.775 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.745 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 10.744 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[2] ;
; N/A                                     ; None                                                ; 10.736 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 10.696 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 10.692 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.683 ns ; read          ; inst36                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 10.666 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.665 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; write         ;
; N/A                                     ; None                                                ; 10.661 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[1] ;
; N/A                                     ; None                                                ; 10.629 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 10.587 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 10.583 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.569 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.560 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.537 ns ; write         ; inst36                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 10.516 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; read          ;
; N/A                                     ; None                                                ; 10.490 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 10.486 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.481 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 10.477 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.453 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.444 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 10.439 ns ; write         ; inst48                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 10.391 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 10.374 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 10.370 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.340 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[2] ;
; N/A                                     ; None                                                ; 10.285 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; read          ;
; N/A                                     ; None                                                ; 10.282 ns ; read          ; inst36                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 10.268 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.261 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; write         ;
; N/A                                     ; None                                                ; 10.258 ns ; write         ; inst36                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 10.257 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[1] ;
; N/A                                     ; None                                                ; 10.252 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 10.215 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.208 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 10.196 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; read          ;
; N/A                                     ; None                                                ; 10.189 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 10.185 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.185 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 10.184 ns ; read          ; inst48                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 10.180 ns ; write         ; inst36                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 10.136 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 10.132 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 10.119 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 10.109 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[2] ;
; N/A                                     ; None                                                ; 10.076 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.038 ns ; write         ; inst48                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 10.037 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 10.032 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.030 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; write         ;
; N/A                                     ; None                                                ; 10.026 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[1] ;
; N/A                                     ; None                                                ; 10.020 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[2] ;
; N/A                                     ; None                                                ; 10.009 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 10.003 ns ; read          ; inst36                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 9.997 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 9.993 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 9.953 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 9.949 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 9.943 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 9.941 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; write         ;
; N/A                                     ; None                                                ; 9.937 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[1] ;
; N/A                                     ; None                                                ; 9.930 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 9.926 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 9.925 ns  ; read          ; inst36                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 9.864 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 9.861 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 9.860 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 9.783 ns  ; read          ; inst48                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 9.782 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 9.778 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 9.759 ns  ; write         ; inst48                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 9.681 ns  ; write         ; inst48                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 9.504 ns  ; read          ; inst48                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 9.426 ns  ; read          ; inst48                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 8.280 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 8.249 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; clk           ;
; N/A                                     ; None                                                ; 8.171 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 8.074 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 8.065 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 7.958 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 7.845 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; clk           ;
; N/A                                     ; None                                                ; 7.773 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 7.720 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 7.614 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; clk           ;
; N/A                                     ; None                                                ; 7.581 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 7.537 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 7.525 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; clk           ;
; N/A                                     ; None                                                ; 7.514 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 7.448 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 7.366 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 2.288 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 2.257 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[6] ;
; N/A                                     ; None                                                ; 2.179 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 2.082 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 2.073 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.966 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.887 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.856 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[5] ;
; N/A                                     ; None                                                ; 1.853 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[6] ;
; N/A                                     ; None                                                ; 1.781 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.778 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.728 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.681 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.672 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.622 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[6] ;
; N/A                                     ; None                                                ; 1.608 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.589 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.577 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[3] ;
; N/A                                     ; None                                                ; 1.565 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.545 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.533 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[6] ;
; N/A                                     ; None                                                ; 1.530 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.522 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.499 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[4] ;
; N/A                                     ; None                                                ; 1.499 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.456 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.452 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[5] ;
; N/A                                     ; None                                                ; 1.421 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.402 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.393 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.380 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.375 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 1.374 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 1.327 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.324 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.315 ns  ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.286 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.224 ns  ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 1.221 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[5] ;
; N/A                                     ; None                                                ; 1.208 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.195 ns  ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 1.188 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.173 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[3] ;
; N/A                                     ; None                                                ; 1.169 ns  ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 1.149 ns  ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 1.144 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.132 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[5] ;
; N/A                                     ; None                                                ; 1.121 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.101 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.095 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[4] ;
; N/A                                     ; None                                                ; 1.071 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 1.055 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 1.048 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 1.023 ns  ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 1.012 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.973 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 0.970 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.968 ns  ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.949 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.942 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[3] ;
; N/A                                     ; None                                                ; 0.930 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.909 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.907 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; 0.872 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.865 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.864 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[4] ;
; N/A                                     ; None                                                ; 0.861 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.860 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.853 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[3] ;
; N/A                                     ; None                                                ; 0.842 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.831 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.818 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.814 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.809 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.787 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.776 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 0.775 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[4] ;
; N/A                                     ; None                                                ; 0.772 ns  ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.769 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.764 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.755 ns  ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.737 ns  ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.698 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 0.694 ns  ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;               ;                                                                          ;               ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 21 14:08:04 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "address_in[3]" is an undefined clock
    Info: Assuming node "address_in[1]" is an undefined clock
    Info: Assuming node "address_in[2]" is an undefined clock
    Info: Assuming node "address_in[4]" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "address_in[6]" is an undefined clock
    Info: Assuming node "address_in[5]" is an undefined clock
    Info: Assuming node "write" is an undefined clock
    Info: Assuming node "read" is an undefined clock
Warning: Found 525 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst47" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst75" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst71" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst70" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst69" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst70" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst69" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst75" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst71" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst70" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst69" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst71" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst75" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst70" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst69" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst75" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst71" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "inst53" as buffer
    Info: Detected gated clock "inst56" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected ripple clock "inst36" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst8" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst8" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst8" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst21" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst9" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0" as buffer
    Info: Detected gated clock "lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~0" as buffer
    Info: Detected gated clock "lpm_decode2:inst28|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]" as buffer
    Info: Detected gated clock "inst63" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst41" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst41" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst41" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst41" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst37" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "Encoder:inst16|inst9~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|inst15~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "Encoder:inst16|inst10~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "inst61" as buffer
    Info: Detected gated clock "lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0" as buffer
    Info: Detected gated clock "inst33" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
Info: Clock "address_in[3]" has Internal fmax of 88.26 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 11.33 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -10.291 ns
        Info: + Shortest clock path from clock "address_in[3]" to destination register is 5.078 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.519 ns) + CELL(0.053 ns) = 2.426 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 3: + IC(0.512 ns) + CELL(0.053 ns) = 2.991 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 4: + IC(0.875 ns) + CELL(0.366 ns) = 4.232 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.228 ns) + CELL(0.618 ns) = 5.078 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.944 ns ( 38.28 % )
            Info: Total interconnect delay = 3.134 ns ( 61.72 % )
        Info: - Longest clock path from clock "address_in[3]" to source register is 15.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.561 ns) + CELL(0.346 ns) = 2.761 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.771 ns) + CELL(0.357 ns) = 3.889 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 4.165 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.827 ns) + CELL(0.228 ns) = 5.220 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 6: + IC(0.626 ns) + CELL(0.712 ns) = 6.558 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 7: + IC(0.335 ns) + CELL(0.272 ns) = 7.165 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.541 ns) + CELL(0.225 ns) = 7.931 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 9: + IC(0.206 ns) + CELL(0.053 ns) = 8.190 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 10: + IC(0.695 ns) + CELL(0.378 ns) = 9.263 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 11: + IC(0.512 ns) + CELL(0.053 ns) = 9.828 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 12: + IC(0.990 ns) + CELL(0.053 ns) = 10.871 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.529 ns) + CELL(0.053 ns) = 11.453 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 14: + IC(0.843 ns) + CELL(0.053 ns) = 12.349 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 15: + IC(1.736 ns) + CELL(0.000 ns) = 14.085 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 16: + IC(0.666 ns) + CELL(0.618 ns) = 15.369 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.308 ns ( 28.03 % )
            Info: Total interconnect delay = 11.061 ns ( 71.97 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address_in[1]" has Internal fmax of 47.49 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 21.057 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -20.018 ns
        Info: + Shortest clock path from clock "address_in[1]" to destination register is 4.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.385 ns) + CELL(0.053 ns) = 2.302 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(1.059 ns) + CELL(0.228 ns) = 3.589 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.435 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.763 ns ( 39.75 % )
            Info: Total interconnect delay = 2.672 ns ( 60.25 % )
        Info: - Longest clock path from clock "address_in[1]" to source register is 24.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.385 ns) + CELL(0.053 ns) = 2.302 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.823 ns) + CELL(0.053 ns) = 3.178 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst5|inst8'
            Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'CacheControlBlock:inst5|inst8~clkctrl'
            Info: 5: + IC(0.691 ns) + CELL(0.712 ns) = 6.068 ns; Loc. = LCFF_X26_Y15_N9; Fanout = 4; REG Node = 'CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]'
            Info: 6: + IC(0.637 ns) + CELL(0.228 ns) = 6.933 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0'
            Info: 7: + IC(0.621 ns) + CELL(0.225 ns) = 7.779 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 3; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2'
            Info: 8: + IC(0.607 ns) + CELL(0.346 ns) = 8.732 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 9: + IC(0.665 ns) + CELL(0.228 ns) = 9.625 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 10: + IC(0.203 ns) + CELL(0.053 ns) = 9.881 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
            Info: 11: + IC(0.270 ns) + CELL(0.366 ns) = 10.517 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.208 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.740 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.559 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.256 ns) + CELL(0.225 ns) = 13.040 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 16: + IC(0.211 ns) + CELL(0.225 ns) = 13.476 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 13.946 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 14.977 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.268 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.087 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.518 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.347 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.912 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 19.955 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.537 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.433 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.169 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.453 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 6.946 ns ( 28.41 % )
            Info: Total interconnect delay = 17.507 ns ( 71.59 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address_in[2]" has Internal fmax of 47.49 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 21.057 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -20.018 ns
        Info: + Shortest clock path from clock "address_in[2]" to destination register is 4.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 62; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.306 ns) + CELL(0.225 ns) = 2.385 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(1.059 ns) + CELL(0.228 ns) = 3.672 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.518 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.925 ns ( 42.61 % )
            Info: Total interconnect delay = 2.593 ns ( 57.39 % )
        Info: - Longest clock path from clock "address_in[2]" to source register is 24.536 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 62; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.306 ns) + CELL(0.225 ns) = 2.385 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.823 ns) + CELL(0.053 ns) = 3.261 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst5|inst8'
            Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.748 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'CacheControlBlock:inst5|inst8~clkctrl'
            Info: 5: + IC(0.691 ns) + CELL(0.712 ns) = 6.151 ns; Loc. = LCFF_X26_Y15_N9; Fanout = 4; REG Node = 'CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]'
            Info: 6: + IC(0.637 ns) + CELL(0.228 ns) = 7.016 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0'
            Info: 7: + IC(0.621 ns) + CELL(0.225 ns) = 7.862 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 3; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2'
            Info: 8: + IC(0.607 ns) + CELL(0.346 ns) = 8.815 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 9: + IC(0.665 ns) + CELL(0.228 ns) = 9.708 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 10: + IC(0.203 ns) + CELL(0.053 ns) = 9.964 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
            Info: 11: + IC(0.270 ns) + CELL(0.366 ns) = 10.600 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.291 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.823 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.642 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.256 ns) + CELL(0.225 ns) = 13.123 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 16: + IC(0.211 ns) + CELL(0.225 ns) = 13.559 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.029 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.060 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.351 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.170 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.601 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.430 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.995 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.038 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.620 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.516 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.252 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.536 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 7.108 ns ( 28.97 % )
            Info: Total interconnect delay = 17.428 ns ( 71.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address_in[4]" has Internal fmax of 89.96 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 11.116 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -10.077 ns
        Info: + Shortest clock path from clock "address_in[4]" to destination register is 5.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 24; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.443 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 3: + IC(0.512 ns) + CELL(0.053 ns) = 3.127 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 4: + IC(0.875 ns) + CELL(0.366 ns) = 4.368 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.228 ns) + CELL(0.618 ns) = 5.214 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.156 ns ( 41.35 % )
            Info: Total interconnect delay = 3.058 ns ( 58.65 % )
        Info: - Longest clock path from clock "address_in[4]" to source register is 15.291 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 24; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.470 ns) + CELL(0.366 ns) = 2.683 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.771 ns) + CELL(0.357 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 4.087 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.827 ns) + CELL(0.228 ns) = 5.142 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 6: + IC(0.626 ns) + CELL(0.712 ns) = 6.480 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 7: + IC(0.335 ns) + CELL(0.272 ns) = 7.087 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.541 ns) + CELL(0.225 ns) = 7.853 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 9: + IC(0.206 ns) + CELL(0.053 ns) = 8.112 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 10: + IC(0.695 ns) + CELL(0.378 ns) = 9.185 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 11: + IC(0.512 ns) + CELL(0.053 ns) = 9.750 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 12: + IC(0.990 ns) + CELL(0.053 ns) = 10.793 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.529 ns) + CELL(0.053 ns) = 11.375 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 14: + IC(0.843 ns) + CELL(0.053 ns) = 12.271 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 15: + IC(1.736 ns) + CELL(0.000 ns) = 14.007 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 16: + IC(0.666 ns) + CELL(0.618 ns) = 15.291 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.321 ns ( 28.26 % )
            Info: Total interconnect delay = 10.970 ns ( 71.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "clk" and destination node "inst36"
Info: Clock "clk" has Internal fmax of 52.87 MHz between source register "inst36" and destination register "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" (period= 18.916 ns)
    Info: + Longest register to register delay is 1.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
        Info: 2: + IC(0.209 ns) + CELL(0.053 ns) = 0.262 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 4; COMB Node = 'inst65'
        Info: 3: + IC(0.323 ns) + CELL(0.746 ns) = 1.331 ns; Loc. = LCFF_X22_Y14_N5; Fanout = 11; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.799 ns ( 60.03 % )
        Info: Total interconnect delay = 0.532 ns ( 39.97 % )
    Info: - Smallest clock skew is -17.401 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.810 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.338 ns) + CELL(0.618 ns) = 2.810 ns; Loc. = LCFF_X22_Y14_N5; Fanout = 11; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 52.38 % )
            Info: Total interconnect delay = 1.338 ns ( 47.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address_in[6]" has Internal fmax of 92.47 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 10.814 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -9.775 ns
        Info: + Shortest clock path from clock "address_in[6]" to destination register is 6.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.457 ns) + CELL(0.228 ns) = 2.549 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.695 ns) + CELL(0.378 ns) = 3.622 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 4: + IC(0.512 ns) + CELL(0.053 ns) = 4.187 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 5: + IC(0.875 ns) + CELL(0.366 ns) = 5.428 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.228 ns) + CELL(0.618 ns) = 6.274 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.507 ns ( 39.96 % )
            Info: Total interconnect delay = 3.767 ns ( 60.04 % )
        Info: - Longest clock path from clock "address_in[6]" to source register is 16.049 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.479 ns) + CELL(0.366 ns) = 2.709 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 2; COMB Node = 'lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.690 ns) + CELL(0.357 ns) = 3.756 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 3; COMB Node = 'inst61'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 4.569 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.845 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.827 ns) + CELL(0.228 ns) = 5.900 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 7: + IC(0.626 ns) + CELL(0.712 ns) = 7.238 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 8: + IC(0.335 ns) + CELL(0.272 ns) = 7.845 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.541 ns) + CELL(0.225 ns) = 8.611 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 10: + IC(0.206 ns) + CELL(0.053 ns) = 8.870 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 11: + IC(0.695 ns) + CELL(0.378 ns) = 9.943 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 12: + IC(0.512 ns) + CELL(0.053 ns) = 10.508 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 13: + IC(0.990 ns) + CELL(0.053 ns) = 11.551 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.529 ns) + CELL(0.053 ns) = 12.133 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 15: + IC(0.843 ns) + CELL(0.053 ns) = 13.029 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 16: + IC(1.736 ns) + CELL(0.000 ns) = 14.765 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 17: + IC(0.666 ns) + CELL(0.618 ns) = 16.049 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.610 ns ( 28.72 % )
            Info: Total interconnect delay = 11.439 ns ( 71.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "address_in[5]" has Internal fmax of 93.01 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 10.751 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -9.712 ns
        Info: + Shortest clock path from clock "address_in[5]" to destination register is 5.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.291 ns) + CELL(0.228 ns) = 2.346 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.637 ns) + CELL(0.053 ns) = 3.036 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 3.849 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 5: + IC(0.875 ns) + CELL(0.366 ns) = 5.090 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.228 ns) + CELL(0.618 ns) = 5.936 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.364 ns ( 39.82 % )
            Info: Total interconnect delay = 3.572 ns ( 60.18 % )
        Info: - Longest clock path from clock "address_in[5]" to source register is 15.648 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.256 ns) + CELL(0.225 ns) = 2.308 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 2; COMB Node = 'lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.690 ns) + CELL(0.357 ns) = 3.355 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 3; COMB Node = 'inst61'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 4.168 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.444 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.827 ns) + CELL(0.228 ns) = 5.499 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 7: + IC(0.626 ns) + CELL(0.712 ns) = 6.837 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 8: + IC(0.335 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.541 ns) + CELL(0.225 ns) = 8.210 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 10: + IC(0.206 ns) + CELL(0.053 ns) = 8.469 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 11: + IC(0.695 ns) + CELL(0.378 ns) = 9.542 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 12: + IC(0.512 ns) + CELL(0.053 ns) = 10.107 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 13: + IC(0.990 ns) + CELL(0.053 ns) = 11.150 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.529 ns) + CELL(0.053 ns) = 11.732 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 15: + IC(0.843 ns) + CELL(0.053 ns) = 12.628 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 16: + IC(1.736 ns) + CELL(0.000 ns) = 14.364 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 17: + IC(0.666 ns) + CELL(0.618 ns) = 15.648 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.432 ns ( 28.32 % )
            Info: Total interconnect delay = 11.216 ns ( 71.68 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "write" has Internal fmax of 46.15 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 21.668 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -20.629 ns
        Info: + Shortest clock path from clock "write" to destination register is 3.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'write'
            Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.635 ns) + CELL(0.225 ns) = 2.982 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 3.828 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.760 ns ( 45.98 % )
            Info: Total interconnect delay = 2.068 ns ( 54.02 % )
        Info: - Longest clock path from clock "write" to source register is 24.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'write'
            Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
            Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.162 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
            Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.540 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
            Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.152 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
            Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
            Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 8.824 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.418 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.095 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.693 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.384 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.916 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.735 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.215 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.480 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 13.950 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 14.981 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.272 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.091 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.522 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.351 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.916 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 19.959 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.541 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.437 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.173 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.457 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 7.013 ns ( 28.67 % )
            Info: Total interconnect delay = 17.444 ns ( 71.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "read" has Internal fmax of 46.15 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" (period= 21.668 ns)
    Info: + Longest register to register delay is 0.855 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 0.758 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 0.855 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: Total cell delay = 0.855 ns ( 100.00 % )
    Info: - Smallest clock skew is -20.629 ns
        Info: + Shortest clock path from clock "read" to destination register is 4.083 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.635 ns) + CELL(0.225 ns) = 3.237 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.083 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.867 ns ( 45.73 % )
            Info: Total interconnect delay = 2.216 ns ( 54.27 % )
        Info: - Longest clock path from clock "read" to source register is 24.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.655 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
            Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
            Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.795 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
            Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.407 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
            Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 8.045 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
            Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 9.079 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.673 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.350 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.948 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.639 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 12.171 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.990 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.470 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.735 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.205 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.236 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.527 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.346 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.777 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.606 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 19.171 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.214 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.796 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.692 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.428 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.712 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 7.120 ns ( 28.81 % )
            Info: Total interconnect delay = 17.592 ns ( 71.19 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "address_in[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[3]" (Hold time is 9.666 ns)
    Info: + Largest clock skew is 10.291 ns
        Info: + Longest clock path from clock "address_in[3]" to destination register is 15.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.561 ns) + CELL(0.346 ns) = 2.761 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.771 ns) + CELL(0.357 ns) = 3.889 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 4.165 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.827 ns) + CELL(0.228 ns) = 5.220 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 6: + IC(0.626 ns) + CELL(0.712 ns) = 6.558 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 7: + IC(0.335 ns) + CELL(0.272 ns) = 7.165 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.541 ns) + CELL(0.225 ns) = 7.931 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 9: + IC(0.206 ns) + CELL(0.053 ns) = 8.190 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 10: + IC(0.695 ns) + CELL(0.378 ns) = 9.263 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 11: + IC(0.512 ns) + CELL(0.053 ns) = 9.828 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 12: + IC(0.990 ns) + CELL(0.053 ns) = 10.871 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.529 ns) + CELL(0.053 ns) = 11.453 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 14: + IC(0.843 ns) + CELL(0.053 ns) = 12.349 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 15: + IC(1.736 ns) + CELL(0.000 ns) = 14.085 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 16: + IC(0.666 ns) + CELL(0.618 ns) = 15.369 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 4.308 ns ( 28.03 % )
            Info: Total interconnect delay = 11.061 ns ( 71.97 % )
        Info: - Shortest clock path from clock "address_in[3]" to source register is 5.078 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N4; Fanout = 24; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.519 ns) + CELL(0.053 ns) = 2.426 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 3: + IC(0.512 ns) + CELL(0.053 ns) = 2.991 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 4: + IC(0.875 ns) + CELL(0.366 ns) = 4.232 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.228 ns) + CELL(0.618 ns) = 5.078 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.944 ns ( 38.28 % )
            Info: Total interconnect delay = 3.134 ns ( 61.72 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "address_in[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[1]" (Hold time is 19.393 ns)
    Info: + Largest clock skew is 20.018 ns
        Info: + Longest clock path from clock "address_in[1]" to destination register is 24.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.385 ns) + CELL(0.053 ns) = 2.302 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.823 ns) + CELL(0.053 ns) = 3.178 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst5|inst8'
            Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'CacheControlBlock:inst5|inst8~clkctrl'
            Info: 5: + IC(0.691 ns) + CELL(0.712 ns) = 6.068 ns; Loc. = LCFF_X26_Y15_N9; Fanout = 4; REG Node = 'CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]'
            Info: 6: + IC(0.637 ns) + CELL(0.228 ns) = 6.933 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0'
            Info: 7: + IC(0.621 ns) + CELL(0.225 ns) = 7.779 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 3; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2'
            Info: 8: + IC(0.607 ns) + CELL(0.346 ns) = 8.732 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 9: + IC(0.665 ns) + CELL(0.228 ns) = 9.625 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 10: + IC(0.203 ns) + CELL(0.053 ns) = 9.881 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
            Info: 11: + IC(0.270 ns) + CELL(0.366 ns) = 10.517 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.208 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.740 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.559 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.256 ns) + CELL(0.225 ns) = 13.040 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 16: + IC(0.211 ns) + CELL(0.225 ns) = 13.476 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 13.946 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 14.977 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.268 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.087 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.518 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.347 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.912 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 19.955 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.537 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.433 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.169 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.453 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 6.946 ns ( 28.41 % )
            Info: Total interconnect delay = 17.507 ns ( 71.59 % )
        Info: - Shortest clock path from clock "address_in[1]" to source register is 4.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.385 ns) + CELL(0.053 ns) = 2.302 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(1.059 ns) + CELL(0.228 ns) = 3.589 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.435 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.763 ns ( 39.75 % )
            Info: Total interconnect delay = 2.672 ns ( 60.25 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "address_in[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[2]" (Hold time is 19.393 ns)
    Info: + Largest clock skew is 20.018 ns
        Info: + Longest clock path from clock "address_in[2]" to destination register is 24.536 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 62; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.306 ns) + CELL(0.225 ns) = 2.385 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.823 ns) + CELL(0.053 ns) = 3.261 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst5|inst8'
            Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.748 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'CacheControlBlock:inst5|inst8~clkctrl'
            Info: 5: + IC(0.691 ns) + CELL(0.712 ns) = 6.151 ns; Loc. = LCFF_X26_Y15_N9; Fanout = 4; REG Node = 'CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]'
            Info: 6: + IC(0.637 ns) + CELL(0.228 ns) = 7.016 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0'
            Info: 7: + IC(0.621 ns) + CELL(0.225 ns) = 7.862 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 3; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2'
            Info: 8: + IC(0.607 ns) + CELL(0.346 ns) = 8.815 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 9: + IC(0.665 ns) + CELL(0.228 ns) = 9.708 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 10: + IC(0.203 ns) + CELL(0.053 ns) = 9.964 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
            Info: 11: + IC(0.270 ns) + CELL(0.366 ns) = 10.600 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.291 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.823 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.642 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.256 ns) + CELL(0.225 ns) = 13.123 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 16: + IC(0.211 ns) + CELL(0.225 ns) = 13.559 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.029 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.060 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.351 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.170 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.601 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.430 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.995 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.038 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.620 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.516 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.252 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.536 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 7.108 ns ( 28.97 % )
            Info: Total interconnect delay = 17.428 ns ( 71.03 % )
        Info: - Shortest clock path from clock "address_in[2]" to source register is 4.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 62; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.306 ns) + CELL(0.225 ns) = 2.385 ns; Loc. = LCCOMB_X29_Y14_N20; Fanout = 20; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(1.059 ns) + CELL(0.228 ns) = 3.672 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.518 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.925 ns ( 42.61 % )
            Info: Total interconnect delay = 2.593 ns ( 57.39 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "address_in[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[4]" (Hold time is 9.452 ns)
    Info: + Largest clock skew is 10.077 ns
        Info: + Longest clock path from clock "address_in[4]" to destination register is 15.291 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 24; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.470 ns) + CELL(0.366 ns) = 2.683 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.771 ns) + CELL(0.357 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 4: + IC(0.223 ns) + CELL(0.053 ns) = 4.087 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.827 ns) + CELL(0.228 ns) = 5.142 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 6: + IC(0.626 ns) + CELL(0.712 ns) = 6.480 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 7: + IC(0.335 ns) + CELL(0.272 ns) = 7.087 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 8: + IC(0.541 ns) + CELL(0.225 ns) = 7.853 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 9: + IC(0.206 ns) + CELL(0.053 ns) = 8.112 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 10: + IC(0.695 ns) + CELL(0.378 ns) = 9.185 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 11: + IC(0.512 ns) + CELL(0.053 ns) = 9.750 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 12: + IC(0.990 ns) + CELL(0.053 ns) = 10.793 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 13: + IC(0.529 ns) + CELL(0.053 ns) = 11.375 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 14: + IC(0.843 ns) + CELL(0.053 ns) = 12.271 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 15: + IC(1.736 ns) + CELL(0.000 ns) = 14.007 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 16: + IC(0.666 ns) + CELL(0.618 ns) = 15.291 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 4.321 ns ( 28.26 % )
            Info: Total interconnect delay = 10.970 ns ( 71.74 % )
        Info: - Shortest clock path from clock "address_in[4]" to source register is 5.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 24; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.443 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 3: + IC(0.512 ns) + CELL(0.053 ns) = 3.127 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 4: + IC(0.875 ns) + CELL(0.366 ns) = 4.368 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.228 ns) + CELL(0.618 ns) = 5.214 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.156 ns ( 41.35 % )
            Info: Total interconnect delay = 3.058 ns ( 58.65 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 50 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "clk" and destination node "inst36"
Info: Found hold time violation between source  pin or register "inst36" and destination pin or register "inst36" for clock "clk" (Hold time is 15.229 ns)
    Info: + Largest clock skew is 15.662 ns
        Info: - Shortest clock path from clock "clk" to source register is 4.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.338 ns) + CELL(0.712 ns) = 2.904 ns; Loc. = LCFF_X22_Y14_N7; Fanout = 10; REG Node = 'lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
            Info: 3: + IC(0.315 ns) + CELL(0.225 ns) = 3.444 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 38; COMB Node = 'lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]'
            Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.717 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 1; COMB Node = 'inst53'
            Info: 5: + IC(0.214 ns) + CELL(0.618 ns) = 4.549 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
            Info: Total cell delay = 2.462 ns ( 54.12 % )
            Info: Total interconnect delay = 2.087 ns ( 45.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 1; COMB Node = 'inst36~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "address_in[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[6]" (Hold time is 9.15 ns)
    Info: + Largest clock skew is 9.775 ns
        Info: + Longest clock path from clock "address_in[6]" to destination register is 16.049 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.479 ns) + CELL(0.366 ns) = 2.709 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 2; COMB Node = 'lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.690 ns) + CELL(0.357 ns) = 3.756 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 3; COMB Node = 'inst61'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 4.569 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.845 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.827 ns) + CELL(0.228 ns) = 5.900 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 7: + IC(0.626 ns) + CELL(0.712 ns) = 7.238 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 8: + IC(0.335 ns) + CELL(0.272 ns) = 7.845 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.541 ns) + CELL(0.225 ns) = 8.611 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 10: + IC(0.206 ns) + CELL(0.053 ns) = 8.870 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 11: + IC(0.695 ns) + CELL(0.378 ns) = 9.943 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 12: + IC(0.512 ns) + CELL(0.053 ns) = 10.508 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 13: + IC(0.990 ns) + CELL(0.053 ns) = 11.551 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.529 ns) + CELL(0.053 ns) = 12.133 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 15: + IC(0.843 ns) + CELL(0.053 ns) = 13.029 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 16: + IC(1.736 ns) + CELL(0.000 ns) = 14.765 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 17: + IC(0.666 ns) + CELL(0.618 ns) = 16.049 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 4.610 ns ( 28.72 % )
            Info: Total interconnect delay = 11.439 ns ( 71.28 % )
        Info: - Shortest clock path from clock "address_in[6]" to source register is 6.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.457 ns) + CELL(0.228 ns) = 2.549 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.695 ns) + CELL(0.378 ns) = 3.622 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 4: + IC(0.512 ns) + CELL(0.053 ns) = 4.187 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 5: + IC(0.875 ns) + CELL(0.366 ns) = 5.428 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.228 ns) + CELL(0.618 ns) = 6.274 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.507 ns ( 39.96 % )
            Info: Total interconnect delay = 3.767 ns ( 60.04 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock "address_in[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "address_in[5]" (Hold time is 9.087 ns)
    Info: + Largest clock skew is 9.712 ns
        Info: + Longest clock path from clock "address_in[5]" to destination register is 15.648 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.256 ns) + CELL(0.225 ns) = 2.308 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 2; COMB Node = 'lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.690 ns) + CELL(0.357 ns) = 3.355 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 3; COMB Node = 'inst61'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 4.168 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 2; COMB Node = 'Encoder:inst16|inst9~0'
            Info: 5: + IC(0.223 ns) + CELL(0.053 ns) = 4.444 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.827 ns) + CELL(0.228 ns) = 5.499 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 5; COMB Node = 'CacheControlBlock:inst10|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]'
            Info: 7: + IC(0.626 ns) + CELL(0.712 ns) = 6.837 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 1; REG Node = 'CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 8: + IC(0.335 ns) + CELL(0.272 ns) = 7.444 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0'
            Info: 9: + IC(0.541 ns) + CELL(0.225 ns) = 8.210 ns; Loc. = LCCOMB_X31_Y10_N14; Fanout = 2; COMB Node = 'CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2'
            Info: 10: + IC(0.206 ns) + CELL(0.053 ns) = 8.469 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 11: + IC(0.695 ns) + CELL(0.378 ns) = 9.542 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 12: + IC(0.512 ns) + CELL(0.053 ns) = 10.107 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 13: + IC(0.990 ns) + CELL(0.053 ns) = 11.150 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 14: + IC(0.529 ns) + CELL(0.053 ns) = 11.732 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 15: + IC(0.843 ns) + CELL(0.053 ns) = 12.628 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 16: + IC(1.736 ns) + CELL(0.000 ns) = 14.364 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 17: + IC(0.666 ns) + CELL(0.618 ns) = 15.648 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 4.432 ns ( 28.32 % )
            Info: Total interconnect delay = 11.216 ns ( 71.68 % )
        Info: - Shortest clock path from clock "address_in[5]" to source register is 5.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.291 ns) + CELL(0.228 ns) = 2.346 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.637 ns) + CELL(0.053 ns) = 3.036 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 4; COMB Node = 'lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.541 ns) + CELL(0.272 ns) = 3.849 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 5: + IC(0.875 ns) + CELL(0.366 ns) = 5.090 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.228 ns) + CELL(0.618 ns) = 5.936 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 2.364 ns ( 39.82 % )
            Info: Total interconnect delay = 3.572 ns ( 60.18 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock "write" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "write" (Hold time is 20.004 ns)
    Info: + Largest clock skew is 20.629 ns
        Info: + Longest clock path from clock "write" to destination register is 24.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'write'
            Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.400 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
            Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.162 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
            Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.540 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
            Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.152 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
            Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
            Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 8.824 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.418 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.095 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.693 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.384 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 11.916 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.735 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.215 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.480 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 13.950 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 14.981 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.272 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.091 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.522 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.351 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 18.916 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 19.959 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.541 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.437 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.173 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.457 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 7.013 ns ( 28.67 % )
            Info: Total interconnect delay = 17.444 ns ( 71.33 % )
        Info: - Shortest clock path from clock "write" to source register is 3.828 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'write'
            Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.635 ns) + CELL(0.225 ns) = 2.982 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 3.828 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.760 ns ( 45.98 % )
            Info: Total interconnect delay = 2.068 ns ( 54.02 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock "read" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" for clock "read" (Hold time is 20.004 ns)
    Info: + Largest clock skew is 20.629 ns
        Info: + Longest clock path from clock "read" to destination register is 24.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.655 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
            Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
            Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.795 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
            Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.407 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
            Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 8.045 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
            Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 9.079 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.673 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.350 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.948 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
            Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.639 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
            Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 12.171 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
            Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.990 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.470 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.735 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.205 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
            Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.236 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
            Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.527 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
            Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.346 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
            Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.777 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.606 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
            Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 19.171 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
            Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.214 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.796 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
            Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.692 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.428 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.712 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 7.120 ns ( 28.81 % )
            Info: Total interconnect delay = 17.592 ns ( 71.19 % )
        Info: - Shortest clock path from clock "read" to source register is 4.083 ns
            Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
            Info: 3: + IC(0.635 ns) + CELL(0.225 ns) = 3.237 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.228 ns) + CELL(0.618 ns) = 4.083 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
            Info: Total cell delay = 1.867 ns ( 45.73 % )
            Info: Total interconnect delay = 2.216 ns ( 54.27 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N13; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X22_Y13_N15; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.680 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "address_in[4]", clock pin = "address_in[1]") is 2.801 ns
    Info: + Longest pin to register delay is 6.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 24; CLK Node = 'address_in[4]'
        Info: 2: + IC(5.317 ns) + CELL(0.309 ns) = 6.473 ns; Loc. = LCFF_X29_Y11_N13; Fanout = 1; REG Node = 'CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.156 ns ( 17.86 % )
        Info: Total interconnect delay = 5.317 ns ( 82.14 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "address_in[1]" to destination register is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
        Info: 2: + IC(1.218 ns) + CELL(0.053 ns) = 2.135 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 20; COMB Node = 'CacheControlBlock:inst6|lpm_decode3:inst3|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0'
        Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 2.824 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 5; COMB Node = 'CacheControlBlock:inst4|lpm_decode3:inst2|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]'
        Info: 4: + IC(0.320 ns) + CELL(0.618 ns) = 3.762 ns; Loc. = LCFF_X29_Y11_N13; Fanout = 1; REG Node = 'CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.588 ns ( 42.21 % )
        Info: Total interconnect delay = 2.174 ns ( 57.79 % )
Info: tco from clock "read" to destination pin "enable_data_out" through register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" is 40.009 ns
    Info: + Longest clock path from clock "read" to source register is 24.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
        Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
        Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.655 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
        Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
        Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.795 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
        Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.407 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
        Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 8.045 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
        Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 9.079 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.673 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.350 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.948 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.639 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 12.171 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
        Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.990 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.470 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.735 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.205 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
        Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.236 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
        Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.527 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
        Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.346 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
        Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.777 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.606 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
        Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 19.171 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
        Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.214 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.796 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 26: + IC(0.843 ns) + CELL(0.053 ns) = 21.692 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|inst8'
        Info: 27: + IC(1.736 ns) + CELL(0.000 ns) = 23.428 ns; Loc. = CLKCTRL_G12; Fanout = 7; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
        Info: 28: + IC(0.666 ns) + CELL(0.618 ns) = 24.712 ns; Loc. = LCFF_X22_Y13_N3; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: Total cell delay = 7.120 ns ( 28.81 % )
        Info: Total interconnect delay = 17.592 ns ( 71.19 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 15.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y13_N3; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.227 ns) + CELL(0.225 ns) = 0.452 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0'
        Info: 3: + IC(1.000 ns) + CELL(0.228 ns) = 1.680 ns; Loc. = LCCOMB_X30_Y11_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.819 ns) + CELL(0.053 ns) = 2.552 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
        Info: 5: + IC(0.532 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 6: + IC(0.262 ns) + CELL(0.366 ns) = 3.765 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 7: + IC(0.679 ns) + CELL(0.346 ns) = 4.790 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 8: + IC(0.328 ns) + CELL(0.228 ns) = 5.346 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
        Info: 9: + IC(0.270 ns) + CELL(0.366 ns) = 5.982 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 10: + IC(0.537 ns) + CELL(0.154 ns) = 6.673 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 11: + IC(0.260 ns) + CELL(0.272 ns) = 7.205 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
        Info: 12: + IC(0.594 ns) + CELL(0.225 ns) = 8.024 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 13: + IC(0.288 ns) + CELL(0.228 ns) = 8.540 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 14: + IC(0.206 ns) + CELL(0.225 ns) = 8.971 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 15: + IC(1.806 ns) + CELL(0.228 ns) = 11.005 ns; Loc. = LCCOMB_X31_Y12_N8; Fanout = 3; COMB Node = 'inst39'
        Info: 16: + IC(2.226 ns) + CELL(1.972 ns) = 15.203 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'enable_data_out'
        Info: Total cell delay = 5.169 ns ( 34.00 % )
        Info: Total interconnect delay = 10.034 ns ( 66.00 % )
Info: Longest tpd from source pin "address_in[1]" to destination pin "enable_data_out" is 17.468 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 118; CLK Node = 'address_in[1]'
    Info: 2: + IC(1.634 ns) + CELL(0.053 ns) = 2.551 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0'
    Info: 3: + IC(0.801 ns) + CELL(0.272 ns) = 3.624 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 3; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2'
    Info: 4: + IC(0.827 ns) + CELL(0.366 ns) = 4.817 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
    Info: 5: + IC(0.532 ns) + CELL(0.053 ns) = 5.402 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
    Info: 6: + IC(0.262 ns) + CELL(0.366 ns) = 6.030 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
    Info: 7: + IC(0.679 ns) + CELL(0.346 ns) = 7.055 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0'
    Info: 8: + IC(0.328 ns) + CELL(0.228 ns) = 7.611 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
    Info: 9: + IC(0.270 ns) + CELL(0.366 ns) = 8.247 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
    Info: 10: + IC(0.537 ns) + CELL(0.154 ns) = 8.938 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
    Info: 11: + IC(0.260 ns) + CELL(0.272 ns) = 9.470 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
    Info: 12: + IC(0.594 ns) + CELL(0.225 ns) = 10.289 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
    Info: 13: + IC(0.288 ns) + CELL(0.228 ns) = 10.805 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 1; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
    Info: 14: + IC(0.206 ns) + CELL(0.225 ns) = 11.236 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
    Info: 15: + IC(1.806 ns) + CELL(0.228 ns) = 13.270 ns; Loc. = LCCOMB_X31_Y12_N8; Fanout = 3; COMB Node = 'inst39'
    Info: 16: + IC(2.226 ns) + CELL(1.972 ns) = 17.468 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'enable_data_out'
    Info: Total cell delay = 6.218 ns ( 35.60 % )
    Info: Total interconnect delay = 11.250 ns ( 64.40 % )
Info: th for register "inst36" (data pin = "write", clock pin = "read") is 19.601 ns
    Info: + Longest clock path from clock "read" to destination register is 22.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; CLK Node = 'read'
        Info: 2: + IC(1.353 ns) + CELL(0.225 ns) = 2.377 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
        Info: 3: + IC(0.912 ns) + CELL(0.366 ns) = 3.655 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'CacheControlBlock:inst6|inst21'
        Info: 4: + IC(1.762 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'CacheControlBlock:inst6|inst21~clkctrl'
        Info: 5: + IC(0.666 ns) + CELL(0.712 ns) = 6.795 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 4; REG Node = 'CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]'
        Info: 6: + IC(0.266 ns) + CELL(0.346 ns) = 7.407 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 1; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1'
        Info: 7: + IC(0.585 ns) + CELL(0.053 ns) = 8.045 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 3; COMB Node = 'CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2'
        Info: 8: + IC(0.806 ns) + CELL(0.228 ns) = 9.079 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 9: + IC(0.248 ns) + CELL(0.346 ns) = 9.673 ns; Loc. = LCCOMB_X25_Y10_N4; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 10: + IC(0.624 ns) + CELL(0.053 ns) = 10.350 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0'
        Info: 11: + IC(0.252 ns) + CELL(0.346 ns) = 10.948 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
        Info: 12: + IC(0.537 ns) + CELL(0.154 ns) = 11.639 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 7; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
        Info: 13: + IC(0.260 ns) + CELL(0.272 ns) = 12.171 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 6; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
        Info: 14: + IC(0.594 ns) + CELL(0.225 ns) = 12.990 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 25; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 15: + IC(0.255 ns) + CELL(0.225 ns) = 13.470 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 1; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 16: + IC(0.212 ns) + CELL(0.053 ns) = 13.735 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 4; COMB Node = 'lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 17: + IC(0.245 ns) + CELL(0.225 ns) = 14.205 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 17; COMB Node = 'inst63'
        Info: 18: + IC(0.803 ns) + CELL(0.228 ns) = 15.236 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]'
        Info: 19: + IC(0.579 ns) + CELL(0.712 ns) = 16.527 ns; Loc. = LCFF_X34_Y13_N1; Fanout = 2; REG Node = 'CacheControlBlock:inst10|inst37'
        Info: 20: + IC(0.594 ns) + CELL(0.225 ns) = 17.346 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1'
        Info: 21: + IC(0.206 ns) + CELL(0.225 ns) = 17.777 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 3; COMB Node = 'CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 22: + IC(0.557 ns) + CELL(0.272 ns) = 18.606 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 3; COMB Node = 'inst26'
        Info: 23: + IC(0.512 ns) + CELL(0.053 ns) = 19.171 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 56; COMB Node = 'inst105'
        Info: 24: + IC(0.990 ns) + CELL(0.053 ns) = 20.214 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 23; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 25: + IC(0.529 ns) + CELL(0.053 ns) = 20.796 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 54; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
        Info: 26: + IC(0.558 ns) + CELL(0.225 ns) = 21.579 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 2; COMB Node = 'inst68'
        Info: 27: + IC(0.243 ns) + CELL(0.228 ns) = 22.050 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 1; COMB Node = 'inst53'
        Info: 28: + IC(0.214 ns) + CELL(0.618 ns) = 22.882 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
        Info: Total cell delay = 7.520 ns ( 32.86 % )
        Info: Total interconnect delay = 15.362 ns ( 67.14 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 18; CLK Node = 'write'
        Info: 2: + IC(1.205 ns) + CELL(0.053 ns) = 2.122 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 38; COMB Node = 'inst33'
        Info: 3: + IC(0.562 ns) + CELL(0.746 ns) = 3.430 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 9; REG Node = 'inst36'
        Info: Total cell delay = 1.663 ns ( 48.48 % )
        Info: Total interconnect delay = 1.767 ns ( 51.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat Apr 21 14:08:10 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


