// Seed: 1687629909
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  reg id_3;
  always @(1'b0 or posedge 1) begin
    id_3 = 1;
    if (1) begin
      if (1'b0) id_2 <= id_3;
    end
  end
  assign id_2 = id_1 - 1;
  type_6(
      1, id_4, id_2
  );
endmodule
