# RISC-V-BASED-MYTH
This repository contains my implementation of a 5-stage pipelined RISC-V CPU, built from the ground up using TL-Verilog. This project was the culmination of my learning in the RISC-V MYTH Workshop, conducted by VLSI System Design (VSD) and Redwood EDA.
