{
  "module_name": "tegra20-car.h",
  "hash_id": "e069ff989446dd746663cf701cd04a2da0971c28aedd82965adc0e59856dc370",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra20-car.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_TEGRA20_CAR_H\n#define _DT_BINDINGS_CLOCK_TEGRA20_CAR_H\n\n#define TEGRA20_CLK_CPU 0\n \n \n#define TEGRA20_CLK_AC97 3\n#define TEGRA20_CLK_RTC 4\n#define TEGRA20_CLK_TIMER 5\n#define TEGRA20_CLK_UARTA 6\n \n#define TEGRA20_CLK_GPIO 8\n#define TEGRA20_CLK_SDMMC2 9\n \n#define TEGRA20_CLK_I2S1 11\n#define TEGRA20_CLK_I2C1 12\n#define TEGRA20_CLK_NDFLASH 13\n#define TEGRA20_CLK_SDMMC1 14\n#define TEGRA20_CLK_SDMMC4 15\n#define TEGRA20_CLK_TWC 16\n#define TEGRA20_CLK_PWM 17\n#define TEGRA20_CLK_I2S2 18\n#define TEGRA20_CLK_EPP 19\n \n#define TEGRA20_CLK_GR2D 21\n#define TEGRA20_CLK_USBD 22\n#define TEGRA20_CLK_ISP 23\n#define TEGRA20_CLK_GR3D 24\n#define TEGRA20_CLK_IDE 25\n#define TEGRA20_CLK_DISP2 26\n#define TEGRA20_CLK_DISP1 27\n#define TEGRA20_CLK_HOST1X 28\n#define TEGRA20_CLK_VCP 29\n \n#define TEGRA20_CLK_CACHE2 31\n\n#define TEGRA20_CLK_MC 32\n#define TEGRA20_CLK_AHBDMA 33\n#define TEGRA20_CLK_APBDMA 34\n \n#define TEGRA20_CLK_KBC 36\n#define TEGRA20_CLK_STAT_MON 37\n#define TEGRA20_CLK_PMC 38\n#define TEGRA20_CLK_FUSE 39\n#define TEGRA20_CLK_KFUSE 40\n#define TEGRA20_CLK_SBC1 41\n#define TEGRA20_CLK_NOR 42\n#define TEGRA20_CLK_SPI 43\n#define TEGRA20_CLK_SBC2 44\n#define TEGRA20_CLK_XIO 45\n#define TEGRA20_CLK_SBC3 46\n#define TEGRA20_CLK_DVC 47\n#define TEGRA20_CLK_DSI 48\n \n#define TEGRA20_CLK_MIPI 50\n#define TEGRA20_CLK_HDMI 51\n#define TEGRA20_CLK_CSI 52\n#define TEGRA20_CLK_TVDAC 53\n#define TEGRA20_CLK_I2C2 54\n#define TEGRA20_CLK_UARTC 55\n \n#define TEGRA20_CLK_EMC 57\n#define TEGRA20_CLK_USB2 58\n#define TEGRA20_CLK_USB3 59\n#define TEGRA20_CLK_MPE 60\n#define TEGRA20_CLK_VDE 61\n#define TEGRA20_CLK_BSEA 62\n#define TEGRA20_CLK_BSEV 63\n\n#define TEGRA20_CLK_SPEEDO 64\n#define TEGRA20_CLK_UARTD 65\n#define TEGRA20_CLK_UARTE 66\n#define TEGRA20_CLK_I2C3 67\n#define TEGRA20_CLK_SBC4 68\n#define TEGRA20_CLK_SDMMC3 69\n#define TEGRA20_CLK_PEX 70\n#define TEGRA20_CLK_OWR 71\n#define TEGRA20_CLK_AFI 72\n#define TEGRA20_CLK_CSITE 73\n \n#define TEGRA20_CLK_AVPUCQ 75\n#define TEGRA20_CLK_LA 76\n \n \n \n \n \n \n \n#define TEGRA20_CLK_IRAMA 84\n#define TEGRA20_CLK_IRAMB 85\n#define TEGRA20_CLK_IRAMC 86\n#define TEGRA20_CLK_IRAMD 87\n#define TEGRA20_CLK_CRAM2 88\n#define TEGRA20_CLK_AUDIO_2X 89  \n#define TEGRA20_CLK_CLK_D 90\n \n#define TEGRA20_CLK_CSUS 92\n#define TEGRA20_CLK_CDEV2 93\n#define TEGRA20_CLK_CDEV1 94\n \n\n#define TEGRA20_CLK_UARTB 96\n#define TEGRA20_CLK_VFIR 97\n#define TEGRA20_CLK_SPDIF_IN 98\n#define TEGRA20_CLK_SPDIF_OUT 99\n#define TEGRA20_CLK_VI 100\n#define TEGRA20_CLK_VI_SENSOR 101\n#define TEGRA20_CLK_TVO 102\n#define TEGRA20_CLK_CVE 103\n#define TEGRA20_CLK_OSC 104\n#define TEGRA20_CLK_CLK_32K 105  \n#define TEGRA20_CLK_CLK_M 106\n#define TEGRA20_CLK_SCLK 107\n#define TEGRA20_CLK_CCLK 108\n#define TEGRA20_CLK_HCLK 109\n#define TEGRA20_CLK_PCLK 110\n \n#define TEGRA20_CLK_PLL_A 112\n#define TEGRA20_CLK_PLL_A_OUT0 113\n#define TEGRA20_CLK_PLL_C 114\n#define TEGRA20_CLK_PLL_C_OUT1 115\n#define TEGRA20_CLK_PLL_D 116\n#define TEGRA20_CLK_PLL_D_OUT0 117\n#define TEGRA20_CLK_PLL_E 118\n#define TEGRA20_CLK_PLL_M 119\n#define TEGRA20_CLK_PLL_M_OUT1 120\n#define TEGRA20_CLK_PLL_P 121\n#define TEGRA20_CLK_PLL_P_OUT1 122\n#define TEGRA20_CLK_PLL_P_OUT2 123\n#define TEGRA20_CLK_PLL_P_OUT3 124\n#define TEGRA20_CLK_PLL_P_OUT4 125\n#define TEGRA20_CLK_PLL_S 126\n#define TEGRA20_CLK_PLL_U 127\n\n#define TEGRA20_CLK_PLL_X 128\n#define TEGRA20_CLK_COP 129  \n#define TEGRA20_CLK_AUDIO 130  \n#define TEGRA20_CLK_PLL_REF 131\n#define TEGRA20_CLK_TWD 132\n#define TEGRA20_CLK_CLK_MAX 133\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}