;redcode
;assert 1
	SPL 0, -52
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @127, 100
	SUB @127, 100
	SUB @-125, 100
	SUB @127, 106
	ADD 10, 30
	JMZ -7, @-20
	SUB 8, @220
	MOV -7, <-20
	SUB @127, 100
	MOV -7, <-20
	SUB 8, @220
	SUB @127, 100
	MOV -7, <-20
	SUB @18, 0
	MOV -7, <-25
	SUB @18, 0
	JMZ -7, @-20
	MOV -1, <-20
	JMZ -7, @-20
	SUB @127, 106
	JMZ -7, @-20
	JMZ <127, 106
	SUB @127, 106
	JMZ <127, 106
	SUB @127, 106
	ADD @127, 106
	ADD #100, 9
	SUB @127, 106
	MOV -1, <-20
	SUB @127, 106
	SPL 0, -52
	SPL 0, -52
	SUB @127, 106
	SUB @127, 106
	SPL 0, -52
	SPL 0, -52
	MOV -7, <-22
	MOV -7, <-22
	MOV -7, <-22
	MOV -7, <-20
	SPL 0, -52
	MOV -7, <-22
	MOV -7, <-20
	SPL 0, -52
